<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\impl\gwsynthesis\fpga_npu.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\fpga_npu.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\thanh\Desktop\FPGA projects\Demo4\fpga_npu\src\fpga_npu.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun  5 10:37:39 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7307</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5680</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>141</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>rpll_clk</td>
<td>Base</td>
<td>21.164</td>
<td>47.250
<td>0.000</td>
<td>10.582</td>
<td></td>
<td></td>
<td>rpll_clk </td>
</tr>
<tr>
<td>3</td>
<td>sclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sclk </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>22.857</td>
<td>43.750
<td>0.000</td>
<td>11.429</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>45.714</td>
<td>21.875
<td>0.000</td>
<td>22.857</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>68.571</td>
<td>14.583
<td>0.000</td>
<td>34.286</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rpll_clk</td>
<td>47.250(MHz)</td>
<td>49.612(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sclk</td>
<td>50.000(MHz)</td>
<td>64.998(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.008</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.756</td>
</tr>
<tr>
<td>2</td>
<td>1.424</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_28_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.340</td>
</tr>
<tr>
<td>3</td>
<td>1.632</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_29_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.132</td>
</tr>
<tr>
<td>4</td>
<td>1.669</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.095</td>
</tr>
<tr>
<td>5</td>
<td>1.736</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.028</td>
</tr>
<tr>
<td>6</td>
<td>1.740</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>19.024</td>
</tr>
<tr>
<td>7</td>
<td>1.798</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.966</td>
</tr>
<tr>
<td>8</td>
<td>1.828</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_1_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.936</td>
</tr>
<tr>
<td>9</td>
<td>1.907</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_26_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.857</td>
</tr>
<tr>
<td>10</td>
<td>1.910</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_1_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.854</td>
</tr>
<tr>
<td>11</td>
<td>1.977</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_31_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.787</td>
</tr>
<tr>
<td>12</td>
<td>1.981</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_5_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.783</td>
</tr>
<tr>
<td>13</td>
<td>1.984</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.780</td>
</tr>
<tr>
<td>14</td>
<td>1.989</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_25_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.775</td>
</tr>
<tr>
<td>15</td>
<td>2.005</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.759</td>
</tr>
<tr>
<td>16</td>
<td>2.077</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.687</td>
</tr>
<tr>
<td>17</td>
<td>2.143</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_4_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.621</td>
</tr>
<tr>
<td>18</td>
<td>2.219</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.545</td>
</tr>
<tr>
<td>19</td>
<td>2.283</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.481</td>
</tr>
<tr>
<td>20</td>
<td>2.289</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.475</td>
</tr>
<tr>
<td>21</td>
<td>2.289</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.475</td>
</tr>
<tr>
<td>22</td>
<td>2.299</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_6_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.465</td>
</tr>
<tr>
<td>23</td>
<td>2.332</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_0_s0/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>18.432</td>
</tr>
<tr>
<td>24</td>
<td>2.308</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s2/Q</td>
<td>npu_inst/spi_inst/miso_shift_reg_1_s2/D</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>10.000</td>
<td>1.450</td>
<td>5.842</td>
</tr>
<tr>
<td>25</td>
<td>2.308</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s2/Q</td>
<td>npu_inst/spi_inst/miso_shift_reg_2_s2/D</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>10.000</td>
<td>1.450</td>
<td>5.842</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>npu_inst/spi_inst/bit_cnt_0_s2/Q</td>
<td>npu_inst/spi_inst/bit_cnt_0_s2/D</td>
<td>sclk:[F]</td>
<td>sclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>npu_inst/tp_inst/conv_inst/computing_s6/Q</td>
<td>npu_inst/tp_inst/conv_inst/computing_s6/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_3_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_3_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/Q</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>npu_inst/spi_inst/transfer_timeout_0_s0/Q</td>
<td>npu_inst/spi_inst/transfer_timeout_0_s0/D</td>
<td>sclk:[F]</td>
<td>sclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>npu_inst/spi_inst/miso_bit_cnt_1_s2/Q</td>
<td>npu_inst/spi_inst/miso_bit_cnt_1_s2/D</td>
<td>sclk:[F]</td>
<td>sclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.710</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3/Q</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1/Q</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>npu_inst/tp_inst/i_2_s1/Q</td>
<td>npu_inst/tp_inst/i_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>npu_inst/spi_inst/state_0_s3/Q</td>
<td>npu_inst/spi_inst/state_0_s3/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.711</td>
<td>npu_inst/tp_inst/write_count_2_s1/Q</td>
<td>npu_inst/tp_inst/write_count_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>15</td>
<td>0.712</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>16</td>
<td>0.712</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1/Q</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>17</td>
<td>0.712</td>
<td>npu_inst/spi_inst/state_1_s6/Q</td>
<td>npu_inst/spi_inst/state_1_s6/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>18</td>
<td>0.714</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1/Q</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>19</td>
<td>0.714</td>
<td>npu_inst/tp_inst/i_3_s1/Q</td>
<td>npu_inst/tp_inst/i_3_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>20</td>
<td>0.715</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>21</td>
<td>0.715</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1/Q</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>22</td>
<td>0.715</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/Q</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>23</td>
<td>0.715</td>
<td>npu_inst/tp_inst/state_1_s1/Q</td>
<td>npu_inst/tp_inst/state_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>24</td>
<td>0.717</td>
<td>npu_inst/tp_inst/sub_inst/j_1_s1/Q</td>
<td>npu_inst/tp_inst/sub_inst/j_1_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
<tr>
<td>25</td>
<td>0.717</td>
<td>npu_inst/tp_inst/write_count_3_s1/Q</td>
<td>npu_inst/tp_inst/write_count_3_s1/D</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>16.968</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/RESET</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>2</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>3</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>4</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/done_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>5</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>6</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>7</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>8</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>9</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>10</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>11</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>12</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>13</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>14</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>15</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>16</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>17</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>18</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>19</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>20</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>21</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>22</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>23</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>24</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
<tr>
<td>25</td>
<td>16.980</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>21.164</td>
<td>0.000</td>
<td>4.141</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>2</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>3</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/done_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>4</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>5</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>6</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>7</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>8</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>9</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>10</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>11</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>12</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>13</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>14</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>15</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>16</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>17</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>18</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>19</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>20</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>21</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>22</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>23</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>24</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
<tr>
<td>25</td>
<td>2.758</td>
<td>rst_n_sync_s0/Q</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1/CLEAR</td>
<td>rpll_clk:[R]</td>
<td>rpll_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.770</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s2</td>
</tr>
<tr>
<td>2</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s4</td>
</tr>
<tr>
<td>3</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/state_1_s6</td>
</tr>
<tr>
<td>4</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_17_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/miso_shift_reg_2_s2</td>
</tr>
<tr>
<td>8</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/miso_shift_reg_3_s2</td>
</tr>
<tr>
<td>9</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/shift_reg_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.226</td>
<td>7.476</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>sclk</td>
<td>npu_inst/spi_inst/miso_shift_reg_4_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>3.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I1</td>
</tr>
<tr>
<td>4.962</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>7.308</td>
<td>2.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n293_s10/I2</td>
</tr>
<tr>
<td>8.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n293_s10/F</td>
</tr>
<tr>
<td>9.546</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n293_s9/I3</td>
</tr>
<tr>
<td>10.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n293_s9/F</td>
</tr>
<tr>
<td>11.461</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n293_s13/I0</td>
</tr>
<tr>
<td>12.493</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C16[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n293_s13/F</td>
</tr>
<tr>
<td>13.786</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n325_s11/I0</td>
</tr>
<tr>
<td>14.412</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C14[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n325_s11/F</td>
</tr>
<tr>
<td>15.723</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n325_s9/I1</td>
</tr>
<tr>
<td>16.822</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C12[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n325_s9/F</td>
</tr>
<tr>
<td>17.312</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_0_s2/I2</td>
</tr>
<tr>
<td>18.411</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_0_s2/F</td>
</tr>
<tr>
<td>18.901</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_0_s1/I0</td>
</tr>
<tr>
<td>20.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_0_s1/F</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[3]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_0_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C10[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.306, 36.981%; route: 11.992, 60.699%; tC2Q: 0.458, 2.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[28]</td>
</tr>
<tr>
<td>15.334</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n241_s2/I1</td>
</tr>
<tr>
<td>16.366</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n241_s2/F</td>
</tr>
<tr>
<td>19.584</td>
<td>3.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_28_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.316, 27.486%; route: 13.566, 70.144%; tC2Q: 0.458, 2.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[29]</td>
</tr>
<tr>
<td>15.820</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[3][B]</td>
<td>npu_inst/tp_inst/dot_inst/n240_s2/I1</td>
</tr>
<tr>
<td>16.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C19[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n240_s2/F</td>
</tr>
<tr>
<td>19.376</td>
<td>2.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_29_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.106, 26.688%; route: 13.568, 70.916%; tC2Q: 0.458, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[16]</td>
</tr>
<tr>
<td>15.820</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n253_s2/I1</td>
</tr>
<tr>
<td>16.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n253_s2/F</td>
</tr>
<tr>
<td>19.339</td>
<td>2.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.383, 28.191%; route: 13.253, 69.408%; tC2Q: 0.458, 2.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[10]</td>
</tr>
<tr>
<td>15.335</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[3][B]</td>
<td>npu_inst/tp_inst/dot_inst/n259_s2/I1</td>
</tr>
<tr>
<td>16.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C16[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n259_s2/F</td>
</tr>
<tr>
<td>19.272</td>
<td>2.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.316, 27.938%; route: 13.253, 69.653%; tC2Q: 0.458, 2.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>3.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I1</td>
</tr>
<tr>
<td>4.962</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>8.094</td>
<td>3.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n277_s10/I2</td>
</tr>
<tr>
<td>8.916</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n277_s10/F</td>
</tr>
<tr>
<td>8.922</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n277_s9/I3</td>
</tr>
<tr>
<td>9.548</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n277_s9/F</td>
</tr>
<tr>
<td>9.553</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n277_s13/I0</td>
</tr>
<tr>
<td>10.375</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n277_s13/F</td>
</tr>
<tr>
<td>11.834</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n321_s11/I1</td>
</tr>
<tr>
<td>12.933</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C16[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n321_s11/F</td>
</tr>
<tr>
<td>14.726</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n321_s9/I1</td>
</tr>
<tr>
<td>15.758</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n321_s9/F</td>
</tr>
<tr>
<td>17.212</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_4_s3/I2</td>
</tr>
<tr>
<td>17.838</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_4_s3/F</td>
</tr>
<tr>
<td>18.642</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_4_s1/I1</td>
</tr>
<tr>
<td>19.268</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_4_s1/F</td>
</tr>
<tr>
<td>19.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[3]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.279, 33.006%; route: 12.287, 64.585%; tC2Q: 0.458, 2.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[11]</td>
</tr>
<tr>
<td>15.334</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/n258_s2/I1</td>
</tr>
<tr>
<td>16.156</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n258_s2/F</td>
</tr>
<tr>
<td>19.210</td>
<td>3.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.106, 26.922%; route: 13.402, 70.662%; tC2Q: 0.458, 2.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>3.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I1</td>
</tr>
<tr>
<td>4.962</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>9.712</td>
<td>4.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n268_s10/I2</td>
</tr>
<tr>
<td>10.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n268_s10/F</td>
</tr>
<tr>
<td>11.993</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n268_s9/I3</td>
</tr>
<tr>
<td>13.054</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n268_s9/F</td>
</tr>
<tr>
<td>13.473</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s20/I2</td>
</tr>
<tr>
<td>14.534</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s20/F</td>
</tr>
<tr>
<td>14.953</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s7/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s7/F</td>
</tr>
<tr>
<td>16.878</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s4/I0</td>
</tr>
<tr>
<td>17.939</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C11[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s4/F</td>
</tr>
<tr>
<td>18.358</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s1/I3</td>
</tr>
<tr>
<td>19.180</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s1/F</td>
</tr>
<tr>
<td>19.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_1_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.552, 34.601%; route: 11.925, 62.978%; tC2Q: 0.458, 2.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[26]</td>
</tr>
<tr>
<td>15.335</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n243_s2/I1</td>
</tr>
<tr>
<td>16.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n243_s2/F</td>
</tr>
<tr>
<td>19.101</td>
<td>2.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_26_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.316, 28.191%; route: 13.083, 69.379%; tC2Q: 0.458, 2.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>3.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I1</td>
</tr>
<tr>
<td>4.962</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>9.712</td>
<td>4.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n268_s10/I2</td>
</tr>
<tr>
<td>10.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C17[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n268_s10/F</td>
</tr>
<tr>
<td>11.993</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n268_s9/I3</td>
</tr>
<tr>
<td>13.054</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n268_s9/F</td>
</tr>
<tr>
<td>13.473</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s20/I2</td>
</tr>
<tr>
<td>14.534</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s20/F</td>
</tr>
<tr>
<td>14.953</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s7/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_1_s7/F</td>
</tr>
<tr>
<td>17.367</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_1_s2/I1</td>
</tr>
<tr>
<td>17.993</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_1_s2/F</td>
</tr>
<tr>
<td>17.998</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_1_s1/I1</td>
</tr>
<tr>
<td>19.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_1_s1/F</td>
</tr>
<tr>
<td>19.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[4]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_1_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.394, 33.914%; route: 12.001, 63.655%; tC2Q: 0.458, 2.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[31]</td>
</tr>
<tr>
<td>15.820</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>npu_inst/tp_inst/dot_inst/n238_s2/I1</td>
</tr>
<tr>
<td>16.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n238_s2/F</td>
</tr>
<tr>
<td>19.031</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_31_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C24[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.383, 28.652%; route: 12.946, 68.908%; tC2Q: 0.458, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>3.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I1</td>
</tr>
<tr>
<td>4.962</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>7.257</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n276_s10/I2</td>
</tr>
<tr>
<td>8.318</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n276_s10/F</td>
</tr>
<tr>
<td>8.737</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n276_s9/I3</td>
</tr>
<tr>
<td>9.836</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n276_s9/F</td>
</tr>
<tr>
<td>10.975</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/n276_s13/I0</td>
</tr>
<tr>
<td>12.074</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n276_s13/F</td>
</tr>
<tr>
<td>13.863</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n320_s11/I1</td>
</tr>
<tr>
<td>14.489</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n320_s11/F</td>
</tr>
<tr>
<td>15.298</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n320_s9/I1</td>
</tr>
<tr>
<td>16.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C13[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n320_s9/F</td>
</tr>
<tr>
<td>17.573</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_5_s3/I2</td>
</tr>
<tr>
<td>18.199</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C10[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_5_s3/F</td>
</tr>
<tr>
<td>18.205</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_5_s1/I1</td>
</tr>
<tr>
<td>19.027</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_5_s1/F</td>
</tr>
<tr>
<td>19.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[3]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_5_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C10[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[3]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.781, 36.102%; route: 11.543, 61.457%; tC2Q: 0.458, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[8]</td>
</tr>
<tr>
<td>15.021</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n261_s2/I1</td>
</tr>
<tr>
<td>16.120</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C15[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n261_s2/F</td>
</tr>
<tr>
<td>19.024</td>
<td>2.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.383, 28.663%; route: 12.939, 68.896%; tC2Q: 0.458, 2.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[25]</td>
</tr>
<tr>
<td>15.334</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/n244_s2/I1</td>
</tr>
<tr>
<td>16.433</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n244_s2/F</td>
</tr>
<tr>
<td>19.019</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_25_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.383, 28.671%; route: 12.934, 68.888%; tC2Q: 0.458, 2.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>388</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>5.005</td>
<td>4.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n38_s11/I2</td>
</tr>
<tr>
<td>6.037</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n38_s11/F</td>
</tr>
<tr>
<td>7.012</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n38_s9/I1</td>
</tr>
<tr>
<td>8.111</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n38_s9/F</td>
</tr>
<tr>
<td>9.591</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n70_s11/I1</td>
</tr>
<tr>
<td>10.217</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n70_s11/F</td>
</tr>
<tr>
<td>11.511</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n70_s9/I1</td>
</tr>
<tr>
<td>12.333</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n70_s9/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_4_s5/I2</td>
</tr>
<tr>
<td>13.437</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_4_s5/F</td>
</tr>
<tr>
<td>15.375</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_4_s4/I2</td>
</tr>
<tr>
<td>16.407</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_4_s4/F</td>
</tr>
<tr>
<td>18.181</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_4_s1/I3</td>
</tr>
<tr>
<td>19.003</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_4_s1/F</td>
</tr>
<tr>
<td>19.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[0]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.532, 34.821%; route: 11.768, 62.735%; tC2Q: 0.458, 2.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/m_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>388</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_0_s1/Q</td>
</tr>
<tr>
<td>5.005</td>
<td>4.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n38_s11/I2</td>
</tr>
<tr>
<td>6.037</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n38_s11/F</td>
</tr>
<tr>
<td>7.183</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n615_s8/I0</td>
</tr>
<tr>
<td>8.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n615_s8/F</td>
</tr>
<tr>
<td>9.988</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n615_s10/I0</td>
</tr>
<tr>
<td>10.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n615_s10/F</td>
</tr>
<tr>
<td>12.274</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/n656_s11/I1</td>
</tr>
<tr>
<td>12.900</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n656_s11/F</td>
</tr>
<tr>
<td>13.709</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n656_s9/I1</td>
</tr>
<tr>
<td>14.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n656_s9/F</td>
</tr>
<tr>
<td>15.624</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[1]_4_s3/I3</td>
</tr>
<tr>
<td>16.446</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[1]_4_s3/F</td>
</tr>
<tr>
<td>17.899</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[1]_4_s1/I1</td>
</tr>
<tr>
<td>18.931</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[1]_4_s1/F</td>
</tr>
<tr>
<td>18.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[1]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.992, 32.065%; route: 12.237, 65.482%; tC2Q: 0.458, 2.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>3.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I1</td>
</tr>
<tr>
<td>4.962</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>6.283</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n301_s10/I2</td>
</tr>
<tr>
<td>7.105</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n301_s10/F</td>
</tr>
<tr>
<td>8.411</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n301_s9/I3</td>
</tr>
<tr>
<td>9.437</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n301_s9/F</td>
</tr>
<tr>
<td>9.856</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n301_s13/I0</td>
</tr>
<tr>
<td>10.888</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C14[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n301_s13/F</td>
</tr>
<tr>
<td>12.031</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n440_s10/I0</td>
</tr>
<tr>
<td>13.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n440_s10/F</td>
</tr>
<tr>
<td>13.868</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/n440_s9/I3</td>
</tr>
<tr>
<td>14.967</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n440_s9/F</td>
</tr>
<tr>
<td>15.771</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s8/I0</td>
</tr>
<tr>
<td>16.397</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s8/F</td>
</tr>
<tr>
<td>17.201</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s4/I0</td>
</tr>
<tr>
<td>17.827</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s4/F</td>
</tr>
<tr>
<td>17.833</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s1/I3</td>
</tr>
<tr>
<td>18.865</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_4_s1/F</td>
</tr>
<tr>
<td>18.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[4]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_4_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.921, 42.538%; route: 10.241, 55.000%; tC2Q: 0.458, 2.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[18]</td>
</tr>
<tr>
<td>15.335</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/n251_s2/I1</td>
</tr>
<tr>
<td>16.367</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n251_s2/F</td>
</tr>
<tr>
<td>18.789</td>
<td>2.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.316, 28.666%; route: 12.770, 68.863%; tC2Q: 0.458, 2.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.531</td>
<td>0.270</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[7]</td>
</tr>
<tr>
<td>15.818</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n262_s2/I1</td>
</tr>
<tr>
<td>16.640</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n262_s2/F</td>
</tr>
<tr>
<td>18.725</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.106, 27.628%; route: 12.917, 69.892%; tC2Q: 0.458, 2.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.534</td>
<td>0.273</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[0]</td>
</tr>
<tr>
<td>14.953</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/n269_s2/I1</td>
</tr>
<tr>
<td>15.985</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C14[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n269_s2/F</td>
</tr>
<tr>
<td>18.719</td>
<td>2.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.319, 28.792%; route: 12.698, 68.727%; tC2Q: 0.458, 2.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>2.672</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_6_s25/I0</td>
</tr>
<tr>
<td>3.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_6_s25/F</td>
</tr>
<tr>
<td>5.753</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s28/I3</td>
</tr>
<tr>
<td>6.814</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s28/F</td>
</tr>
<tr>
<td>7.233</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s20/I2</td>
</tr>
<tr>
<td>8.265</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s20/F</td>
</tr>
<tr>
<td>10.373</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/a_slice_4_s17/I2</td>
</tr>
<tr>
<td>11.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/a_slice_4_s17/F</td>
</tr>
<tr>
<td>14.261</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/A1[4]</td>
</tr>
<tr>
<td>14.534</td>
<td>0.273</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/add_27_s3/DOUT[17]</td>
</tr>
<tr>
<td>14.953</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td>npu_inst/tp_inst/dot_inst/n252_s2/I1</td>
</tr>
<tr>
<td>15.985</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C16[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n252_s2/F</td>
</tr>
<tr>
<td>18.719</td>
<td>2.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.319, 28.792%; route: 12.697, 68.727%; tC2Q: 0.458, 2.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>3.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I1</td>
</tr>
<tr>
<td>4.962</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>6.288</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n299_s10/I2</td>
</tr>
<tr>
<td>7.110</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n299_s10/F</td>
</tr>
<tr>
<td>8.563</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n299_s9/I3</td>
</tr>
<tr>
<td>9.662</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n299_s9/F</td>
</tr>
<tr>
<td>10.467</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/n299_s13/I0</td>
</tr>
<tr>
<td>11.499</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n299_s13/F</td>
</tr>
<tr>
<td>12.962</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n319_s10/I1</td>
</tr>
<tr>
<td>13.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C16[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n319_s10/F</td>
</tr>
<tr>
<td>15.289</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_6_s6/I2</td>
</tr>
<tr>
<td>16.321</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_6_s6/F</td>
</tr>
<tr>
<td>17.610</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_6_s1/I0</td>
</tr>
<tr>
<td>18.709</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[0]_6_s1/F</td>
</tr>
<tr>
<td>18.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[0]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_6_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.742, 36.513%; route: 11.264, 61.005%; tC2Q: 0.458, 2.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>npu_inst/tp_inst/conv_inst/m_1_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>307</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/m_1_s1/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>3.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n248_s3/I1</td>
</tr>
<tr>
<td>4.962</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n248_s3/F</td>
</tr>
<tr>
<td>7.950</td>
<td>2.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td>npu_inst/tp_inst/conv_inst/n269_s10/I2</td>
</tr>
<tr>
<td>9.049</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n269_s10/F</td>
</tr>
<tr>
<td>10.502</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/n269_s9/I3</td>
</tr>
<tr>
<td>11.128</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n269_s9/F</td>
</tr>
<tr>
<td>11.933</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_0_s28/I2</td>
</tr>
<tr>
<td>12.965</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_0_s28/F</td>
</tr>
<tr>
<td>13.769</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_0_s12/I2</td>
</tr>
<tr>
<td>14.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[3]_0_s12/F</td>
</tr>
<tr>
<td>16.817</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_0_s2/I3</td>
</tr>
<tr>
<td>17.639</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_0_s2/F</td>
</tr>
<tr>
<td>17.644</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_0_s1/I1</td>
</tr>
<tr>
<td>18.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/dsp_a0_pre[4]_0_s1/F</td>
</tr>
<tr>
<td>18.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_a0[4]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_0_s0/CLK</td>
</tr>
<tr>
<td>21.008</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_a0[4]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.336, 34.374%; route: 11.638, 63.139%; tC2Q: 0.458, 2.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/miso_shift_reg_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s2/CLK</td>
</tr>
<tr>
<td>6.549</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/data_out_sync1_0_s2/Q</td>
</tr>
<tr>
<td>8.539</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C3</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s8/AD[0]</td>
</tr>
<tr>
<td>8.798</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/data_out_sync1_0_s8/DO[1]</td>
</tr>
<tr>
<td>10.901</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>npu_inst/spi_inst/n373_s10/I0</td>
</tr>
<tr>
<td>11.933</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/n373_s10/F</td>
</tr>
<tr>
<td>11.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/miso_shift_reg_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>14.640</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>npu_inst/spi_inst/miso_shift_reg_1_s2/CLK</td>
</tr>
<tr>
<td>14.240</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C3[1][B]</td>
<td>npu_inst/spi_inst/miso_shift_reg_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.450</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 69.448%; route: 1.861, 30.552%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 22.101%; route: 4.093, 70.053%; tC2Q: 0.458, 7.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 56.366%; route: 2.025, 43.634%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/miso_shift_reg_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s2/CLK</td>
</tr>
<tr>
<td>6.549</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/data_out_sync1_0_s2/Q</td>
</tr>
<tr>
<td>8.539</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C3</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s8/AD[0]</td>
</tr>
<tr>
<td>8.798</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/data_out_sync1_0_s8/DO[2]</td>
</tr>
<tr>
<td>10.901</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>npu_inst/spi_inst/n372_s10/I0</td>
</tr>
<tr>
<td>11.933</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/n372_s10/F</td>
</tr>
<tr>
<td>11.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/miso_shift_reg_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>14.640</td>
<td>2.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>npu_inst/spi_inst/miso_shift_reg_2_s2/CLK</td>
</tr>
<tr>
<td>14.240</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>npu_inst/spi_inst/miso_shift_reg_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.450</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 69.448%; route: 1.861, 30.552%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 22.101%; route: 4.093, 70.053%; tC2Q: 0.458, 7.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.616, 56.366%; route: 2.025, 43.634%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>13.900</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>13.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>npu_inst/spi_inst/n60_s5/I2</td>
</tr>
<tr>
<td>14.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/n60_s5/F</td>
</tr>
<tr>
<td>14.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/bit_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>13.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C2[0][A]</td>
<td>npu_inst/spi_inst/bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 60.003%; route: 1.426, 39.997%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.140, 60.003%; route: 1.426, 39.997%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/computing_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/computing_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/computing_s6/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>277</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/computing_s6/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n1799_s3/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n1799_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/computing_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/computing_s6/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/computing_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mac_idx_3_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5032_s2/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5032_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mac_idx_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_2_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/n1413_s2/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/sub_inst/n1413_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/transfer_timeout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/transfer_timeout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>npu_inst/spi_inst/transfer_timeout_0_s0/CLK</td>
</tr>
<tr>
<td>13.900</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R25C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/transfer_timeout_0_s0/Q</td>
</tr>
<tr>
<td>13.903</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>npu_inst/spi_inst/n385_s9/I3</td>
</tr>
<tr>
<td>14.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/n385_s9/F</td>
</tr>
<tr>
<td>14.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/transfer_timeout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>npu_inst/spi_inst/transfer_timeout_0_s0/CLK</td>
</tr>
<tr>
<td>13.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>npu_inst/spi_inst/transfer_timeout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 60.003%; route: 1.426, 39.997%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.140, 60.003%; route: 1.426, 39.997%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s3/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/n233_s4/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n233_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mac_idx_2_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5033_s2/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5033_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mac_idx_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/mac_idx_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>176</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/n_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5556_s4/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5556_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/n_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/miso_bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/miso_bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>npu_inst/spi_inst/miso_bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>13.900</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R25C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/miso_bit_cnt_1_s2/Q</td>
</tr>
<tr>
<td>13.905</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>npu_inst/spi_inst/n378_s15/I1</td>
</tr>
<tr>
<td>14.277</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/n378_s15/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/miso_bit_cnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>npu_inst/spi_inst/miso_bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>13.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>npu_inst/spi_inst/miso_bit_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 60.003%; route: 1.426, 39.997%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.140, 60.003%; route: 1.426, 39.997%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mul_count_0_s3/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5035_s9/I0</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5035_s9/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/mul_count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/mul_count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R5C42[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_2_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>npu_inst/tp_inst/add_inst/n1497_s2/I3</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/add_inst/n1497_s2/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/i_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>npu_inst/tp_inst/add_inst/i_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/i_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>npu_inst/tp_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_2_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>npu_inst/tp_inst/n12966_s10/I1</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n12966_s10/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>npu_inst/tp_inst/i_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>npu_inst/tp_inst/i_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.468</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>npu_inst/spi_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>4.802</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R23C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/state_0_s3/Q</td>
</tr>
<tr>
<td>4.807</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>npu_inst/spi_inst/next_state_0_s10/I3</td>
</tr>
<tr>
<td>5.179</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/next_state_0_s10/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.468</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>npu_inst/spi_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>npu_inst/spi_inst/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 69.966%; route: 1.342, 30.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 69.966%; route: 1.342, 30.034%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/write_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/write_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>npu_inst/tp_inst/write_count_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/write_count_2_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>npu_inst/tp_inst/n12958_s6/I3</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n12958_s6/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/write_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>npu_inst/tp_inst/write_count_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>npu_inst/tp_inst/write_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5576_s4/I2</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5576_s4/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>npu_inst/tp_inst/conv_inst/dsp_idx_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>116</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/n_1_s1/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n5555_s4/I3</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/conv_inst/n5555_s4/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/conv_inst/n_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>npu_inst/tp_inst/conv_inst/n_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/spi_inst/state_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/spi_inst/state_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.468</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>npu_inst/spi_inst/state_1_s6/CLK</td>
</tr>
<tr>
<td>4.802</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R23C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/state_1_s6/Q</td>
</tr>
<tr>
<td>4.809</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>npu_inst/spi_inst/next_state_1_s9/I1</td>
</tr>
<tr>
<td>5.181</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/spi_inst/next_state_1_s9/F</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td style=" font-weight:bold;">npu_inst/spi_inst/state_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOB8[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>4.468</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>npu_inst/spi_inst/state_1_s6/CLK</td>
</tr>
<tr>
<td>4.468</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>npu_inst/spi_inst/state_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 69.966%; route: 1.342, 30.034%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 69.966%; route: 1.342, 30.034%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_1_s1/Q</td>
</tr>
<tr>
<td>0.526</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/n1414_s2/I2</td>
</tr>
<tr>
<td>0.898</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/sub_inst/n1414_s2/F</td>
</tr>
<tr>
<td>0.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/i_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/i_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>npu_inst/tp_inst/i_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_3_s1/Q</td>
</tr>
<tr>
<td>0.526</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>npu_inst/tp_inst/n12965_s10/I1</td>
</tr>
<tr>
<td>0.898</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n12965_s10/F</td>
</tr>
<tr>
<td>0.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/i_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>npu_inst/tp_inst/i_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>npu_inst/tp_inst/i_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_3_s1/Q</td>
</tr>
<tr>
<td>0.527</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/n234_s2/I2</td>
</tr>
<tr>
<td>0.899</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/dot_inst/n234_s2/F</td>
</tr>
<tr>
<td>0.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_0_s1/Q</td>
</tr>
<tr>
<td>0.527</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/n1415_s3/I0</td>
</tr>
<tr>
<td>0.899</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/sub_inst/n1415_s3/F</td>
</tr>
<tr>
<td>0.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/i_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>npu_inst/tp_inst/sub_inst/i_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R6C43[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/j_0_s1/Q</td>
</tr>
<tr>
<td>0.527</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td>npu_inst/tp_inst/add_inst/n1508_s4/I1</td>
</tr>
<tr>
<td>0.899</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/add_inst/n1508_s4/F</td>
</tr>
<tr>
<td>0.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/add_inst/j_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C43[0][A]</td>
<td>npu_inst/tp_inst/add_inst/j_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>npu_inst/tp_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/state_1_s1/Q</td>
</tr>
<tr>
<td>0.527</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>npu_inst/tp_inst/n12962_s7/I1</td>
</tr>
<tr>
<td>0.899</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n12962_s7/F</td>
</tr>
<tr>
<td>0.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>npu_inst/tp_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>npu_inst/tp_inst/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/sub_inst/j_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/sub_inst/j_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/j_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/j_1_s1/Q</td>
</tr>
<tr>
<td>0.530</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/n1411_s2/I2</td>
</tr>
<tr>
<td>0.902</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/sub_inst/n1411_s2/F</td>
</tr>
<tr>
<td>0.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/sub_inst/j_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/j_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>npu_inst/tp_inst/sub_inst/j_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.873%; route: 0.012, 1.646%; tC2Q: 0.333, 46.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>npu_inst/tp_inst/write_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/write_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>npu_inst/tp_inst/write_count_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/write_count_3_s1/Q</td>
</tr>
<tr>
<td>0.530</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>npu_inst/tp_inst/n12957_s6/I3</td>
</tr>
<tr>
<td>0.902</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">npu_inst/tp_inst/n12957_s6/F</td>
</tr>
<tr>
<td>0.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/write_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>npu_inst/tp_inst/write_count_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>npu_inst/tp_inst/write_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.873%; route: 0.012, 1.646%; tC2Q: 0.333, 46.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/add_27_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3/CLK</td>
</tr>
<tr>
<td>21.353</td>
<td>-0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/add_27_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/done_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/done_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C21[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>2.070</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>21.164</td>
<td>21.164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.408</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1/CLK</td>
</tr>
<tr>
<td>21.365</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>21.164</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 24.924%; route: 2.650, 64.007%; tC2Q: 0.458, 11.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/i_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/i_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/computing_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/computing_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/done_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/done_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[1][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>npu_inst/tp_inst/dot_inst/c_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>rst_n_sync_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td style=" font-weight:bold;">rst_n_sync_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>npu_inst/n120_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1633</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">npu_inst/n120_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">npu_inst/tp_inst/dot_inst/c_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1662</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>npu_inst/tp_inst/dot_inst/c_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.209%; route: 1.711, 61.757%; tC2Q: 0.333, 12.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/data_out_sync1_0_s4/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/state_1_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/state_1_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/state_1_s6/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_17_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/miso_shift_reg_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/miso_shift_reg_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/miso_shift_reg_2_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/miso_shift_reg_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/miso_shift_reg_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/miso_shift_reg_3_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/shift_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/shift_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/shift_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>npu_inst/spi_inst/miso_shift_reg_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>6.091</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>npu_inst/spi_inst/miso_shift_reg_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>13.566</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>npu_inst/spi_inst/miso_shift_reg_4_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1662</td>
<td>rpll_clk</td>
<td>1.008</td>
<td>0.262</td>
</tr>
<tr>
<td>1633</td>
<td>npu_inst/n120_6</td>
<td>16.968</td>
<td>2.314</td>
</tr>
<tr>
<td>388</td>
<td>npu_inst/tp_inst/conv_inst/m[0]</td>
<td>2.005</td>
<td>4.784</td>
</tr>
<tr>
<td>307</td>
<td>npu_inst/tp_inst/conv_inst/m[1]</td>
<td>1.008</td>
<td>5.731</td>
</tr>
<tr>
<td>277</td>
<td>npu_inst/tp_inst/conv_dsp_ce</td>
<td>9.722</td>
<td>3.811</td>
</tr>
<tr>
<td>179</td>
<td>npu_inst/tp_inst/conv_inst/start_reg</td>
<td>9.213</td>
<td>4.247</td>
</tr>
<tr>
<td>176</td>
<td>npu_inst/tp_inst/conv_inst/n[0]</td>
<td>6.486</td>
<td>6.614</td>
</tr>
<tr>
<td>116</td>
<td>npu_inst/tp_inst/conv_inst/n[1]</td>
<td>6.889</td>
<td>4.609</td>
</tr>
<tr>
<td>96</td>
<td>npu_inst/tp_inst/conv_inst/n248_7</td>
<td>1.008</td>
<td>4.750</td>
</tr>
<tr>
<td>80</td>
<td>sclk_d</td>
<td>2.308</td>
<td>2.025</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C45</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C46</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C41</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 40 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rpll_clk -period 21.164 -waveform {0 10.582} [get_nets {rpll_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sclk -period 20 -waveform {0 10} [get_ports {sclk}] -add</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {sclk}] -to [get_clocks {rpll_clk}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {rpll_clk}] -to [get_clocks {sclk}] </td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {sclk}] -group [get_clocks {rpll_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
