--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 924 paths analyzed, 69 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.459ns.
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_10 (SLICE_X42Y85.CIN), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_0 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_0 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.AQ      Tcko                  0.408   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_0
    SLICE_X42Y82.C1      net (fanout=2)        0.717   clock_control_inst/cdce_count<0>
    SLICE_X42Y82.C       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X42Y82.B5      net (fanout=2)        0.364   clock_control_inst/N01
    SLICE_X42Y82.B       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y83.C2      net (fanout=11)       0.694   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y83.COUT    Topcyc                0.295   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<2>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CLK     Tcinck                0.341   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (1.530ns logic, 1.781ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_0 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.308ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_0 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.AQ      Tcko                  0.408   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_0
    SLICE_X42Y82.C1      net (fanout=2)        0.717   clock_control_inst/cdce_count<0>
    SLICE_X42Y82.C       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X42Y82.B5      net (fanout=2)        0.364   clock_control_inst/N01
    SLICE_X42Y82.B       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y83.B3      net (fanout=11)       0.611   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y83.COUT    Topcyb                0.375   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<1>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CLK     Tcinck                0.341   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (1.610ns logic, 1.698ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_0 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.301ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_0 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.AQ      Tcko                  0.408   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_0
    SLICE_X42Y82.C1      net (fanout=2)        0.717   clock_control_inst/cdce_count<0>
    SLICE_X42Y82.C       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X42Y82.B5      net (fanout=2)        0.364   clock_control_inst/N01
    SLICE_X42Y82.B       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y83.A3      net (fanout=11)       0.584   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y83.COUT    Topcya                0.395   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<0>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CLK     Tcinck                0.341   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.630ns logic, 1.671ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_9 (SLICE_X42Y85.CIN), 107 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_0 (FF)
  Destination:          clock_control_inst/cdce_count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_0 to clock_control_inst/cdce_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.AQ      Tcko                  0.408   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_0
    SLICE_X42Y82.C1      net (fanout=2)        0.717   clock_control_inst/cdce_count<0>
    SLICE_X42Y82.C       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X42Y82.B5      net (fanout=2)        0.364   clock_control_inst/N01
    SLICE_X42Y82.B       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y83.C2      net (fanout=11)       0.694   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y83.COUT    Topcyc                0.295   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<2>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CLK     Tcinck                0.329   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.518ns logic, 1.781ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_0 (FF)
  Destination:          clock_control_inst/cdce_count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.296ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_0 to clock_control_inst/cdce_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.AQ      Tcko                  0.408   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_0
    SLICE_X42Y82.C1      net (fanout=2)        0.717   clock_control_inst/cdce_count<0>
    SLICE_X42Y82.C       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X42Y82.B5      net (fanout=2)        0.364   clock_control_inst/N01
    SLICE_X42Y82.B       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y83.B3      net (fanout=11)       0.611   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y83.COUT    Topcyb                0.375   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<1>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CLK     Tcinck                0.329   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.296ns (1.598ns logic, 1.698ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_0 (FF)
  Destination:          clock_control_inst/cdce_count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_0 to clock_control_inst/cdce_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.AQ      Tcko                  0.408   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_0
    SLICE_X42Y82.C1      net (fanout=2)        0.717   clock_control_inst/cdce_count<0>
    SLICE_X42Y82.C       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X42Y82.B5      net (fanout=2)        0.364   clock_control_inst/N01
    SLICE_X42Y82.B       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y83.A3      net (fanout=11)       0.584   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y83.COUT    Topcya                0.395   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<0>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<3>
    SLICE_X42Y84.COUT    Tbyp                  0.076   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CIN     net (fanout=1)        0.003   clock_control_inst/Mcount_cdce_count_cy<7>
    SLICE_X42Y85.CLK     Tcinck                0.329   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.618ns logic, 1.671ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_10 (SLICE_X42Y85.A2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_0 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_0 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.AQ      Tcko                  0.408   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_0
    SLICE_X42Y82.C1      net (fanout=2)        0.717   clock_control_inst/cdce_count<0>
    SLICE_X42Y82.C       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X42Y82.B5      net (fanout=2)        0.364   clock_control_inst/N01
    SLICE_X42Y82.B       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y85.A2      net (fanout=11)       0.791   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y85.CLK     Tas                   0.602   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_lut<8>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (1.420ns logic, 1.872ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_3 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.147 - 0.160)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_3 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.DQ      Tcko                  0.408   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_3
    SLICE_X42Y82.C2      net (fanout=2)        0.575   clock_control_inst/cdce_count<3>
    SLICE_X42Y82.C       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X42Y82.B5      net (fanout=2)        0.364   clock_control_inst/N01
    SLICE_X42Y82.B       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y85.A2      net (fanout=11)       0.791   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y85.CLK     Tas                   0.602   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_lut<8>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (1.420ns logic, 1.730ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/cdce_count_5 (FF)
  Destination:          clock_control_inst/cdce_count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/cdce_count_5 to clock_control_inst/cdce_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.BQ      Tcko                  0.408   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_5
    SLICE_X42Y82.C4      net (fanout=2)        0.542   clock_control_inst/cdce_count<5>
    SLICE_X42Y82.C       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>_SW0
    SLICE_X42Y82.B5      net (fanout=2)        0.364   clock_control_inst/N01
    SLICE_X42Y82.B       Tilo                  0.205   cdce_reset_src
                                                       clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o<10>
    SLICE_X42Y85.A2      net (fanout=11)       0.791   clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o
    SLICE_X42Y85.CLK     Tas                   0.602   clock_control_inst/cdce_count<10>
                                                       clock_control_inst/Mcount_cdce_count_lut<8>
                                                       clock_control_inst/Mcount_cdce_count_xor<10>
                                                       clock_control_inst/cdce_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (1.420ns logic, 1.697ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_1 (SLICE_X42Y83.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_1 (FF)
  Destination:          clock_control_inst/cdce_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_1 to clock_control_inst/cdce_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.BQ      Tcko                  0.200   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_1
    SLICE_X42Y83.B5      net (fanout=2)        0.075   clock_control_inst/cdce_count<1>
    SLICE_X42Y83.CLK     Tah         (-Th)    -0.234   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<1>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
                                                       clock_control_inst/cdce_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_2 (SLICE_X42Y83.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_2 (FF)
  Destination:          clock_control_inst/cdce_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_2 to clock_control_inst/cdce_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.CQ      Tcko                  0.200   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/cdce_count_2
    SLICE_X42Y83.C5      net (fanout=2)        0.065   clock_control_inst/cdce_count<2>
    SLICE_X42Y83.CLK     Tah         (-Th)    -0.266   clock_control_inst/cdce_count<3>
                                                       clock_control_inst/Mcount_cdce_count_lut<2>
                                                       clock_control_inst/Mcount_cdce_count_cy<3>
                                                       clock_control_inst/cdce_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.466ns logic, 0.065ns route)
                                                       (87.8% logic, 12.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_6 (SLICE_X42Y84.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_6 (FF)
  Destination:          clock_control_inst/cdce_count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_6 to clock_control_inst/cdce_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.CQ      Tcko                  0.200   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/cdce_count_6
    SLICE_X42Y84.C5      net (fanout=3)        0.069   clock_control_inst/cdce_count<6>
    SLICE_X42Y84.CLK     Tah         (-Th)    -0.266   clock_control_inst/cdce_count<7>
                                                       clock_control_inst/Mcount_cdce_count_lut<6>
                                                       clock_control_inst/Mcount_cdce_count_cy<7>
                                                       clock_control_inst/cdce_count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.466ns logic, 0.069ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_control_inst/cdce_count<3>/CLK
  Logical resource: clock_control_inst/cdce_count_0/CK
  Location pin: SLICE_X42Y83.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_control_inst/cdce_count<3>/CLK
  Logical resource: clock_control_inst/cdce_count_1/CK
  Location pin: SLICE_X42Y83.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_control_inst/cdce_count<3>/CLK
  Logical resource: clock_control_inst/cdce_count_2/CK
  Location pin: SLICE_X42Y83.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X39Y73.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.315ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.145 - 0.154)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y73.AQ      Tcko                  0.408   clock_control_inst/last_vfat2
                                                       clock_control_inst/last_vfat2
    SLICE_X39Y73.A3      net (fanout=2)        0.680   clock_control_inst/last_vfat2
    SLICE_X39Y73.CLK     Tas                   0.227   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<0>11
                                                       clock_control_inst/vfat2_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.635ns logic, 0.680ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X39Y73.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y73.AMUX    Tshcko                0.461   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/vfat2_count_0
    SLICE_X39Y73.A2      net (fanout=2)        0.446   clock_control_inst/vfat2_count<0>
    SLICE_X39Y73.CLK     Tas                   0.227   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<0>11
                                                       clock_control_inst/vfat2_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (0.688ns logic, 0.446ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X39Y73.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y73.DMUX    Tshcko                0.461   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X39Y73.D2      net (fanout=2)        0.435   clock_control_inst/vfat2_count<2>
    SLICE_X39Y73.CLK     Tas                   0.227   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.688ns logic, 0.435ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X39Y73.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y73.AMUX    Tshcko                0.244   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/vfat2_count_0
    SLICE_X39Y73.D5      net (fanout=2)        0.060   clock_control_inst/vfat2_count<0>
    SLICE_X39Y73.CLK     Tah         (-Th)    -0.155   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.399ns logic, 0.060ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_1 (SLICE_X39Y73.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_0 (FF)
  Destination:          clock_control_inst/vfat2_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_0 to clock_control_inst/vfat2_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y73.AMUX    Tshcko                0.244   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/vfat2_count_0
    SLICE_X39Y73.D5      net (fanout=2)        0.060   clock_control_inst/vfat2_count<0>
    SLICE_X39Y73.CLK     Tah         (-Th)    -0.215   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<1>11
                                                       clock_control_inst/vfat2_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.459ns logic, 0.060ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X39Y73.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/last_vfat2 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/last_vfat2 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y73.AQ      Tcko                  0.200   clock_control_inst/last_vfat2
                                                       clock_control_inst/last_vfat2
    SLICE_X39Y73.D3      net (fanout=2)        0.177   clock_control_inst/last_vfat2
    SLICE_X39Y73.CLK     Tah         (-Th)    -0.155   clock_control_inst/vfat2_count<1>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.355ns logic, 0.177ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y33.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y33.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y33.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rec_clk = PERIOD TIMEGRP "rec_clk" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.300ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rec_clk = PERIOD TIMEGRP "rec_clk" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.335ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.790ns (558.659MHz) (Tdcmper_CLKIN)
  Physical resource: rec_clk_pll_inst/dcm_sp_inst/CLKIN
  Logical resource: rec_clk_pll_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: rec_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: rec_clk_pll_inst/clkin1_buf/I0
  Logical resource: rec_clk_pll_inst/clkin1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: rec_clk
--------------------------------------------------------------------------------
Slack: 2.680ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: rec_clk_pll_inst/dcm_sp_inst/CLK0
  Logical resource: rec_clk_pll_inst/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: rec_clk_pll_inst/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_rec = PERIOD TIMEGRP "cdce_clk_rec" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_muxed = PERIOD TIMEGRP "cdce_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33611 paths analyzed, 10141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAMB16_X4Y62.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.658ns (Levels of Logic = 0)
  Clock Path Skew:      -0.221ns (0.689 - 0.910)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y164.DMUX   Tshcko                0.488   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR
    RAMB16_X4Y62.ADDRB11 net (fanout=8)        4.820   chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
    RAMB16_X4Y62.CLKB    Trcck_ADDRB           0.350   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (0.838ns logic, 4.820ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/gtp_tx_mux_inst/header_1 (SLICE_X67Y127.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/vi2c_core_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/header_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.898ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.874 - 0.823)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/vi2c_core_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/header_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y144.AQ     Tcko                  0.391   link_tracking_1_inst/vi2c_tx_ready
                                                       link_tracking_1_inst/vi2c_core_inst/tx_ready_o
    SLICE_X67Y111.D3     net (fanout=234)      2.688   link_tracking_1_inst/vi2c_tx_ready
    SLICE_X67Y111.D      Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X67Y127.CE     net (fanout=65)       2.265   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X67Y127.CLK    Tceck                 0.295   link_tracking_1_inst/gtp_tx_mux_inst/header<1>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/header_1
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (0.945ns logic, 4.953ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/tx_ready_o (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/header_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.247 - 0.260)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/tx_ready_o to link_tracking_1_inst/gtp_tx_mux_inst/header_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y125.AQ     Tcko                  0.391   link_tracking_1_inst/regs_tx_ready
                                                       link_tracking_1_inst/registers_core_inst/tx_ready_o
    SLICE_X67Y111.D5     net (fanout=232)      2.454   link_tracking_1_inst/regs_tx_ready
    SLICE_X67Y111.D      Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X67Y127.CE     net (fanout=65)       2.265   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X67Y127.CLK    Tceck                 0.295   link_tracking_1_inst/gtp_tx_mux_inst/header<1>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/header_1
    -------------------------------------------------  ---------------------------
    Total                                      5.664ns (0.945ns logic, 4.719ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/gtp_tx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/gtp_tx_mux_inst/header_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.935ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.874 - 0.814)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/gtp_tx_mux_inst/state_FSM_FFd2 to link_tracking_1_inst/gtp_tx_mux_inst/header_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y131.BQ     Tcko                  0.408   tx_kchar<6>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/state_FSM_FFd2
    SLICE_X67Y111.D4     net (fanout=10)       1.708   link_tracking_1_inst/gtp_tx_mux_inst/state_FSM_FFd2
    SLICE_X67Y111.D      Tilo                  0.259   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
                                                       link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv11
    SLICE_X67Y127.CE     net (fanout=65)       2.265   link_tracking_1_inst/gtp_tx_mux_inst/_n0234_inv
    SLICE_X67Y127.CLK    Tceck                 0.295   link_tracking_1_inst/gtp_tx_mux_inst/header<1>
                                                       link_tracking_1_inst/gtp_tx_mux_inst/header_1
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (0.962ns logic, 3.973ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAMB16_X4Y62.WEB2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.702ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.689 - 0.823)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y158.AQ     Tcko                  0.391   chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X4Y62.WEB2    net (fanout=30)       5.011   chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X4Y62.CLKB    Trcck_WEB             0.300   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      5.702ns (0.691ns logic, 5.011ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[18].SYNC_OUT_CELL/USER_REG (SLICE_X90Y138.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[50].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Destination:          chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[18].SYNC_OUT_CELL/USER_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[50].UPDATE_CELL/GEN_CLK.USER_REG to chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[18].SYNC_OUT_CELL/USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y137.CQ     Tcko                  0.234   chipscope_vio_inst/U0/I_VIO/UPDATE<19>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_UPDATE_OUT[50].UPDATE_CELL/GEN_CLK.USER_REG
    SLICE_X90Y138.CE     net (fanout=1)        0.113   chipscope_vio_inst/U0/I_VIO/UPDATE<18>
    SLICE_X90Y138.CLK    Tckce       (-Th)     0.108   cs_sync_out<2>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[18].SYNC_OUT_CELL/USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.126ns logic, 0.113ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X71Y152.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y152.BQ     Tcko                  0.200   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    SLICE_X71Y152.SR     net (fanout=1)        0.259   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
    SLICE_X71Y152.CLK    Tcksr       (-Th)     0.131   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.069ns logic, 0.259ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAMB16_X4Y82.DIB15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y165.DQ    Tcko                  0.234   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<51>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF
    RAMB16_X4Y82.DIB15   net (fanout=1)        0.157   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<51>
    RAMB16_X4Y82.CLKB    Trckd_DIB   (-Th)     0.053   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.181ns logic, 0.157ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK21
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57152 paths analyzed, 20752 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.738ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122 (SLICE_X114Y57.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (0.603 - 0.772)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y80.AQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X90Y76.D1      net (fanout=386)      1.583   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X90Y76.CMUX    Topdc                 0.368   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X75Y76.D4      net (fanout=1)        1.027   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X75Y76.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X114Y57.CE     net (fanout=197)      5.242   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X114Y57.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<122>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122
    -------------------------------------------------  ---------------------------
    Total                                      9.184ns (1.332ns logic, 7.852ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.104ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (0.603 - 0.772)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y80.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X90Y76.C3      net (fanout=385)      1.440   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X90Y76.CMUX    Tilo                  0.361   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X75Y76.D4      net (fanout=1)        1.027   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X75Y76.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X114Y57.CE     net (fanout=197)      5.242   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X114Y57.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<122>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122
    -------------------------------------------------  ---------------------------
    Total                                      9.104ns (1.395ns logic, 7.709ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.072ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (0.603 - 0.772)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y80.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X90Y76.D4      net (fanout=385)      1.401   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X90Y76.CMUX    Topdc                 0.368   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X75Y76.D4      net (fanout=1)        1.027   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X75Y76.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X114Y57.CE     net (fanout=197)      5.242   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X114Y57.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<122>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_122
    -------------------------------------------------  ---------------------------
    Total                                      9.072ns (1.402ns logic, 7.670ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119 (SLICE_X112Y55.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.158ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.601 - 0.772)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y80.AQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X90Y76.D1      net (fanout=386)      1.583   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X90Y76.CMUX    Topdc                 0.368   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X75Y76.D4      net (fanout=1)        1.027   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X75Y76.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X112Y55.CE     net (fanout=197)      5.235   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X112Y55.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/data_fifo_din<119>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119
    -------------------------------------------------  ---------------------------
    Total                                      9.158ns (1.313ns logic, 7.845ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.601 - 0.772)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y80.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X90Y76.C3      net (fanout=385)      1.440   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X90Y76.CMUX    Tilo                  0.361   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X75Y76.D4      net (fanout=1)        1.027   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X75Y76.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X112Y55.CE     net (fanout=197)      5.235   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X112Y55.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/data_fifo_din<119>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119
    -------------------------------------------------  ---------------------------
    Total                                      9.078ns (1.376ns logic, 7.702ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.046ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.601 - 0.772)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y80.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X90Y76.D4      net (fanout=385)      1.401   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X90Y76.CMUX    Topdc                 0.368   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X75Y76.D4      net (fanout=1)        1.027   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X75Y76.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X112Y55.CE     net (fanout=197)      5.235   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X112Y55.CLK    Tceck                 0.295   link_tracking_1_inst/tracking_core_inst/data_fifo_din<119>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_119
    -------------------------------------------------  ---------------------------
    Total                                      9.046ns (1.383ns logic, 7.663ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173 (SLICE_X66Y37.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.018ns (0.790 - 0.772)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y80.AQ      Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X90Y76.D1      net (fanout=386)      1.583   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X90Y76.CMUX    Topdc                 0.368   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X75Y76.D4      net (fanout=1)        1.027   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X75Y76.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X66Y37.CE      net (fanout=197)      5.403   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X66Y37.CLK     Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<173>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    -------------------------------------------------  ---------------------------
    Total                                      9.345ns (1.332ns logic, 8.013ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.265ns (Levels of Logic = 2)
  Clock Path Skew:      0.018ns (0.790 - 0.772)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y80.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X90Y76.C3      net (fanout=385)      1.440   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X90Y76.CMUX    Tilo                  0.361   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X75Y76.D4      net (fanout=1)        1.027   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X75Y76.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X66Y37.CE      net (fanout=197)      5.403   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X66Y37.CLK     Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<173>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    -------------------------------------------------  ---------------------------
    Total                                      9.265ns (1.395ns logic, 7.870ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.018ns (0.790 - 0.772)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y80.BMUX    Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<2>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_1
    SLICE_X90Y76.D4      net (fanout=385)      1.401   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
    SLICE_X90Y76.CMUX    Topdc                 0.368   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7
    SLICE_X75Y76.D4      net (fanout=1)        1.027   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o
    SLICE_X75Y76.D       Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1
    SLICE_X66Y37.CE      net (fanout=197)      5.403   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv
    SLICE_X66Y37.CLK     Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/data_fifo_din<173>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173
    -------------------------------------------------  ---------------------------
    Total                                      9.233ns (1.402ns logic, 7.831ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_182 (SLICE_X87Y64.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/data_182 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_182 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.432 - 0.340)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/data_182 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_182
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y63.CQ      Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<182>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_182
    SLICE_X87Y64.CX      net (fanout=2)        0.198   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<182>
    SLICE_X87Y64.CLK     Tckdi       (-Th)    -0.059   link_tracking_1_inst/tracking_core_inst/track_data<1><183>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_182
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.257ns logic, 0.198ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_183 (SLICE_X87Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_1_inst/data_183 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_183 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.432 - 0.340)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_1_inst/data_183 to link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_183
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y63.AQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<184>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_183
    SLICE_X87Y64.DX      net (fanout=2)        0.213   link_tracking_1_inst/tracking_core_inst/track_1_inst/data<183>
    SLICE_X87Y64.CLK     Tckdi       (-Th)    -0.059   link_tracking_1_inst/tracking_core_inst/track_data<1><183>
                                                       link_tracking_1_inst/tracking_core_inst/track_1_inst/data_o_183
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.259ns logic, 0.213ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (SLICE_X66Y63.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 to link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y63.CQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    SLICE_X66Y63.C5      net (fanout=1)        0.060   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<6>
    SLICE_X66Y63.CLK     Tah         (-Th)    -0.121   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<6>_rt
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y45.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y33.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    9.738|         |         |         |
fpga_test_io<1>|    9.738|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_test_io<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    9.738|         |         |         |
fpga_test_io<1>|    9.738|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 91696 paths, 0 nets, and 30984 connections

Design statistics:
   Minimum period:   9.738ns{1}   (Maximum frequency: 102.690MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 22 18:35:48 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



