Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun May 18 11:59:29 2025
| Host         : Dawgburt-2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file rvfpganexys_control_sets_placed.rpt
| Design       : rvfpganexys
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   599 |
|    Minimum number of control sets                        |   599 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1311 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   599 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |   188 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |    84 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    30 |
| >= 14 to < 16      |     2 |
| >= 16              |   250 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             537 |          182 |
| No           | No                    | Yes                    |            2117 |          963 |
| No           | Yes                   | No                     |             438 |          172 |
| Yes          | No                    | No                     |            1283 |          389 |
| Yes          | No                    | Yes                    |            8828 |         3828 |
| Yes          | Yes                   | No                     |            1350 |          394 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                                                                 Enable Signal                                                                |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/sdram_bankmachine7_twtpcon_ready_i_1_n_0                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/rf_ram_if/rtrig1                                                                                                        |                                                                  |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/sdram_twtrcon_ready_i_1_n_0                             |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1_n_0                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/sdram_bankmachine5_twtpcon_ready_i_1_n_0                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1_n_0                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/sdram_bankmachine2_twtpcon_ready_i_1_n_0                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/sdram_bankmachine1_twtpcon_ready_i_1_n_0                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0                |                1 |              1 |         1.00 |
|  tap/idcode_tck             |                                                                                                                                              |                                                                  |                1 |              1 |         1.00 |
|  ddr2/ldc/iodelay_clk       |                                                                                                                                              |                                                                  |                1 |              1 |         1.00 |
|  dtmcs_tck                  |                                                                                                                                              |                                                                  |                1 |              2 |         2.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/xilinxasyncresetsynchronizerimpl0                       |                1 |              2 |         2.00 |
|  ddr2/ldc/iodelay_clk       |                                                                                                                                              | ddr2/ldc/xilinxasyncresetsynchronizerimpl0                       |                1 |              2 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                                |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout[3]_i_1__104_n_0                                                                     | swervolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/o_rst_core_reg |                3 |              4 |         1.33 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0                                                                      | clk_gen/o_rst_core_reg_2                                         |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[14]_6                                                              | clk_gen/o_rst_core_reg_0                                         |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[9]_4                                                               | clk_gen/o_rst_core_reg_0                                         |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/write_id_buffer_consume[2]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[2]_3                                                               | clk_gen/o_rst_core_reg_0                                         |                3 |              4 |         1.33 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/write_pointer_q0                                         | clk_gen/rst_core                                                 |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[9]_8                                                               | clk_gen/o_rst_core_reg_0                                         |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/read_id_buffer_do_read                                                                                                              | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/read_r_buffer_syncfifo_re                                                                                                           | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/read_r_buffer_wrport_we                                                                                                             | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[6]_3                                                               | clk_gen/o_rst_core_reg_0                                         |                3 |              4 |         1.33 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                                |                2 |              4 |         2.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                                                                 | clk_gen/rst_core                                                 |                2 |              4 |         2.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                                                                           | clk_gen/rst_core                                                 |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                           | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/write_id_buffer_wrport_we                                                                                                           | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                              | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/write_resp_buffer_do_read                                                                                                           | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/write_w_buffer_rdport_re                                                                                                            | ddr2/ldc/FDPE_3_0                                                |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_phy_sink_ready1301_out                                                                                                         | ddr2/ldc/uart_phy_sink_ready1                                    |                1 |              4 |         4.00 |
|  ddr2/ldc/iodelay_clk       | ddr2/ldc/reset_counter[3]_i_1_n_0                                                                                                            | ddr2/ldc/iodelay_rst                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_phy_rx_bitcount                                                                                                                | ddr2/ldc/uart_phy_rx_bitcount[3]_i_1_n_0                         |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                 | clk_gen/rst_core                                                 |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/receiver/rcounter16[3]_i_1_n_0                                                                                     | clk_gen/rst_core                                                 |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                                                                          | clk_gen/rst_core                                                 |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                                                                                 | clk_gen/rst_core                                                 |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/subfragments_multiplexer_next_state                                                                                                 | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_time1[3]_i_1_n_0                                                                                                              | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                   | clk_gen/rst_core                                                 |                2 |              4 |         2.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                          | clk_gen/rst_core                                                 |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                   | clk_gen/rst_core                                                 |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                                                                              | clk_gen/rst_core                                                 |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_do_read                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/wb_interface/lcr_reg[7]_0[0]                                                                                            | clk_gen/rst_core                                                 |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_7__0                                                                     | clk_gen/o_rst_core_reg_3                                         |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                   |                                                                  |                1 |              4 |         4.00 |
|  clk_wiz_inst/inst/clk_out1 |                                                                                                                                              |                                                                  |                3 |              4 |         1.33 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_reg[3]_1[0]                                                                                             |                                                                  |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_6__0                                                                     | clk_gen/o_rst_core_reg_3                                         |                1 |              4 |         4.00 |
|  dmi_tck                    | tap/dmi_0                                                                                                                                    | tap/dmi[6]_i_1_n_0                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                          | clk_gen/rst_core                                                 |                2 |              4 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_5__0                                                                     | clk_gen/o_rst_core_reg_3                                         |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/E[0]                                                                                |                                                                  |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/i___112_n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                         |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_4__0                                                                     | clk_gen/o_rst_core_reg_3                                         |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/grant_reg_0                                                                                                                         | ddr2/ldc/FDPE_3_0                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_3__0                                                                     | clk_gen/o_rst_core_reg_3                                         |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_1__0                                                                     | clk_gen/o_rst_core_reg_3                                         |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_2__0                                                                     | clk_gen/o_rst_core_reg_3                                         |                2 |              4 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/int_timers/wr_mitctl1_r                                                                                              | clk_gen/o_rst_core_reg_0                                         |                1 |              4 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_8__0                                                                     | clk_gen/o_rst_core_reg_3                                         |                2 |              4 |         2.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/write_pointer_q0                                         | clk_gen/rst_core                                                 |                2 |              4 |         2.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                          | clk_gen/rst_core                                                 |                2 |              4 |         2.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_3[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_2[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_4[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[71]_1[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_2[0]                                                                     | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg[0]                                                                       | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_0[0]                                                                     | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_1[0]                                                                     | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg_1[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_5[0]                                                                     | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                          | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                  | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/E[0]                                                                                  | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_10[0]                                                   | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_1[0]                                                    | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_11[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_12[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg_8[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_11[0] | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_10[0] | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/write_id_buffer_level[4]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                               | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_12[0] | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_13[0] | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_14[0] | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/write_resp_buffer_level[4]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/write_w_buffer_level0[4]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg_9[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/receiver/rshift[4]_i_1_n_0                                                                                         | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_3[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg_7[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg_6[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg_5[0]                                                                                                            | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg_12[0]                                                                                                           | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg_11[0]                                                                                                           | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg_10[0]                                                                                                           | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/receiver/fifo_rx/count[4]_i_1_n_0                                                                                  | clk_gen/rst_core                                                 |                3 |              5 |         1.67 |
|  clk_core_BUFG              | tap/dout_reg[0]                                                                                                                              | clk_gen/o_rst_core_reg_2                                         |                3 |              5 |         1.67 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_1[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_2[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_18[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/gen_arbiter.gen_int_rr.rr_q_reg[1]_9[0]                                                                                      | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_9[0]                                                    | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_rid_reg[2]_4[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg[0]                                                                       | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_0[0]                                                                     | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_rid_reg[2]_3[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_rid_reg[2]_2[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/o_bvalid_reg_1[0]                                                                     | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[70]_4[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_3[0]                                                                     | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_rid_reg[2]_1[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/r_busy_q_reg_4[0]                                                                     | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[1]_7[0]                                                | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]_0[0]    | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi2wb/gen_arbiter.gen_int_rr.rr_q_reg[1]_8[0]                                                                                      | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/gen_arbiter.gen_int_rr.rr_q_reg[1]_7[0]                                                                                      | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[1]_5[0]                                                | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi2wb/gen_arbiter.gen_int_rr.rr_q_reg[1]_5[0]                                                                                      | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/E[0]                                                                                                                         | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]_1[0]    | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/o_bid_reg[1]_3[0]                                                | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/E[0]                                                             | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel[3]_i_1_n_0                                                                                                          | clk_gen/rst_core                                                 |                3 |              5 |         1.67 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]_2[0]    | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                               | clk_gen/rst_core                                                 |                3 |              5 |         1.67 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_22[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_14[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_15[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_16[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_17[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n                                             | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_19[0]                                                   | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg_0[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_2[0]                                                    | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi2wb/r_busy_q_reg[0]                                                                                                              | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_20[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_21[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_15[0] | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_13[0]                                                   | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_23[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_16[0] | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_24[0]                                                   | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_3[0]                                                    | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_4[0]                                                    | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_5[0]                                                    | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n                                             | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_6[0]                                                    | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_7[0]                                                    | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[5]_8[0]                                                    | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                               | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/read_r_buffer_level0[4]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/read_r_buffer_level2[4]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_tx_fifo_level0[4]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                                |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                                |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                                |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___200_0                                                          | clk_gen/o_rst_core_reg_0                                         |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                                |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/wb_interface/wb_adr_is_reg[2]_0[0]                                                                                      | clk_gen/rst_core                                                 |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_time0[4]_i_1_n_0                                                                                                              | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_sequencer_counter[4]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                                |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                            | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector0_address_storage[12]_i_1_n_0                                                                                    |                                                                  |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/transmitter/counter[4]_i_1_n_0                                                                                     | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector1_address_storage[12]_i_1_n_0                                                                                    |                                                                  |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                                                                            | clk_gen/rst_core                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_rx_fifo_level0[4]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/litedramcore_csrbank2_half_sys8x_taps0_re                                                                                           | ddr2/ldc/FDPE_3_0                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/serv_rf_top/cpu/state/o_lsb_reg[1][0]                   |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/litedramcore_interface2_bank_bus_dat_r[4]_i_1_n_0       |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_3[0]                                                                                             |                                                                  |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/state/E[0]                                                                                                          | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                              |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/read_id_buffer_level[4]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                                |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/rf_ram_if/wgo                                                                                                           | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                              |                1 |              5 |         5.00 |
|  clk_core_BUFG              | swervolf/rvtop/mem/ic_tag_inst/PACKED_1.write_bypass_en_1                                                                                    | clk_gen/o_rst_core_reg_0                                         |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                              |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector0_command_storage[5]_i_1_n_0                                                                                     | ddr2/ldc/FDPE_3_0                                                |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/serv_rf_top/cpu/state/init                              |                2 |              6 |         3.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/IO_CLK_GRP[1].grp_clken__0                                                                  | clk_gen/o_rst_core_reg_3                                         |                4 |              6 |         1.50 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/i___4_n_0                                                                                                            | clk_gen/o_rst_core_reg_0                                         |                3 |              6 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/mem/ic_tag_inst/PACKED_1.write_bypass_en_0                                                                                    | clk_gen/o_rst_core_reg_0                                         |                2 |              6 |         3.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/exu/en__4                                                                                                                | clk_gen/o_rst_core_reg_0                                         |                3 |              6 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_14                                                             | clk_gen/o_rst_core_reg_0                                         |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_reg[3]_0[0]                                                                                             |                                                                  |                1 |              6 |         6.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/rptr_q_reg[0][0]                                                                      | clk_gen/rst_core                                                 |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/litedramcore_csrbank3_dfii_control0_re                                                                                              | ddr2/ldc/FDPE_3_0                                                |                3 |              6 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[17]_4                                                              | clk_gen/o_rst_core_reg_0                                         |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/litedramcore_csrbank3_dfii_pi1_command0_re                                                                                          | ddr2/ldc/FDPE_3_0                                                |                1 |              6 |         6.00 |
|  clk_core_BUFG              | swervolf/axi2wb/sw_irq4_edge                                                                                                                 |                                                                  |                2 |              6 |         3.00 |
|  clk_core_BUFG              |                                                                                                                                              | swervolf/axi2wb/o_wb_adr_reg[5]_1                                |                4 |              6 |         1.50 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/i___100_n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                         |                3 |              7 |         2.33 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_cyc_reg_7[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              7 |         7.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_cyc_reg_4[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              7 |         7.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/i___99_n_0                                                                                                           | clk_gen/o_rst_core_reg_0                                         |                2 |              7 |         3.50 |
|  clk_core_BUFG              |                                                                                                                                              | clk_gen/o_rst_core_reg_1[0]                                      |                4 |              7 |         1.75 |
|  clk_core_BUFG              |                                                                                                                                              | clk_gen/SR[0]                                                    |                4 |              7 |         1.75 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/i___98_n_0                                                                                                           | clk_gen/o_rst_core_reg_0                                         |                3 |              7 |         2.33 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/i___101_n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                         |                1 |              7 |         7.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/i___0_n_0                                                                                                            | clk_gen/o_rst_core_reg_0                                         |                6 |              8 |         1.33 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_0[1]                                                                                                         |                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_0[0]                                                                                                         |                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_0[2]                                                                                                         |                                                                  |                1 |              8 |         8.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_cyc_reg_6[0]                                                                                                            | clk_gen/rst_core                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_cyc_reg_3[0]                                                                                                            | clk_gen/rst_core                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_adr_reg[5]_2[0]                                                                                                         |                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_phy_storage[15]_i_1_n_0                                                                                                        | ddr2/ldc/FDPE_3_0                                                |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_phy_source_payload_data[7]_i_1_n_0                                                                                             | ddr2/ldc/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/receiver/counter_b[7]_i_1_n_0                                                                                      | clk_gen/rst_core                                                 |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_phy_rx_reg                                                                                                                     |                                                                  |                2 |              8 |         4.00 |
|  clk_IBUF                   |                                                                                                                                              |                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/i___360_n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                         |                3 |              8 |         2.67 |
|  clk_core_BUFG              | swervolf/axi2wb/irq_gpio_enable_reg[0]                                                                                                       |                                                                  |                4 |              8 |         2.00 |
|  clk_core_BUFG              | swervolf/axi2wb/irq_gpio_enable_reg[1]                                                                                                       |                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/irq_gpio_enable_reg[2]                                                                                                       |                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/i___361_n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                         |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/timer_reload_storage[7]_i_1_n_0                                                                                                     | ddr2/ldc/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_2[7]                                                                                                         | clk_gen/rst_core                                                 |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                              |                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_phy_storage[7]_i_1_n_0                                                                                                         | ddr2/ldc/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_phy_storage[31]_i_1_n_0                                                                                                        | ddr2/ldc/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/a7ddrphy_bitslip0_r1[11]_i_1_n_0                        |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/litedramcore_interface0_bank_bus_dat_r[7]_i_1_n_0       |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_phy_storage[23]_i_1_n_0                                                                                                        | ddr2/ldc/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/litedramcore_interface3_bank_bus_dat_r[7]_i_1_n_0       |                5 |              8 |         1.60 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/litedramcore_interface4_bank_bus_dat_r[7]_i_1_n_0       |                5 |              8 |         1.60 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/litedramcore_interface5_bank_bus_dat_r[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/litedramcore_interface6_bank_bus_dat_r[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  clk_core_BUFG              | swervolf/syscon/irq_timer_cnt[7]_i_1_n_0                                                                                                     |                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_we_reg_1[0]                                                                                                             | clk_gen/rst_core                                                 |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[15]_i_1_n_0                                                                                     |                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_2[6]                                                                                                         | clk_gen/rst_core                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_2[5]                                                                                                         | clk_gen/rst_core                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_2[4]                                                                                                         | clk_gen/rst_core                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_2[3]                                                                                                         | clk_gen/rst_core                                                 |                3 |              8 |         2.67 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_2[2]                                                                                                         | clk_gen/rst_core                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_2[1]                                                                                                         | clk_gen/rst_core                                                 |                3 |              8 |         2.67 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_2[0]                                                                                                         | clk_gen/rst_core                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_1[3]                                                                                                         |                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_1[2]                                                                                                         |                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_1[1]                                                                                                         |                                                                  |                3 |              8 |         2.67 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_1[0]                                                                                                         |                                                                  |                3 |              8 |         2.67 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_sel_reg[3]_0[3]                                                                                                         |                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector0_address_storage[7]_i_1_n_0                                                                                     |                                                                  |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                     |                                                                  |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/soccontroller_scratch_storage[7]_i_1_n_0                                                                                            | ddr2/ldc/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/soccontroller_scratch_storage[31]_i_1_n_0                                                                                           | ddr2/ldc/FDPE_3_0                                                |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/soccontroller_scratch_storage[23]_i_1_n_0                                                                                           | ddr2/ldc/FDPE_3_0                                                |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/soccontroller_scratch_storage[15]_i_1_n_0                                                                                           | ddr2/ldc/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/wb_interface/wre_reg_1[0]                                                                                               | clk_gen/rst_core                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/wb_interface/wre_reg_0[0]                                                                                               | clk_gen/rst_core                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/wb_interface/lcr_reg[7]_1[0]                                                                                            | clk_gen/rst_core                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/wb_interface/E[0]                                                                                                       | clk_gen/rst_core                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/block_cnt[7]_i_1_n_0                                                                                               | clk_gen/rst_core                                                 |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/timer_reload_storage[31]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                                |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[7]_i_1_n_0                                                                                      |                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[15]_i_1_n_0                                                                                     |                                                                  |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[23]_i_1_n_0                                                                                     |                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                                                     |                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[7]_i_1_n_0                                                                                      |                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector1_address_storage[7]_i_1_n_0                                                                                     |                                                                  |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                                                     |                                                                  |                3 |              8 |         2.67 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/E[0]                                                             | clk_gen/rst_core                                                 |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[23]_i_1_n_0                                                                                     |                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                     |                                                                  |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/timer_reload_storage[15]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                                |                1 |              8 |         8.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/E[0]                                                             | clk_gen/rst_core                                                 |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/timer_load_storage[7]_i_1_n_0                                                                                                       | ddr2/ldc/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/timer_load_storage[31]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                                |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/read_beat_count[7]_i_2_n_0                                                                                                          | ddr2/ldc/read_beat_count[7]_i_1_n_0                              |                2 |              8 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mcgc_ff/genblock.genblock.dff/genblock.dffs/r_data_en_q2                                                         | clk_gen/o_rst_core_reg_0                                         |                4 |              8 |         2.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/E[0]                                                             | clk_gen/rst_core                                                 |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/litedramcore_litedramcore_dat_w_next_value_ce0                                                                                      |                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/timer_reload_storage[23]_i_1_n_0                                                                                                    | ddr2/ldc/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/grant_reg_0                                                                                                                         | ddr2/ldc/write_beat_count[7]_i_1_n_0                             |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/timer_load_storage[23]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/timer_load_storage[15]_i_1_n_0                                                                                                      | ddr2/ldc/FDPE_3_0                                                |                3 |              8 |         2.67 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/transmitter/bit_counter[2]_i_1_n_0                                                                                 | clk_gen/rst_core                                                 |                2 |              9 |         4.50 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[1]_4                                                               | clk_gen/o_rst_core_reg_0                                         |                3 |              9 |         3.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mtsel_ff/dout_reg[9]                                                                                             | clk_gen/o_rst_core_reg_0                                         |                4 |              9 |         2.25 |
|  clk_core_BUFG              | swervolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/IO_CLK_GRP[0].grp_clken__0                                                                  | clk_gen/o_rst_core_reg_3                                         |                6 |              9 |         1.50 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_15                                                             | clk_gen/o_rst_core_reg_0                                         |                5 |              9 |         1.80 |
|  dtmcs_tck                  | tap/dtmcs_2                                                                                                                                  | tap/dtmcs[40]_i_1_n_0                                            |                6 |              9 |         1.50 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/receiver/fifo_rx/E[0]                                                                                              | clk_gen/rst_core                                                 |                4 |             10 |         2.50 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                     |                                                                  |                2 |             10 |         5.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/sdram_timer_count1[9]_i_1_n_0                           |                3 |             10 |         3.33 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_4                                                                    | clk_gen/o_rst_core_reg_0                                         |                6 |             10 |         1.67 |
|  clk_core_BUFG              | swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]_1                                                                             | clk_gen/o_rst_core_reg_0                                         |                3 |             10 |         3.33 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/receiver/rf_data_in[10]_i_1_n_0                                                                                    | clk_gen/rst_core                                                 |                3 |             11 |         3.67 |
|  clk_core_BUFG              | swervolf/spi/rfwe_reg_n_0                                                                                                                    |                                                                  |                2 |             12 |         6.00 |
|  clk_core_BUFG              | swervolf/spi/treg[7]_i_1_n_0                                                                                                                 | clk_gen/o_rst_core_reg_1[0]                                      |                2 |             12 |         6.00 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/tf_push_reg_n_0                                                                                                    |                                                                  |                2 |             12 |         6.00 |
|  clk_core_BUFG              | swervolf/spi2/rfwe_reg_n_0                                                                                                                   |                                                                  |                2 |             12 |         6.00 |
|  clk_core_BUFG              | swervolf/spi2/treg[7]_i_1__0_n_0                                                                                                             | clk_gen/SR[0]                                                    |                2 |             12 |         6.00 |
|  clk_wiz_inst/inst/clk_out1 |                                                                                                                                              | swervolf/vga/vga_dtg/pixel_column[0]_i_1_n_0                     |                3 |             12 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[20]_2                                                              | clk_gen/o_rst_core_reg_0                                         |                7 |             12 |         1.71 |
|  clk_core_BUFG              | swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                               |                                                                  |                2 |             12 |         6.00 |
|  clk_wiz_inst/inst/clk_out1 | swervolf/vga/vga_dtg/pixel_column[0]_i_1_n_0                                                                                                 | swervolf/vga/vga_dtg/pixel_row0                                  |                3 |             12 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/write_beat_offset                                                                                                                   | ddr2/ldc/FDPE_3_0                                                |                3 |             12 |         4.00 |
|  clk_core_BUFG              | swervolf/axi2wb/wfwe                                                                                                                         |                                                                  |                2 |             12 |         6.00 |
|  clk_core_BUFG              | swervolf/axi2wb/wfwe_3                                                                                                                       |                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_0                                                                                                |                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_1                                                                                                |                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2                                                                                                |                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_3                                                                                                |                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4                                                                                                |                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_5                                                                                                |                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_0                                                                                               |                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_1                                                                                               |                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/read_beat_offset                                                                                                                    | ddr2/ldc/FDPE_3_0                                                |                3 |             12 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine7_row_open                                                                                                         | ddr2/ldc/FDPE_3_0                                                |                5 |             13 |         2.60 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine6_row_col_n_addr_sel                                                                                               | ddr2/ldc/FDPE_3_0                                                |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine5_row_open                                                                                                         | ddr2/ldc/FDPE_3_0                                                |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/state/litedramcore_litedramcore_adr_next_value_ce1                                                                  | ddr2/ldc/FSM_onehot_litedramcore_state_reg_n_0_[1]               |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine4_row[12]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                                |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine3_row_open                                                                                                         | ddr2/ldc/FDPE_3_0                                                |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine2_row_col_n_addr_sel                                                                                               | ddr2/ldc/FDPE_3_0                                                |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine0_row[12]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                                |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine1_row[12]_i_1_n_0                                                                                                  | ddr2/ldc/FDPE_3_0                                                |                3 |             13 |         4.33 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[4]                                               | clk_gen/o_rst_core_reg_3                                         |                7 |             15 |         2.14 |
|  clk_core_BUFG              | tap/wren_reg[1]_0                                                                                                                            | clk_gen/o_rst_core_reg_2                                         |                6 |             15 |         2.50 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_mff/dout_reg[2]_1                                                                            | clk_gen/o_rst_core_reg_3                                         |                8 |             16 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[1]_1                                                                            | clk_gen/o_rst_core_reg_2                                         |                5 |             16 |         3.20 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                           |                                                                  |                2 |             16 |         8.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                     | clk_gen/rst_core                                                 |                3 |             17 |         5.67 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                     | clk_gen/rst_core                                                 |                6 |             17 |         2.83 |
|  clk_core_BUFG              | tap/dmi_reg_en                                                                                                                               | clk_gen/o_rst_core_reg_2                                         |               12 |             18 |         1.50 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_adr[15]_i_1_n_0                                                                                                         | clk_gen/rst_core                                                 |                5 |             19 |         3.80 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                     | clk_gen/rst_core                                                 |                5 |             19 |         3.80 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                     | clk_gen/rst_core                                                 |                4 |             19 |         4.75 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[6]_2                                                               | clk_gen/o_rst_core_reg_0                                         |               12 |             19 |         1.58 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/mem_if/litedramcore_count_reg_15_sn_1                                                                               | ddr2/ldc/serv_rf_top/cpu/state/FDPE_3                            |                5 |             20 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/en                                                                               | clk_gen/o_rst_core_reg_0                                         |                5 |             20 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/state/en_pc_r0                                                                                                      | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_0                    |                5 |             21 |         4.20 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[9]_7                                                               | clk_gen/o_rst_core_reg_0                                         |               15 |             22 |         1.47 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine1_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                                |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                                |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine6_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                                |                6 |             23 |         3.83 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine0_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                                |                8 |             23 |         2.88 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                                |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine2_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                                |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine3_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                                |                9 |             23 |         2.56 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_ready                                                                                            | ddr2/ldc/FDPE_3_0                                                |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/a7ddrphy_bitslip8_value10                                                                                                           | ddr2/ldc/a7ddrphy_bitslip15_value1                               |               10 |             24 |         2.40 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/a7ddrphy_bitslip0_value30                                                                                                           | ddr2/ldc/a7ddrphy_bitslip7_value1                                |               10 |             24 |         2.40 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/minstretl_aff/genblock.genblock.dff/genblock.dffs/en049_out                                                      | clk_gen/o_rst_core_reg_0                                         |                7 |             24 |         3.43 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mcyclel_aff/genblock.genblock.dff/genblock.dffs/en053_out                                                        | clk_gen/o_rst_core_reg_0                                         |               15 |             24 |         1.60 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_1[0]                                                                                             |                                                                  |                5 |             26 |         5.20 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                               | clk_gen/rst_core                                                 |                8 |             27 |         3.38 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                               | clk_gen/rst_core                                                 |                5 |             27 |         5.40 |
|  dmi_tck                    | tap/dmi_0                                                                                                                                    | tap/dmi[31]_i_1_n_0                                              |                8 |             28 |         3.50 |
|  clk_core_BUFG              | swervolf/rvtop/mem/dout_reg[0]_0                                                                                                             | clk_gen/o_rst_core_reg_0                                         |                5 |             28 |         5.60 |
|  clk_core_BUFG              | swervolf/rvtop/mem/dout_reg[0]                                                                                                               | clk_gen/o_rst_core_reg_0                                         |                5 |             28 |         5.60 |
|  clk_core_BUFG              | swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[1].ECC0.size_256.WAYS.wrptr_ff/genblock.dffs/dout_reg[0]_0                     | clk_gen/o_rst_core_reg_0                                         |                5 |             28 |         5.60 |
|  clk_core_BUFG              | swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.wrptr_ff/genblock.dffs/dout_reg[0]_0                     | clk_gen/o_rst_core_reg_0                                         |                4 |             28 |         7.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_mff/dout_reg[4]_1                                                                            | clk_gen/o_rst_core_reg_3                                         |                9 |             29 |         3.22 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[4]                                                                | clk_gen/o_rst_core_reg_3                                         |                8 |             29 |         3.62 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/a7ddrphy_bitslip1_value00                                                                                                           | ddr2/ldc/a7ddrphy_bitslip1_value1[2]_i_1_n_0                     |               15 |             30 |         2.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/a7ddrphy_bitslip0_value00                                                                                                           | ddr2/ldc/a7ddrphy_bitslip0_value1[2]_i_1_n_0                     |               15 |             30 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/en0                                            | clk_gen/o_rst_core_reg_0                                         |                8 |             30 |         3.75 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/en020_out                                                                                                            | clk_gen/o_rst_core_reg_0                                         |               17 |             31 |         1.82 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/en017_out                                                                   | clk_gen/o_rst_core_reg_0                                         |               20 |             31 |         1.55 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/wr_mtvec_r                                                                  | clk_gen/o_rst_core_reg_0                                         |               13 |             31 |         2.38 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/p_694_in                                                                       | clk_gen/o_rst_core_reg_0                                         |                9 |             31 |         3.44 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3_0[0]                                                             | clk_gen/o_rst_core_reg_0                                         |               10 |             31 |         3.10 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mpvhalt_ff/genblock.dff/genblock.dffs/en018_out                                                                  | clk_gen/o_rst_core_reg_0                                         |               16 |             31 |         1.94 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[31]                                                               | clk_gen/o_rst_core_reg_0                                         |               10 |             32 |         3.20 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/buf_data_en[0]                                            | clk_gen/o_rst_core_reg_3                                         |               31 |             32 |         1.03 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_state_ff/genblock.dffs/buf_data_en[0]                                            | clk_gen/o_rst_core_reg_3                                         |               26 |             32 |         1.23 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mtsel_ff/wr_mtdata2_t3_r                                                                                         | clk_gen/o_rst_core_reg_0                                         |               10 |             32 |         3.20 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[15]                                                               | clk_gen/o_rst_core_reg_0                                         |               17 |             32 |         1.88 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[16]                                                               | clk_gen/o_rst_core_reg_0                                         |               27 |             32 |         1.19 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mtsel_ff/wr_mtdata2_t2_r                                                                                         | clk_gen/o_rst_core_reg_0                                         |               11 |             32 |         2.91 |
|  dtmcs_tck                  | tap/dtmcs_2                                                                                                                                  |                                                                  |                6 |             32 |         5.33 |
|  swervolfn_0_31030_BUFG     | swervolf/timer_ptc/rptc_hrc[31]_i_1_n_0                                                                                                      | clk_gen/rst_core                                                 |               15 |             32 |         2.13 |
|  timer_ptc/cntr_clk         | swervolf/timer_ptc/rptc_cntr[31]_i_1_n_0                                                                                                     | clk_gen/rst_core                                                 |               10 |             32 |         3.20 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mtsel_ff/wr_mtdata2_t1_r                                                                                         | clk_gen/o_rst_core_reg_0                                         |               15 |             32 |         2.13 |
|  timer_ptc/lrc_clk          | swervolf/timer_ptc/rptc_lrc[31]_i_1_n_0                                                                                                      | clk_gen/rst_core                                                 |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/uart_phy_rx_clkphase[31]_i_1_n_0                        |                8 |             32 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[17]                                                               | clk_gen/o_rst_core_reg_0                                         |               14 |             32 |         2.29 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mtsel_ff/wr_mtdata2_t0_r                                                                                         | clk_gen/o_rst_core_reg_0                                         |               12 |             32 |         2.67 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[24]                                                               | clk_gen/o_rst_core_reg_0                                         |               20 |             32 |         1.60 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[18]                                                               | clk_gen/o_rst_core_reg_0                                         |               24 |             32 |         1.33 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[30]                                                               | clk_gen/o_rst_core_reg_0                                         |               22 |             32 |         1.45 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[29]                                                               | clk_gen/o_rst_core_reg_0                                         |               15 |             32 |         2.13 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[19]                                                               | clk_gen/o_rst_core_reg_0                                         |               18 |             32 |         1.78 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[20]                                                               | clk_gen/o_rst_core_reg_0                                         |               26 |             32 |         1.23 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[21]                                                               | clk_gen/o_rst_core_reg_0                                         |               16 |             32 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[22]                                                               | clk_gen/o_rst_core_reg_0                                         |               23 |             32 |         1.39 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[28]                                                               | clk_gen/o_rst_core_reg_0                                         |               23 |             32 |         1.39 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[27]                                                               | clk_gen/o_rst_core_reg_0                                         |               18 |             32 |         1.78 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[26]                                                               | clk_gen/o_rst_core_reg_0                                         |               19 |             32 |         1.68 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[25]                                                               | clk_gen/o_rst_core_reg_0                                         |               19 |             32 |         1.68 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[23]                                                               | clk_gen/o_rst_core_reg_0                                         |               21 |             32 |         1.52 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_4[0]                                                                                             | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                              |               10 |             32 |         3.20 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/en098_out                                                                   | clk_gen/o_rst_core_reg_0                                         |               13 |             32 |         2.46 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/en099_out                                                                      | clk_gen/o_rst_core_reg_0                                         |               12 |             32 |         2.67 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/en0                                                                        | clk_gen/o_rst_core_reg_0                                         |               22 |             32 |         1.45 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/en0101_out                                                                 | clk_gen/o_rst_core_reg_0                                         |               15 |             32 |         2.13 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/en022_out                                                                  | clk_gen/o_rst_core_reg_0                                         |                7 |             32 |         4.57 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/en023_out                                                                  | clk_gen/o_rst_core_reg_0                                         |               12 |             32 |         2.67 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/int_timers/wr_mitb1_r                                                                                                | clk_gen/o_rst_core_reg_0                                         |               12 |             32 |         2.67 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/x_data_en_q1                                                               | clk_gen/o_rst_core_reg_0                                         |               12 |             32 |         2.67 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/rs_push                                        | clk_gen/o_rst_core_reg_0                                         |               10 |             32 |         3.20 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/state/o_lsb_reg[1]_0[0]                                                                                             |                                                                  |               11 |             32 |         2.91 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dec_ctl_en[0]                                                              | clk_gen/o_rst_core_reg_0                                         |               16 |             32 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/i___195_n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                         |               12 |             32 |         2.67 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mpvhalt_ff/genblock.dff/genblock.dffs/mdseac_en                                                                  | clk_gen/o_rst_core_reg_0                                         |               32 |             32 |         1.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/i___122_n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                         |               28 |             32 |         1.14 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/i___102_n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                         |               18 |             32 |         1.78 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mfdht_ff/genblock.dffs/dout_reg[0]_1                                                                             | clk_gen/o_rst_core_reg_0                                         |               16 |             32 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_state_ff/genblock.dffs/buf_data_en[0]                                            | clk_gen/o_rst_core_reg_3                                         |               28 |             32 |         1.14 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/dcsr_ff/genblock.genblock.dff/genblock.dffs/en014_out                                                            | clk_gen/o_rst_core_reg_0                                         |               17 |             32 |         1.88 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mhpme6_ff/genblock.genblock.dff/genblock.dffs/mhpmc6h_wr_en                                                      | clk_gen/o_rst_core_reg_0                                         |               13 |             32 |         2.46 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mhpme6_ff/genblock.genblock.dff/genblock.dffs/mhpmc6_wr_en                                                       | clk_gen/o_rst_core_reg_0                                         |               17 |             32 |         1.88 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/rsenable_0                                     | clk_gen/o_rst_core_reg_0                                         |               19 |             32 |         1.68 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en                                                      | clk_gen/o_rst_core_reg_0                                         |               15 |             32 |         2.13 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/mhpmc5_wr_en                                                       | clk_gen/o_rst_core_reg_0                                         |               13 |             32 |         2.46 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mhpme4_ff/genblock.genblock.dff/genblock.dffs/mhpmc4h_wr_en                                                      | clk_gen/o_rst_core_reg_0                                         |               14 |             32 |         2.29 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mhpme4_ff/genblock.genblock.dff/genblock.dffs/mhpmc4_wr_en                                                       | clk_gen/o_rst_core_reg_0                                         |               16 |             32 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mhpme3_ff/genblock.genblock.dff/genblock.dffs/mhpmc3h_wr_en                                                      | clk_gen/o_rst_core_reg_0                                         |               13 |             32 |         2.46 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mhpme3_ff/genblock.genblock.dff/genblock.dffs/mhpmc3_wr_en                                                       | clk_gen/o_rst_core_reg_0                                         |               12 |             32 |         2.67 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mcgc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[4]_0                                                        | clk_gen/o_rst_core_reg_3                                         |               16 |             32 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/mem_ctl/misc1_ff/genblock.dff/genblock.dffs/en024_out                                                                | clk_gen/o_rst_core_reg_0                                         |               16 |             32 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/mem_ctl/misc1_ff/genblock.dff/genblock.dffs/en025_out                                                                | clk_gen/o_rst_core_reg_0                                         |               10 |             32 |         3.20 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/decode/o_cnt_en_reg[0]                                                                                              |                                                                  |                9 |             32 |         3.56 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[0].buf_state_ff/genblock.dffs/buf_data_en[0]                                            | clk_gen/o_rst_core_reg_3                                         |               27 |             32 |         1.19 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[14]                                                               | clk_gen/o_rst_core_reg_0                                         |               21 |             32 |         1.52 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                                  |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG              | swervolf/axi2wb/wb_rdt_low                                                                                                                   | clk_gen/rst_core                                                 |                7 |             32 |         4.57 |
|  clk_core_BUFG              | swervolf/axi2wb/rgpio_ctrl_reg[0][0]                                                                                                         | clk_gen/rst_core                                                 |               12 |             32 |         2.67 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_dat[31]_i_1_n_0                                                                                                         |                                                                  |               32 |             32 |         1.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_adr_reg[2]_rep_1                                                                                                        | clk_gen/rst_core                                                 |               11 |             32 |         2.91 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_adr_reg[5]_0[0]                                                                                                         | clk_gen/rst_core                                                 |                9 |             32 |         3.56 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_adr_reg[4]_rep__0_2[0]                                                                                                  | clk_gen/rst_core                                                 |                7 |             32 |         4.57 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_4[0]                                                                                                  | clk_gen/rst_core                                                 |                8 |             32 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/a_enable                                                           | clk_gen/o_rst_core_reg_0                                         |               22 |             32 |         1.45 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_3[0]                                                                                                  | clk_gen/rst_core                                                 |                9 |             32 |         3.56 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_2[0]                                                                                                  | clk_gen/rst_core                                                 |               10 |             32 |         3.20 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                                  |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                                  |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                                  |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/soccontroller_bus_errors                                                                                                            | ddr2/ldc/FDPE_3_0                                                |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/timer_update_value_re                                                                                                               | ddr2/ldc/FDPE_3_0                                                |                6 |             32 |         5.33 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_adr_reg[3]_0[0]                                                                                                         |                                                                  |               19 |             32 |         1.68 |
|  clk_core_BUFG              | swervolf/axi2wb/o_wb_adr_reg[3]_rep__0_1[0]                                                                                                  | clk_gen/rst_core                                                 |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[13]                                                               | clk_gen/o_rst_core_reg_0                                         |               25 |             32 |         1.28 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[12]                                                               | clk_gen/o_rst_core_reg_0                                         |               14 |             32 |         2.29 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[11]                                                               | clk_gen/o_rst_core_reg_0                                         |               26 |             32 |         1.23 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[9]                                                                | clk_gen/o_rst_core_reg_0                                         |               28 |             32 |         1.14 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[8]                                                                | clk_gen/o_rst_core_reg_0                                         |               15 |             32 |         2.13 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[10]                                                               | clk_gen/o_rst_core_reg_0                                         |               15 |             32 |         2.13 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[7]                                                                | clk_gen/o_rst_core_reg_0                                         |               18 |             32 |         1.78 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[6]                                                                | clk_gen/o_rst_core_reg_0                                         |               17 |             32 |         1.88 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[5]                                                                | clk_gen/o_rst_core_reg_0                                         |               28 |             32 |         1.14 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[4]                                                                | clk_gen/o_rst_core_reg_0                                         |               15 |             32 |         2.13 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[3]                                                                | clk_gen/o_rst_core_reg_0                                         |               22 |             32 |         1.45 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[2]                                                                | clk_gen/o_rst_core_reg_0                                         |               17 |             32 |         1.88 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[1]                                                                | clk_gen/o_rst_core_reg_0                                         |               20 |             32 |         1.60 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/wr_mitb0_r                                                                  | clk_gen/o_rst_core_reg_0                                         |               10 |             32 |         3.20 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                |                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/en07_out                                                                    | clk_gen/o_rst_core_reg_0                                         |               16 |             32 |         2.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/wr_mrac_r                                                                   | clk_gen/o_rst_core_reg_0                                         |               19 |             32 |         1.68 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/wr_mscratch_r                                                               | clk_gen/o_rst_core_reg_0                                         |               22 |             32 |         1.45 |
|  clk_core_BUFG              | swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/b_enable                               | clk_gen/o_rst_core_reg_0                                         |               22 |             33 |         1.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                               | clk_gen/rst_core                                                 |                8 |             33 |         4.12 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                               | clk_gen/rst_core                                                 |                9 |             33 |         3.67 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                               | clk_gen/rst_core                                                 |                7 |             33 |         4.71 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                               | clk_gen/rst_core                                                 |                6 |             33 |         5.50 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                               | clk_gen/rst_core                                                 |               10 |             34 |         3.40 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                               | clk_gen/rst_core                                                 |               14 |             34 |         2.43 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                               | clk_gen/rst_core                                                 |                8 |             34 |         4.25 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                               | clk_gen/rst_core                                                 |               12 |             34 |         2.83 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                     | clk_gen/rst_core                                                 |               14 |             35 |         2.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/gen_spill_reg.a_full_q_reg[0]                                                      |                                                                  |                6 |             35 |         5.83 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/write_aw_buffer_source_valid_reg_1[0]                                                                                               | ddr2/ldc/FDPE_3_0                                                |               10 |             35 |         3.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/wptr_q_reg[0]_0[0]                                                                 | clk_gen/rst_core                                                 |                9 |             35 |         3.89 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/E[0]                                                                               |                                                                  |                7 |             35 |         5.00 |
|  clk_core_BUFG              | swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                     | clk_gen/rst_core                                                 |               10 |             36 |         3.60 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/E[0]                                                                               |                                                                  |                6 |             36 |         6.00 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/gen_spill_reg.a_full_q_reg[0]                                                      |                                                                  |                8 |             36 |         4.50 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/wptr_q_reg[0]_0[0]                                                                 | clk_gen/rst_core                                                 |               10 |             36 |         3.60 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/read_ar_buffer_source_valid_reg_1[0]                                                                                                | ddr2/ldc/FDPE_3_0                                                |                6 |             36 |         6.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[3]_10                                                                               | clk_gen/o_rst_core_reg_3                                         |               13 |             36 |         2.77 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2                                                      | clk_gen/o_rst_core_reg_3                                         |               15 |             36 |         2.40 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/mem\\.aw_ready                                                                                                                      | ddr2/ldc/FDPE_3_0                                                |                6 |             36 |         6.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_6                                                      | clk_gen/o_rst_core_reg_3                                         |               19 |             36 |         1.89 |
|  ddr2/ldc/BUFG_1_0          | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/E[0]                                                                                 | ddr2/ldc/FDPE_3_0                                                |               10 |             37 |         3.70 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/mem\\.ar_ready                                                                                                                      | ddr2/ldc/FDPE_3_0                                                |                5 |             37 |         7.40 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]_22                                                     | clk_gen/o_rst_core_reg_0                                         |               16 |             37 |         2.31 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/x_data_en_q2                                                               | clk_gen/o_rst_core_reg_0                                         |               22 |             38 |         1.73 |
|  ddr2/ldc/BUFG_1_0          | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/E[0]                                                                                 | ddr2/ldc/FDPE_3_0                                                |               11 |             38 |         3.45 |
|  clk_core_BUFG              | swervolf/rvtop/mem/i___23_n_0                                                                                                                | clk_gen/o_rst_core_reg_0                                         |               30 |             39 |         1.30 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/dec_ctl_en[0]                                                                                                        | clk_gen/o_rst_core_reg_0                                         |               24 |             39 |         1.62 |
|  clk_core_BUFG              | swervolf/rvtop/mem/i___22_n_0                                                                                                                | clk_gen/o_rst_core_reg_0                                         |               29 |             39 |         1.34 |
|  dtmcs_tck                  | tap/dtmcs_r1                                                                                                                                 |                                                                  |               10 |             39 |         3.90 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/serv_rf_top/cpu/decode/tag_port_we                                                                                                  |                                                                  |                5 |             40 |         8.00 |
|  clk_core_BUFG              | swervolf/rvtop/mem/i___312_n_0                                                                                                               |                                                                  |               14 |             44 |         3.14 |
|  clk_core_BUFG              | swervolf/rvtop/mem/p_0_in_1                                                                                                                  |                                                                  |               12 |             44 |         3.67 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/stbuf/RdPtrff/genblock.dffs/dout_reg[0]_7                                                                            | clk_gen/o_rst_core_reg_3                                         |               24 |             44 |         1.83 |
|  clk_core_BUFG              | swervolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].write_bypass_ff/dout_reg[0]_0                                 | clk_gen/o_rst_core_reg_0                                         |               12 |             44 |         3.67 |
|  clk_core_BUFG              | swervolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[0].write_bypass_ff/dout_reg[0]_0                                 | clk_gen/o_rst_core_reg_0                                         |               11 |             44 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/stbuf/RdPtrff/genblock.dffs/dout_reg[0]_9                                                                            | clk_gen/o_rst_core_reg_3                                         |               30 |             44 |         1.47 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/stbuf/RdPtrff/genblock.dffs/dout_reg[1]_4                                                                            | clk_gen/o_rst_core_reg_3                                         |               27 |             44 |         1.63 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/stbuf/RdPtrff/genblock.dffs/dout_reg[1]_5                                                                            | clk_gen/o_rst_core_reg_3                                         |               25 |             44 |         1.76 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_state_ff/genblock.dffs/dout_reg[1]_1                                             | clk_gen/o_rst_core_reg_3                                         |               24 |             47 |         1.96 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[0].buf_state_ff/genblock.dffs/dout_reg[2]_0                                             | clk_gen/o_rst_core_reg_3                                         |               23 |             47 |         2.04 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/buf_wr_en[0]                                              | clk_gen/o_rst_core_reg_3                                         |               23 |             47 |         2.04 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_state_ff/genblock.dffs/dout_reg[1]_0                                             | clk_gen/o_rst_core_reg_3                                         |               25 |             47 |         1.88 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_7                                                | clk_gen/o_rst_core_reg_0                                         |               17 |             47 |         2.76 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_6                                                | clk_gen/o_rst_core_reg_0                                         |               16 |             47 |         2.94 |
|  clk_core_BUFG              | swervolf/rvtop/veer/exu/i_x_ff/genblock.genblock.dff/genblock.dffs/fa.wr0_en_4                                                               | clk_gen/o_rst_core_reg_0                                         |               20 |             47 |         2.35 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_3                                                | clk_gen/o_rst_core_reg_0                                         |               16 |             47 |         2.94 |
|  clk_core_BUFG              | swervolf/rvtop/veer/exu/i_x_ff/genblock.genblock.dff/genblock.dffs/fa.wr0_en_5                                                               | clk_gen/o_rst_core_reg_0                                         |               14 |             47 |         3.36 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_0                                                | clk_gen/o_rst_core_reg_0                                         |               17 |             47 |         2.76 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_2                                                | clk_gen/o_rst_core_reg_0                                         |               18 |             47 |         2.61 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_1                                                | clk_gen/o_rst_core_reg_0                                         |               13 |             47 |         3.62 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/iccm_ecc_write_status                                                     | clk_gen/o_rst_core_reg_0                                         |               22 |             49 |         2.23 |
|  clk_core_BUFG              |                                                                                                                                              |                                                                  |               24 |             54 |         2.25 |
|  clk_core_BUFG              | swervolf/axi2wb/write_fill_data_7                                                                                                            | clk_gen/o_rst_core_reg_0                                         |               25 |             64 |         2.56 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/en01_out                                                                                     | clk_gen/o_rst_core_reg_3                                         |               36 |             64 |         1.78 |
|  clk_core_BUFG              | swervolf/axi2wb/write_fill_data_5                                                                                                            | clk_gen/o_rst_core_reg_0                                         |               20 |             64 |         3.20 |
|  ddr2/ldc/BUFG_1_0          | ddr2/ldc/sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                                                                      | ddr2/ldc/FDPE_3_0                                                |               18 |             64 |         3.56 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_5                                                      | clk_gen/o_rst_core_reg_3                                         |               36 |             64 |         1.78 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/o_rid_reg[0]_2                                                                                                       | clk_gen/o_rst_core_reg_0                                         |               15 |             64 |         4.27 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/o_rid_reg[0]_1                                                                                                       | clk_gen/o_rst_core_reg_0                                         |               31 |             64 |         2.06 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/o_rid_reg[0]_0                                                                                                       | clk_gen/o_rst_core_reg_0                                         |               16 |             64 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/o_rid_reg[0]                                                                                                         | clk_gen/o_rst_core_reg_0                                         |               34 |             64 |         1.88 |
|  clk_core_BUFG              | swervolf/axi2wb/write_fill_data_1                                                                                                            | clk_gen/o_rst_core_reg_0                                         |               13 |             64 |         4.92 |
|  clk_core_BUFG              | swervolf/axi2wb/write_fill_data_3                                                                                                            | clk_gen/o_rst_core_reg_0                                         |               23 |             64 |         2.78 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_1                                                      | clk_gen/o_rst_core_reg_3                                         |               34 |             64 |         1.88 |
|  clk_core_BUFG              | swervolf/axi2wb/o_rdata[63]_i_1_n_0                                                                                                          |                                                                  |               21 |             64 |         3.05 |
|  clk_core_BUFG              | swervolf/axi2wb/ifu_rvalid                                                                                                                   | clk_gen/o_rst_core_reg_0                                         |               22 |             64 |         2.91 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.dma_misc_bits/genblock.dff/genblock.dffs/dout_reg[3]_0[0]                                       | clk_gen/o_rst_core_reg_0                                         |               16 |             64 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]_3                         | clk_gen/o_rst_core_reg_0                                         |               42 |             65 |         1.55 |
|  clk_core_BUFG              | swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[0]_0                                                   | clk_gen/o_rst_core_reg_0                                         |               20 |             68 |         3.40 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                  | clk_gen/rst_core                                                 |               52 |             71 |         1.37 |
|  ddr2/ldc/BUFG_1_0          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/E[0]                                                                                |                                                                  |               14 |             71 |         5.07 |
|  ddr2/ldc/BUFG_1_0          | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                   |                                                                  |               14 |             71 |         5.07 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                   |                                                                  |               18 |             73 |         4.06 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/E[0]                                                                                |                                                                  |               16 |             73 |         4.56 |
|  ddr2/ldc/BUFG_1_0          | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                  | ddr2/ldc/FDPE_3_0                                                |               18 |             73 |         4.06 |
|  clk_core_BUFG              | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/E[0]                                                                                  | clk_gen/rst_core                                                 |               26 |             73 |         2.81 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[0]_rep__1_0                                                                         | clk_gen/o_rst_core_reg_3                                         |               45 |             74 |         1.64 |
|  ddr2/ldc/BUFG_1_0          | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/E[0]                                                                                  | ddr2/ldc/FDPE_3_0                                                |               24 |             75 |         3.12 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/ecc/L2U_Plus1_0.ldst_sec_hi_rff/dout_reg[4]                                                                          | clk_gen/o_rst_core_reg_3                                         |               51 |             88 |         1.73 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mcgc_ff/genblock.genblock.dff/genblock.dffs/dec_data_en[0]                                                       | clk_gen/o_rst_core_reg_0                                         |               26 |             93 |         3.58 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/fetch_bf_f_c1_clken                                               | clk_gen/o_rst_core_reg_0                                         |               22 |             93 |         4.23 |
|  clk_core_BUFG              | swervolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_ageff/obuf_wr_en                                                                 | clk_gen/o_rst_core_reg_3                                         |               59 |             96 |         1.63 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dec_data_en[0]                                                             | clk_gen/o_rst_core_reg_0                                         |               39 |             98 |         2.51 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/mul_p[valid]                                                                                                         | clk_gen/o_rst_core_reg_0                                         |               48 |            100 |         2.08 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[6]_0                                                                                          | clk_gen/o_rst_core_reg_0                                         |               56 |            134 |         2.39 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/i___143_n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                         |               55 |            134 |         2.44 |
|  clk_core_BUFG              | swervolf/rvtop/veer/ifu/i___142_n_0                                                                                                          | clk_gen/o_rst_core_reg_0                                         |               56 |            134 |         2.39 |
|  clk_core_BUFG              | swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].write_bypass_ff/write_bypass_en_ff[0]_0        | clk_gen/o_rst_core_reg_0                                         |               58 |            136 |         2.34 |
|  clk_core_BUFG              | swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].write_bypass_ff/write_bypass_en_ff[0]_1        | clk_gen/o_rst_core_reg_0                                         |               50 |            136 |         2.72 |
|  clk_core_BUFG              | swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[1].ECC0.size_256.WAYS.BYPASS[0].write_bypass_ff/write_bypass_en_ff[1]_0        | clk_gen/o_rst_core_reg_0                                         |               48 |            136 |         2.83 |
|  clk_core_BUFG              | swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[1].ECC0.size_256.WAYS.BYPASS[1].write_bypass_ff/write_bypass_en_ff[1]_1        | clk_gen/o_rst_core_reg_0                                         |               56 |            136 |         2.43 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0[0]                                                 |                                                                  |               52 |            136 |         2.62 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/E[0]                                                             |                                                                  |               52 |            136 |         2.62 |
|  clk_core_BUFG              |                                                                                                                                              | clk_gen/o_rst_core_reg_2                                         |               87 |            195 |         2.24 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                |               92 |            231 |         2.51 |
|  clk_core_BUFG              |                                                                                                                                              | clk_gen/o_rst_core_reg_3                                         |              249 |            458 |         1.84 |
|  ddr2/ldc/BUFG_1_0          |                                                                                                                                              |                                                                  |              150 |            470 |         3.13 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/p_0_in                                                           |                                                                  |              136 |            544 |         4.00 |
|  clk_core_BUFG              | swervolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/p_0_in__0                                                        |                                                                  |              136 |            544 |         4.00 |
|  clk_core_BUFG              |                                                                                                                                              | clk_gen/rst_core                                                 |              253 |            721 |         2.85 |
|  clk_core_BUFG              |                                                                                                                                              | clk_gen/o_rst_core_reg_0                                         |              389 |            793 |         2.04 |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+


