# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/tx_fifo/sim/tx_fifo.v" \
"../../../../project_1.gen/sources_1/ip/rx_fifo/sim/rx_fifo.v" \
"../../../../project_1.srcs/sources_1/new/ftdi_synchronous_245.v" \
"../../../../project_1.srcs/sim_1/new/TB_ftdi_synchronous_245.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
