#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 18 18:46:48 2021
# Process ID: 11776
# Current directory: C:/Users/maxim.meltsin/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15444
# Log file: C:/Users/maxim.meltsin/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/maxim.meltsin/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/LiME-SwerVolf/LiME-SwerVolf.xpr
INFO: [Project 1-313] Project file moved from 'Z:/Projects/ASIC2/LiME-SwerVolf' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 827.582 ; gain = 201.613
archive_project Z:/LiME_SwerVolf/Vivado/LiME-SwerVolf.xpr.zip -temp_dir Z:/temp -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'Z:/temp' for archiving project
INFO: [Project 1-313] Project file moved from 'Z:/Projects/ASIC2/LiME-SwerVolf' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
ERROR: [Coretcl 2-229] (archive_project): Project save_as failed due to the previous error(s).
archive_project Z:/LiME-SwerVolf.xpr.zip -temp_dir C:/Users/maxim.meltsin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11776-CL-MDS31404 -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/maxim.meltsin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11776-CL-MDS31404' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/maxim.meltsin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11776-CL-MDS31404/PrjAr/_X_'.
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: C:/Users/maxim.meltsin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11776-CL-MDS31404/PrjAr/_X_/LiME-SwerVolf.cache/compile_simlib/modelsim/lte_3gpp_channel_estimator_v2_0_15/.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_15.lte_3gpp_channel_estimator_v2_0_15.nt64.cmd
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [Coretcl 2-229] (archive_project): Project save_as failed due to the previous error(s).
archive_project Z:/LiME-SwerVolf.xpr.zip -temp_dir Z:/temp -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'Z:/temp' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'sys_clk_mmcm_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'sys_clk_mmcm_synth_1'...
WARNING: [Coretcl 2-105] Run 'riscv_local_ram_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'riscv_local_ram_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'sys_clk_mmcm_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'riscv_local_ram_impl_1'...
INFO: [filemgmt 56-200] Setting project included file 'Z:/temp/PrjAr/_X_/LiME-SwerVolf.srcs/sources_1/imports/swervolf_0.7.3/src/uart16550_1.5.5-r1/rtl/verilog/uart_defines.v' to type 'Verilog Header'.
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'riscv_local_ram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'riscv_local_ram'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sys_clk_mmcm'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sys_clk_mmcm'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
