/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  reg [7:0] _03_;
  reg [11:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [19:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [28:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~(celloutsig_0_5z[3] | _00_);
  assign celloutsig_1_10z = ~celloutsig_1_1z;
  assign celloutsig_0_19z = ~_01_;
  assign celloutsig_1_19z = ~((celloutsig_1_18z | celloutsig_1_2z) & (celloutsig_1_17z | celloutsig_1_15z[10]));
  assign celloutsig_1_17z = celloutsig_1_16z | celloutsig_1_7z[4];
  assign celloutsig_0_14z = celloutsig_0_10z ^ in_data[3];
  reg [5:0] _11_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 6'h00;
    else _11_ <= { celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_3z };
  assign { _02_[5:4], _00_, _02_[2], _01_, _02_[0] } = _11_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 8'h00;
    else _03_ <= in_data[82:75];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 12'h000;
    else _04_ <= in_data[93:82];
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } == { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_3z = in_data[127:119] === { in_data[166:160], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_45z = { _03_[5:1], celloutsig_0_23z } >= { _03_[6:0], celloutsig_0_14z, _03_, celloutsig_0_33z };
  assign celloutsig_1_5z = { in_data[130], celloutsig_1_4z, celloutsig_1_2z } >= { in_data[183], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_2z } >= { celloutsig_0_3z[1:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_10z } >= { celloutsig_1_9z[2], celloutsig_1_9z };
  assign celloutsig_0_1z = { in_data[45:24], celloutsig_0_0z } >= in_data[64:42];
  assign celloutsig_0_33z = { celloutsig_0_27z[10:3], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_26z } > { in_data[76:49], celloutsig_0_9z };
  assign celloutsig_0_10z = in_data[64:54] > in_data[86:76];
  assign celloutsig_0_4z = ! { in_data[52:36], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_12z = ! { celloutsig_1_7z[2:1], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_30z = ! celloutsig_0_20z[11:5];
  assign celloutsig_1_2z = { in_data[168:165], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } || { in_data[148:142], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_7z[1], celloutsig_1_3z, celloutsig_1_2z } < { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_9z[9:3], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z } < celloutsig_1_9z[12:0];
  assign celloutsig_0_15z = in_data[54:50] < { celloutsig_0_5z[4:1], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[146:136] != in_data[113:103];
  assign celloutsig_1_13z = { celloutsig_1_9z[16:13], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_7z } != { celloutsig_1_9z[12:0], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_8z[13:3], celloutsig_0_14z } | { celloutsig_0_7z[6:3], celloutsig_0_7z };
  assign celloutsig_0_25z = & { _03_, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[4] & in_data[67];
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[115];
  assign celloutsig_0_26z = celloutsig_0_3z[3] & celloutsig_0_25z;
  assign celloutsig_0_46z = | celloutsig_0_17z[7:2];
  assign celloutsig_0_8z = { in_data[46:24], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z } >> { celloutsig_0_7z[7:2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z } << { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_7z[7:6], celloutsig_0_4z, celloutsig_0_9z, _02_[5:4], _00_, _02_[2], _01_, _02_[0], _02_[5:4], _00_, _02_[2], _01_, _02_[0] } << { in_data[92:88], celloutsig_0_0z, celloutsig_0_14z, _03_, celloutsig_0_15z };
  assign celloutsig_0_3z = { in_data[12:10], celloutsig_0_1z } >>> { in_data[82:80], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } >>> { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_14z[13:4], 1'h1, celloutsig_1_14z[2:0], celloutsig_1_12z } >>> { celloutsig_1_9z[14:1], celloutsig_1_8z };
  assign celloutsig_0_21z = { celloutsig_0_3z[2:0], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_9z } ~^ { in_data[77:74], celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } ~^ { in_data[59:52], celloutsig_0_0z };
  assign celloutsig_0_23z = { _04_[11:8], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_21z } ~^ celloutsig_0_8z[14:3];
  assign celloutsig_0_5z = in_data[31:27] ^ { celloutsig_0_2z[3:0], celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_7z[1:0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z } ^ { in_data[110:100], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_27z = { celloutsig_0_17z[9:1], _03_, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_4z } ^ { _02_[2], _01_, celloutsig_0_14z, _04_, celloutsig_0_5z };
  assign celloutsig_1_16z = ~((celloutsig_1_13z & celloutsig_1_6z) | 1'h1);
  assign celloutsig_0_9z = ~((celloutsig_0_2z[7] & celloutsig_0_6z) | in_data[61]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_2z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign { celloutsig_1_14z[13:6], celloutsig_1_14z[4], celloutsig_1_14z[0], celloutsig_1_14z[5], celloutsig_1_14z[1], celloutsig_1_14z[2] } = { celloutsig_1_9z[16:9], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_9z[8:6], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_6z };
  assign { _02_[3], _02_[1] } = { _00_, _01_ };
  assign celloutsig_1_14z[3] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
