# Floating Point Multiplier

## Description
This project implements a Floating Point Multiplier using Verilog.

## Key Files
- **Modules**:
  - `mult_fp.v`   : Implements a Floating Point Multiplier.
- **Testbenches**:
  - `tb_mult_fp.v`: Testbench for the Floating Point Multiplier.

## How to Use
1. **Simulation**:
   - Use a Verilog simulator (e.g., Vivado) to simulate the testbench.
   - Adjust Radix and Waveform according to format.
2. **Synthesis**:
   - Use a synthesis tool (e.g., Vivado) to synthesize the design.