# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 1
attribute \src "dut.sv:3.1-49.10"
attribute \cells_not_processed 1
module \case_expr_const
  attribute \src "dut.sv:5.16-5.17"
  wire output 1 \a
  attribute \src "dut.sv:5.19-5.20"
  wire output 2 \b
  attribute \src "dut.sv:5.22-5.23"
  wire output 3 \c
  attribute \src "dut.sv:5.25-5.26"
  wire output 4 \d
  attribute \src "dut.sv:5.28-5.29"
  wire output 5 \e
  attribute \src "dut.sv:5.31-5.32"
  wire output 6 \f
  attribute \src "dut.sv:5.34-5.35"
  wire output 7 \g
  attribute \src "dut.sv:5.37-5.38"
  wire output 8 \h
  attribute \src "dut.sv:7.5-48.8"
  process $proc$dut.sv:7$1
    sync always
    sync init
      update \f 1'0
      update \d 1'1
      update \g 1'1
      update \h 1'1
      update \e 1'1
      update \a 1'1
  end
end
