/*
* Autogenerated by i_csrs.pl on Wed Oct 23 06:30:05 2013
* 
* i_csrs.pl Version 1.2 last modified on Wednesday 10/23/13 06:29:45.
*/
#define MISC_OFFSET                                   0x0000000
/*
* Table #6 of 232_MISC_Registers.xml - MISC_CFG_RSA_R2
* RSA helper variable, R-squared, derived from modulus - 2048 bits in 32 
* entries.
*/
#define WFR_MISC_CFG_RSA_R2                           (WFR_MISC + 0x000000000000)
#define WFR_MISC_CFG_RSA_R2_RESETCSR                  0x0000000000000000ull
#define WFR_MISC_CFG_RSA_R2_DATA_SHIFT                0
#define WFR_MISC_CFG_RSA_R2_DATA_MASK                 0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_CFG_RSA_R2_DATA_SMASK                0xFFFFFFFFFFFFFFFFull
/*
* Table #7 of 232_MISC_Registers.xml - MISC_CFG_RSA_SIGNATURE
* RSA signature - 2048 bits in 32 entries.
*/
#define WFR_MISC_CFG_RSA_SIGNATURE                    (WFR_MISC + 0x000000000200)
#define WFR_MISC_CFG_RSA_SIGNATURE_RESETCSR           0x0000000000000000ull
#define WFR_MISC_CFG_RSA_SIGNATURE_DATA_SHIFT         0
#define WFR_MISC_CFG_RSA_SIGNATURE_DATA_MASK          0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_CFG_RSA_SIGNATURE_DATA_SMASK         0xFFFFFFFFFFFFFFFFull
/*
* Table #8 of 232_MISC_Registers.xml - MISC_CFG_RSA_MODULUS
* RSA modulus - 2048 bits in 32 entries.
*/
#define WFR_MISC_CFG_RSA_MODULUS                      (WFR_MISC + 0x000000000400)
#define WFR_MISC_CFG_RSA_MODULUS_RESETCSR             0x0000000000000000ull
#define WFR_MISC_CFG_RSA_MODULUS_DATA_SHIFT           0
#define WFR_MISC_CFG_RSA_MODULUS_DATA_MASK            0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_CFG_RSA_MODULUS_DATA_SMASK           0xFFFFFFFFFFFFFFFFull
/*
* Table #9 of 232_MISC_Registers.xml - MISC_CFG_RSA_CMD
* RSA engine command interface.
*/
#define WFR_MISC_CFG_RSA_CMD                          (WFR_MISC + 0x000000000A08)
#define WFR_MISC_CFG_RSA_CMD_RESETCSR                 0x0000000000000000ull
#define WFR_MISC_CFG_RSA_CMD_CMD_SHIFT                0
#define WFR_MISC_CFG_RSA_CMD_CMD_MASK                 0x3ull
#define WFR_MISC_CFG_RSA_CMD_CMD_SMASK                0x3ull
/*
* Table #10 of 232_MISC_Registers.xml - MISC_CFG_RSA_MU
* RSA helper variable, mu, derived from modulus - 64 bits.
*/
#define WFR_MISC_CFG_RSA_MU                           (WFR_MISC + 0x000000000A10)
#define WFR_MISC_CFG_RSA_MU_RESETCSR                  0x0000000000000000ull
#define WFR_MISC_CFG_RSA_MU_DATA_SHIFT                0
#define WFR_MISC_CFG_RSA_MU_DATA_MASK                 0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_CFG_RSA_MU_DATA_SMASK                0xFFFFFFFFFFFFFFFFull
/*
* Table #11 of 232_MISC_Registers.xml - MISC_CFG_FW_CTRL
* Firmware-related control and status bits.
*/
#define WFR_MISC_CFG_FW_CTRL                          (WFR_MISC + 0x000000001000)
#define WFR_MISC_CFG_FW_CTRL_RESETCSR                 0x0000000000000000ull
#define WFR_MISC_CFG_FW_CTRL_RSA_STATUS_SHIFT         2
#define WFR_MISC_CFG_FW_CTRL_RSA_STATUS_MASK          0x3ull
#define WFR_MISC_CFG_FW_CTRL_RSA_STATUS_SMASK         0xCull
#define WFR_MISC_CFG_FW_CTRL_FW_8051_LOADED_SHIFT     1
#define WFR_MISC_CFG_FW_CTRL_FW_8051_LOADED_MASK      0x1ull
#define WFR_MISC_CFG_FW_CTRL_FW_8051_LOADED_SMASK     0x2ull
#define WFR_MISC_CFG_FW_CTRL_DISABLE_VALIDATION_SHIFT 0
#define WFR_MISC_CFG_FW_CTRL_DISABLE_VALIDATION_MASK  0x1ull
#define WFR_MISC_CFG_FW_CTRL_DISABLE_VALIDATION_SMASK 0x1ull
/*
* Table #12 of 232_MISC_Registers.xml - MISC_STS_8051_DIGEST
* 8051 firmware digest - 256 bits in 4 entries.
*/
#define WFR_MISC_STS_8051_DIGEST                      (WFR_MISC + 0x000000001040)
#define WFR_MISC_STS_8051_DIGEST_RESETCSR             0x0000000000000000ull
#define WFR_MISC_STS_8051_DIGEST_DATA_SHIFT           0
#define WFR_MISC_STS_8051_DIGEST_DATA_MASK            0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_STS_8051_DIGEST_DATA_SMASK           0xFFFFFFFFFFFFFFFFull
/*
* Table #13 of 232_MISC_Registers.xml - MISC_STS_SBM_DIGEST
* SBus Master Spico firmware digest - 256 bits in 4 entries.
*/
#define WFR_MISC_STS_SBM_DIGEST                       (WFR_MISC + 0x000000001060)
#define WFR_MISC_STS_SBM_DIGEST_RESETCSR              0x0000000000000000ull
#define WFR_MISC_STS_SBM_DIGEST_DATA_SHIFT            0
#define WFR_MISC_STS_SBM_DIGEST_DATA_MASK             0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_STS_SBM_DIGEST_DATA_SMASK            0xFFFFFFFFFFFFFFFFull
/*
* Table #14 of 232_MISC_Registers.xml - MISC_STS_PCIE_DIGEST
* PCIe SerDes Spico firmware digest - 256 bits in 4 entries.
*/
#define WFR_MISC_STS_PCIE_DIGEST                      (WFR_MISC + 0x000000001080)
#define WFR_MISC_STS_PCIE_DIGEST_RESETCSR             0x0000000000000000ull
#define WFR_MISC_STS_PCIE_DIGEST_DATA_SHIFT           0
#define WFR_MISC_STS_PCIE_DIGEST_DATA_MASK            0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_STS_PCIE_DIGEST_DATA_SMASK           0xFFFFFFFFFFFFFFFFull
/*
* Table #15 of 232_MISC_Registers.xml - MISC_STS_FAB_DIGEST
* Fabric SerDes Spico firmware digest - 256 bits in 4 entries.
*/
#define WFR_MISC_STS_FAB_DIGEST                       (WFR_MISC + 0x0000000010A0)
#define WFR_MISC_STS_FAB_DIGEST_RESETCSR              0x0000000000000000ull
#define WFR_MISC_STS_FAB_DIGEST_DATA_SHIFT            0
#define WFR_MISC_STS_FAB_DIGEST_DATA_MASK             0xFFFFFFFFFFFFFFFFull
#define WFR_MISC_STS_FAB_DIGEST_DATA_SMASK            0xFFFFFFFFFFFFFFFFull
/*
* Table #16 of 232_MISC_Registers.xml - MISC_ERR_STATUS
* This CSR reports error status for the MISC block.
*/
#define WFR_MISC_ERR_STATUS                           (WFR_MISC + 0x000000002000)
#define WFR_MISC_ERR_STATUS_RESETCSR                  0x0000000000000000ull
#define WFR_MISC_ERR_STATUS_TBD_SHIFT                 0
#define WFR_MISC_ERR_STATUS_TBD_MASK                  0x1ull
#define WFR_MISC_ERR_STATUS_TBD_SMASK                 0x1ull
/*
* Table #17 of 232_MISC_Registers.xml - MISC_ERR_MASK
* This CSR is used to set the error mask for the MISC block.
*/
#define WFR_MISC_ERR_MASK                             (WFR_MISC + 0x000000002008)
#define WFR_MISC_ERR_MASK_RESETCSR                    0x0000000000000000ull
#define WFR_MISC_ERR_MASK_TBD_SHIFT                   0
#define WFR_MISC_ERR_MASK_TBD_MASK                    0x1ull
#define WFR_MISC_ERR_MASK_TBD_SMASK                   0x1ull
/*
* Table #18 of 232_MISC_Registers.xml - MISC_ERR_CLEAR
* This CSR is used to clear an error or errors for the MISC block. Each bit that 
* is written as 1 will clear down the corresponding error case.
*/
#define WFR_MISC_ERR_CLEAR                            (WFR_MISC + 0x000000002010)
#define WFR_MISC_ERR_CLEAR_RESETCSR                   0x0000000000000000ull
#define WFR_MISC_ERR_CLEAR_TBD_SHIFT                  0
#define WFR_MISC_ERR_CLEAR_TBD_MASK                   0x1ull
#define WFR_MISC_ERR_CLEAR_TBD_SMASK                  0x1ull
/*
* Table #19 of 232_MISC_Registers.xml - MISC_ERR_FORCE
* This CSR is used to force the setting of an error or errors for the MISC 
* block. Each bit that is written as 1 will set the corresponding error case. 
* This feature is for testing purposes.
*/
#define WFR_MISC_ERR_FORCE                            (WFR_MISC + 0x000000002018)
#define WFR_MISC_ERR_FORCE_RESETCSR                   0x0000000000000000ull
#define WFR_MISC_ERR_FORCE_TBD_SHIFT                  0
#define WFR_MISC_ERR_FORCE_TBD_MASK                   0x1ull
#define WFR_MISC_ERR_FORCE_TBD_SMASK                  0x1ull
