#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 17 19:09:07 2025
# Process ID: 21040
# Current directory: C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12996 C:\Users\tolga\CS401_FPGA\CS401_LAB5\skeleton_project\skeleton_project.xpr
# Log file: C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/vivado.log
# Journal file: C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project\vivado.jou
# Running On: LAPTOP-0LB05RCG, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 16390 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/ekin/Downloads/skeleton_project' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1514.832 ; gain = 250.148
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 575 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1584.301 ; gain = 26.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 575 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 575 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
set_property xsim.view C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2676.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2676.531 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2678.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2678.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 665 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2678.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2678.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
add_bp {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv} 511
remove_bps -file {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv} -line 511
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2678.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2678.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2678.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2684.648 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2685.145 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2685.145 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2685.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2685.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2685.926 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2685.926 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2685.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2692.035 ; gain = 0.000
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2692.035 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2692.035 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2692.035 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2692.035 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2700.230 ; gain = 0.000
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2700.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 107
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2700.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2700.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/utils_1/imports/synth_1/mips.dcp with file C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Thu Dec 18 14:22:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Dec 18 14:22:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.runs/synth_1/runme.log
[Thu Dec 18 14:22:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2700.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 811 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.658 . Memory (MB): peak = 2745.285 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.661 . Memory (MB): peak = 2745.285 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2745.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 210 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 204 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2927.789 ; gain = 227.473
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2967.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 811 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.678 . Memory (MB): peak = 2967.781 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.678 . Memory (MB): peak = 2967.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2967.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 210 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 204 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 18 15:08:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3052.242 ; gain = 27.332
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 105
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4039.316 ; gain = 0.000
save_wave_config {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 105
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'mips' is not declared under prefix 'dut' [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv:90]
ERROR: [VRFC 10-2991] 'mips' is not declared under prefix 'dut' [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv:91]
ERROR: [VRFC 10-2991] 'mips' is not declared under prefix 'dut' [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv:92]
ERROR: [VRFC 10-2991] 'mips' is not declared under prefix 'dut' [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv:93]
ERROR: [VRFC 10-2991] 'mips' is not declared under prefix 'dut' [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv:94]
ERROR: [VRFC 10-2991] 'mips' is not declared under prefix 'dut' [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv:95]
ERROR: [VRFC 10-2991] 'mips' is not declared under prefix 'dut' [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv:96]
ERROR: [VRFC 10-2991] 'mips' is not declared under prefix 'dut' [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv:97]
ERROR: [VRFC 10-2991] 'mips' is not declared under prefix 'dut' [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv:98]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module syscall_handler
INFO: [VRFC 10-311] analyzing module PipeFtoD
INFO: [VRFC 10-311] analyzing module PipeWtoF
INFO: [VRFC 10-311] analyzing module PipeDtoE
INFO: [VRFC 10-311] analyzing module PipeEtoM
INFO: [VRFC 10-311] analyzing module PipeMtoW
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 107
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_mips_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/display_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'in7' is already implicitly declared on line 70 [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/top.sv:81]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sources_1/new/top.sv:21]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -view {C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/tb_mips_behav.wcfg
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4682.316 ; gain = 36.340
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.syscall_handler
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.display_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
=== Simulation Started ===
Calculating Recursive Fibonacci for input: 8
=== Simulation Finished Successfully ===
$finish called at time : 615 ns : File "C:/Users/tolga/CS401_FPGA/CS401_LAB5/skeleton_project/skeleton_project.srcs/sim_1/new/tb_mips.sv" Line 107
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4682.316 ; gain = 0.000
