# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../ECE194BB_Final_v01.srcs/sources_1/new/BRAM_TB.sv" \
"../../../../ECE194BB_Final_v01.srcs/sources_1/new/CPM.sv" \
"../../../../ECE194BB_Final_v01.srcs/sources_1/new/CPM_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
