// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_114 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_372_p2;
reg   [0:0] icmp_ln86_reg_1318;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1644_fu_378_p2;
reg   [0:0] icmp_ln86_1644_reg_1329;
wire   [0:0] icmp_ln86_1645_fu_384_p2;
reg   [0:0] icmp_ln86_1645_reg_1334;
reg   [0:0] icmp_ln86_1645_reg_1334_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1646_fu_390_p2;
reg   [0:0] icmp_ln86_1646_reg_1340;
wire   [0:0] icmp_ln86_1647_fu_396_p2;
reg   [0:0] icmp_ln86_1647_reg_1346;
wire   [0:0] icmp_ln86_1648_fu_402_p2;
reg   [0:0] icmp_ln86_1648_reg_1352;
reg   [0:0] icmp_ln86_1648_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1648_reg_1352_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1649_fu_408_p2;
reg   [0:0] icmp_ln86_1649_reg_1358;
reg   [0:0] icmp_ln86_1649_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1649_reg_1358_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1649_reg_1358_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1650_fu_414_p2;
reg   [0:0] icmp_ln86_1650_reg_1364;
reg   [0:0] icmp_ln86_1650_reg_1364_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1651_fu_420_p2;
reg   [0:0] icmp_ln86_1651_reg_1370;
reg   [0:0] icmp_ln86_1651_reg_1370_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1652_fu_426_p2;
reg   [0:0] icmp_ln86_1652_reg_1376;
reg   [0:0] icmp_ln86_1652_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1652_reg_1376_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1653_fu_432_p2;
reg   [0:0] icmp_ln86_1653_reg_1382;
wire   [0:0] icmp_ln86_1654_fu_438_p2;
reg   [0:0] icmp_ln86_1654_reg_1387;
reg   [0:0] icmp_ln86_1654_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1654_reg_1387_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1654_reg_1387_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1655_fu_444_p2;
reg   [0:0] icmp_ln86_1655_reg_1393;
reg   [0:0] icmp_ln86_1655_reg_1393_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1655_reg_1393_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1655_reg_1393_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1656_fu_450_p2;
reg   [0:0] icmp_ln86_1656_reg_1399;
reg   [0:0] icmp_ln86_1656_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1656_reg_1399_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1656_reg_1399_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1656_reg_1399_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1657_fu_456_p2;
reg   [0:0] icmp_ln86_1657_reg_1405;
reg   [0:0] icmp_ln86_1657_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1657_reg_1405_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1657_reg_1405_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1657_reg_1405_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1657_reg_1405_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1658_fu_462_p2;
reg   [0:0] icmp_ln86_1658_reg_1411;
wire   [0:0] icmp_ln86_1659_fu_468_p2;
reg   [0:0] icmp_ln86_1659_reg_1416;
reg   [0:0] icmp_ln86_1659_reg_1416_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1660_fu_474_p2;
reg   [0:0] icmp_ln86_1660_reg_1421;
reg   [0:0] icmp_ln86_1660_reg_1421_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1661_fu_480_p2;
reg   [0:0] icmp_ln86_1661_reg_1426;
reg   [0:0] icmp_ln86_1661_reg_1426_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1662_fu_486_p2;
reg   [0:0] icmp_ln86_1662_reg_1431;
reg   [0:0] icmp_ln86_1662_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1662_reg_1431_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1663_fu_492_p2;
reg   [0:0] icmp_ln86_1663_reg_1436;
reg   [0:0] icmp_ln86_1663_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1663_reg_1436_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1664_fu_498_p2;
reg   [0:0] icmp_ln86_1664_reg_1441;
reg   [0:0] icmp_ln86_1664_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1664_reg_1441_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1665_fu_504_p2;
reg   [0:0] icmp_ln86_1665_reg_1446;
reg   [0:0] icmp_ln86_1665_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1665_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1665_reg_1446_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1666_fu_510_p2;
reg   [0:0] icmp_ln86_1666_reg_1451;
reg   [0:0] icmp_ln86_1666_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1666_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1666_reg_1451_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1667_fu_516_p2;
reg   [0:0] icmp_ln86_1667_reg_1456;
reg   [0:0] icmp_ln86_1667_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1667_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1667_reg_1456_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1668_fu_532_p2;
reg   [0:0] icmp_ln86_1668_reg_1461;
reg   [0:0] icmp_ln86_1668_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1668_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1668_reg_1461_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1668_reg_1461_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1669_fu_538_p2;
reg   [0:0] icmp_ln86_1669_reg_1466;
reg   [0:0] icmp_ln86_1669_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1669_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1669_reg_1466_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1669_reg_1466_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1670_fu_544_p2;
reg   [0:0] icmp_ln86_1670_reg_1471;
reg   [0:0] icmp_ln86_1670_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1670_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1670_reg_1471_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1670_reg_1471_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1671_fu_550_p2;
reg   [0:0] icmp_ln86_1671_reg_1476;
reg   [0:0] icmp_ln86_1671_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1671_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1671_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1671_reg_1476_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1671_reg_1476_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_556_p2;
reg   [0:0] and_ln102_reg_1481;
wire   [0:0] and_ln102_1827_fu_572_p2;
reg   [0:0] and_ln102_1827_reg_1488;
wire   [0:0] and_ln104_311_fu_581_p2;
reg   [0:0] and_ln104_311_reg_1493;
wire   [0:0] and_ln102_1828_fu_586_p2;
reg   [0:0] and_ln102_1828_reg_1498;
reg   [0:0] and_ln102_1828_reg_1498_pp0_iter2_reg;
wire   [0:0] and_ln102_1832_fu_607_p2;
reg   [0:0] and_ln102_1832_reg_1504;
wire   [0:0] or_ln117_1483_fu_646_p2;
reg   [0:0] or_ln117_1483_reg_1510;
wire   [1:0] select_ln117_1594_fu_652_p3;
reg   [1:0] select_ln117_1594_reg_1516;
wire   [0:0] or_ln117_1485_fu_660_p2;
reg   [0:0] or_ln117_1485_reg_1521;
wire   [0:0] or_ln117_1489_fu_666_p2;
reg   [0:0] or_ln117_1489_reg_1528;
reg   [0:0] or_ln117_1489_reg_1528_pp0_iter2_reg;
wire   [0:0] and_ln102_1826_fu_676_p2;
reg   [0:0] and_ln102_1826_reg_1535;
wire   [0:0] and_ln104_310_fu_686_p2;
reg   [0:0] and_ln104_310_reg_1541;
reg   [0:0] and_ln104_310_reg_1541_pp0_iter3_reg;
wire   [0:0] and_ln102_1829_fu_692_p2;
reg   [0:0] and_ln102_1829_reg_1547;
reg   [0:0] and_ln102_1829_reg_1547_pp0_iter3_reg;
wire   [0:0] and_ln102_1833_fu_707_p2;
reg   [0:0] and_ln102_1833_reg_1554;
wire   [3:0] select_ln117_1601_fu_808_p3;
reg   [3:0] select_ln117_1601_reg_1559;
wire   [0:0] or_ln117_1491_fu_815_p2;
reg   [0:0] or_ln117_1491_reg_1564;
wire   [0:0] and_ln104_313_fu_825_p2;
reg   [0:0] and_ln104_313_reg_1570;
wire   [0:0] and_ln102_1836_fu_839_p2;
reg   [0:0] and_ln102_1836_reg_1575;
wire   [0:0] or_ln117_1494_fu_907_p2;
reg   [0:0] or_ln117_1494_reg_1581;
wire   [4:0] select_ln117_1607_fu_924_p3;
reg   [4:0] select_ln117_1607_reg_1586;
wire   [0:0] or_ln117_1496_fu_932_p2;
reg   [0:0] or_ln117_1496_reg_1591;
wire   [0:0] or_ln117_1500_fu_936_p2;
reg   [0:0] or_ln117_1500_reg_1598;
reg   [0:0] or_ln117_1500_reg_1598_pp0_iter4_reg;
wire   [0:0] and_ln102_1830_fu_940_p2;
reg   [0:0] and_ln102_1830_reg_1606;
wire   [0:0] and_ln104_314_fu_949_p2;
reg   [0:0] and_ln104_314_reg_1612;
reg   [0:0] and_ln104_314_reg_1612_pp0_iter5_reg;
wire   [0:0] and_ln102_1837_fu_964_p2;
reg   [0:0] and_ln102_1837_reg_1618;
wire   [4:0] select_ln117_1613_fu_1051_p3;
reg   [4:0] select_ln117_1613_reg_1623;
wire   [0:0] or_ln117_1502_fu_1058_p2;
reg   [0:0] or_ln117_1502_reg_1628;
wire   [0:0] or_ln117_1506_fu_1141_p2;
reg   [0:0] or_ln117_1506_reg_1634;
wire   [4:0] select_ln117_1619_fu_1155_p3;
reg   [4:0] select_ln117_1619_reg_1639;
wire    ap_block_pp0_stage0;
wire   [15:0] tmp_fu_522_p4;
wire   [0:0] xor_ln104_786_fu_562_p2;
wire   [0:0] xor_ln104_788_fu_576_p2;
wire   [0:0] and_ln104_fu_567_p2;
wire   [0:0] xor_ln104_789_fu_591_p2;
wire   [0:0] and_ln104_312_fu_596_p2;
wire   [0:0] and_ln102_1831_fu_602_p2;
wire   [0:0] and_ln102_1834_fu_612_p2;
wire   [0:0] xor_ln117_fu_622_p2;
wire   [0:0] and_ln102_1839_fu_617_p2;
wire   [1:0] zext_ln117_fu_628_p1;
wire   [0:0] or_ln117_fu_632_p2;
wire   [1:0] select_ln117_fu_638_p3;
wire   [0:0] xor_ln104_fu_671_p2;
wire   [0:0] xor_ln104_787_fu_681_p2;
wire   [0:0] xor_ln104_792_fu_697_p2;
wire   [0:0] and_ln102_1840_fu_711_p2;
wire   [0:0] xor_ln104_793_fu_702_p2;
wire   [0:0] and_ln102_1843_fu_725_p2;
wire   [0:0] and_ln102_1841_fu_716_p2;
wire   [2:0] zext_ln117_177_fu_735_p1;
wire   [0:0] or_ln117_1484_fu_738_p2;
wire   [2:0] select_ln117_1595_fu_743_p3;
wire   [0:0] and_ln102_1842_fu_721_p2;
wire   [2:0] select_ln117_1596_fu_750_p3;
wire   [0:0] or_ln117_1486_fu_758_p2;
wire   [2:0] select_ln117_1597_fu_763_p3;
wire   [2:0] select_ln117_1598_fu_774_p3;
wire   [0:0] or_ln117_1487_fu_770_p2;
wire   [0:0] and_ln102_1844_fu_730_p2;
wire   [3:0] zext_ln117_178_fu_782_p1;
wire   [0:0] or_ln117_1488_fu_786_p2;
wire   [3:0] select_ln117_1599_fu_792_p3;
wire   [3:0] select_ln117_1600_fu_800_p3;
wire   [0:0] xor_ln104_790_fu_820_p2;
wire   [0:0] xor_ln104_794_fu_830_p2;
wire   [0:0] and_ln102_1846_fu_848_p2;
wire   [0:0] and_ln102_1835_fu_835_p2;
wire   [0:0] and_ln102_1845_fu_844_p2;
wire   [0:0] or_ln117_1490_fu_863_p2;
wire   [0:0] and_ln102_1847_fu_853_p2;
wire   [3:0] select_ln117_1602_fu_868_p3;
wire   [0:0] or_ln117_1492_fu_875_p2;
wire   [3:0] select_ln117_1603_fu_880_p3;
wire   [0:0] and_ln102_1848_fu_858_p2;
wire   [3:0] select_ln117_1604_fu_887_p3;
wire   [0:0] or_ln117_1493_fu_895_p2;
wire   [3:0] select_ln117_1605_fu_900_p3;
wire   [3:0] select_ln117_1606_fu_912_p3;
wire   [4:0] zext_ln117_179_fu_920_p1;
wire   [0:0] xor_ln104_791_fu_944_p2;
wire   [0:0] xor_ln104_795_fu_954_p2;
wire   [0:0] and_ln102_1849_fu_969_p2;
wire   [0:0] xor_ln104_796_fu_959_p2;
wire   [0:0] and_ln102_1852_fu_983_p2;
wire   [0:0] and_ln102_1850_fu_974_p2;
wire   [0:0] or_ln117_1495_fu_993_p2;
wire   [0:0] and_ln102_1851_fu_979_p2;
wire   [4:0] select_ln117_1608_fu_998_p3;
wire   [0:0] or_ln117_1497_fu_1005_p2;
wire   [4:0] select_ln117_1609_fu_1010_p3;
wire   [0:0] or_ln117_1498_fu_1017_p2;
wire   [0:0] and_ln102_1853_fu_988_p2;
wire   [4:0] select_ln117_1610_fu_1021_p3;
wire   [0:0] or_ln117_1499_fu_1029_p2;
wire   [4:0] select_ln117_1611_fu_1035_p3;
wire   [4:0] select_ln117_1612_fu_1043_p3;
wire   [0:0] xor_ln104_797_fu_1063_p2;
wire   [0:0] and_ln102_1855_fu_1076_p2;
wire   [0:0] and_ln102_1838_fu_1068_p2;
wire   [0:0] and_ln102_1854_fu_1072_p2;
wire   [0:0] or_ln117_1501_fu_1091_p2;
wire   [0:0] and_ln102_1856_fu_1081_p2;
wire   [4:0] select_ln117_1614_fu_1096_p3;
wire   [0:0] or_ln117_1503_fu_1103_p2;
wire   [4:0] select_ln117_1615_fu_1108_p3;
wire   [0:0] or_ln117_1504_fu_1115_p2;
wire   [0:0] and_ln102_1857_fu_1086_p2;
wire   [4:0] select_ln117_1616_fu_1119_p3;
wire   [0:0] or_ln117_1505_fu_1127_p2;
wire   [4:0] select_ln117_1617_fu_1133_p3;
wire   [4:0] select_ln117_1618_fu_1147_p3;
wire   [0:0] xor_ln104_798_fu_1163_p2;
wire   [0:0] and_ln102_1858_fu_1168_p2;
wire   [0:0] and_ln102_1859_fu_1173_p2;
wire   [0:0] or_ln117_1507_fu_1178_p2;
wire   [12:0] agg_result_fu_1190_p61;
wire   [4:0] agg_result_fu_1190_p62;
wire   [12:0] agg_result_fu_1190_p63;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] agg_result_fu_1190_p1;
wire   [4:0] agg_result_fu_1190_p3;
wire   [4:0] agg_result_fu_1190_p5;
wire   [4:0] agg_result_fu_1190_p7;
wire   [4:0] agg_result_fu_1190_p9;
wire   [4:0] agg_result_fu_1190_p11;
wire   [4:0] agg_result_fu_1190_p13;
wire   [4:0] agg_result_fu_1190_p15;
wire   [4:0] agg_result_fu_1190_p17;
wire   [4:0] agg_result_fu_1190_p19;
wire   [4:0] agg_result_fu_1190_p21;
wire   [4:0] agg_result_fu_1190_p23;
wire   [4:0] agg_result_fu_1190_p25;
wire   [4:0] agg_result_fu_1190_p27;
wire   [4:0] agg_result_fu_1190_p29;
wire   [4:0] agg_result_fu_1190_p31;
wire  signed [4:0] agg_result_fu_1190_p33;
wire  signed [4:0] agg_result_fu_1190_p35;
wire  signed [4:0] agg_result_fu_1190_p37;
wire  signed [4:0] agg_result_fu_1190_p39;
wire  signed [4:0] agg_result_fu_1190_p41;
wire  signed [4:0] agg_result_fu_1190_p43;
wire  signed [4:0] agg_result_fu_1190_p45;
wire  signed [4:0] agg_result_fu_1190_p47;
wire  signed [4:0] agg_result_fu_1190_p49;
wire  signed [4:0] agg_result_fu_1190_p51;
wire  signed [4:0] agg_result_fu_1190_p53;
wire  signed [4:0] agg_result_fu_1190_p55;
wire  signed [4:0] agg_result_fu_1190_p57;
wire  signed [4:0] agg_result_fu_1190_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_13_1_1_x4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_61_5_13_1_1_x4_U2409(
    .din0(13'd1276),
    .din1(13'd7929),
    .din2(13'd3),
    .din3(13'd152),
    .din4(13'd8179),
    .din5(13'd8040),
    .din6(13'd147),
    .din7(13'd10),
    .din8(13'd626),
    .din9(13'd7932),
    .din10(13'd7685),
    .din11(13'd255),
    .din12(13'd7979),
    .din13(13'd1062),
    .din14(13'd8034),
    .din15(13'd115),
    .din16(13'd707),
    .din17(13'd7811),
    .din18(13'd451),
    .din19(13'd75),
    .din20(13'd762),
    .din21(13'd8169),
    .din22(13'd8107),
    .din23(13'd897),
    .din24(13'd7738),
    .din25(13'd7976),
    .din26(13'd8171),
    .din27(13'd2625),
    .din28(13'd8074),
    .din29(13'd402),
    .def(agg_result_fu_1190_p61),
    .sel(agg_result_fu_1190_p62),
    .dout(agg_result_fu_1190_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1826_reg_1535 <= and_ln102_1826_fu_676_p2;
        and_ln102_1827_reg_1488 <= and_ln102_1827_fu_572_p2;
        and_ln102_1828_reg_1498 <= and_ln102_1828_fu_586_p2;
        and_ln102_1828_reg_1498_pp0_iter2_reg <= and_ln102_1828_reg_1498;
        and_ln102_1829_reg_1547 <= and_ln102_1829_fu_692_p2;
        and_ln102_1829_reg_1547_pp0_iter3_reg <= and_ln102_1829_reg_1547;
        and_ln102_1830_reg_1606 <= and_ln102_1830_fu_940_p2;
        and_ln102_1832_reg_1504 <= and_ln102_1832_fu_607_p2;
        and_ln102_1833_reg_1554 <= and_ln102_1833_fu_707_p2;
        and_ln102_1836_reg_1575 <= and_ln102_1836_fu_839_p2;
        and_ln102_1837_reg_1618 <= and_ln102_1837_fu_964_p2;
        and_ln102_reg_1481 <= and_ln102_fu_556_p2;
        and_ln104_310_reg_1541 <= and_ln104_310_fu_686_p2;
        and_ln104_310_reg_1541_pp0_iter3_reg <= and_ln104_310_reg_1541;
        and_ln104_311_reg_1493 <= and_ln104_311_fu_581_p2;
        and_ln104_313_reg_1570 <= and_ln104_313_fu_825_p2;
        and_ln104_314_reg_1612 <= and_ln104_314_fu_949_p2;
        and_ln104_314_reg_1612_pp0_iter5_reg <= and_ln104_314_reg_1612;
        icmp_ln86_1644_reg_1329 <= icmp_ln86_1644_fu_378_p2;
        icmp_ln86_1645_reg_1334 <= icmp_ln86_1645_fu_384_p2;
        icmp_ln86_1645_reg_1334_pp0_iter1_reg <= icmp_ln86_1645_reg_1334;
        icmp_ln86_1646_reg_1340 <= icmp_ln86_1646_fu_390_p2;
        icmp_ln86_1647_reg_1346 <= icmp_ln86_1647_fu_396_p2;
        icmp_ln86_1648_reg_1352 <= icmp_ln86_1648_fu_402_p2;
        icmp_ln86_1648_reg_1352_pp0_iter1_reg <= icmp_ln86_1648_reg_1352;
        icmp_ln86_1648_reg_1352_pp0_iter2_reg <= icmp_ln86_1648_reg_1352_pp0_iter1_reg;
        icmp_ln86_1649_reg_1358 <= icmp_ln86_1649_fu_408_p2;
        icmp_ln86_1649_reg_1358_pp0_iter1_reg <= icmp_ln86_1649_reg_1358;
        icmp_ln86_1649_reg_1358_pp0_iter2_reg <= icmp_ln86_1649_reg_1358_pp0_iter1_reg;
        icmp_ln86_1649_reg_1358_pp0_iter3_reg <= icmp_ln86_1649_reg_1358_pp0_iter2_reg;
        icmp_ln86_1650_reg_1364 <= icmp_ln86_1650_fu_414_p2;
        icmp_ln86_1650_reg_1364_pp0_iter1_reg <= icmp_ln86_1650_reg_1364;
        icmp_ln86_1651_reg_1370 <= icmp_ln86_1651_fu_420_p2;
        icmp_ln86_1651_reg_1370_pp0_iter1_reg <= icmp_ln86_1651_reg_1370;
        icmp_ln86_1652_reg_1376 <= icmp_ln86_1652_fu_426_p2;
        icmp_ln86_1652_reg_1376_pp0_iter1_reg <= icmp_ln86_1652_reg_1376;
        icmp_ln86_1652_reg_1376_pp0_iter2_reg <= icmp_ln86_1652_reg_1376_pp0_iter1_reg;
        icmp_ln86_1653_reg_1382 <= icmp_ln86_1653_fu_432_p2;
        icmp_ln86_1654_reg_1387 <= icmp_ln86_1654_fu_438_p2;
        icmp_ln86_1654_reg_1387_pp0_iter1_reg <= icmp_ln86_1654_reg_1387;
        icmp_ln86_1654_reg_1387_pp0_iter2_reg <= icmp_ln86_1654_reg_1387_pp0_iter1_reg;
        icmp_ln86_1654_reg_1387_pp0_iter3_reg <= icmp_ln86_1654_reg_1387_pp0_iter2_reg;
        icmp_ln86_1655_reg_1393 <= icmp_ln86_1655_fu_444_p2;
        icmp_ln86_1655_reg_1393_pp0_iter1_reg <= icmp_ln86_1655_reg_1393;
        icmp_ln86_1655_reg_1393_pp0_iter2_reg <= icmp_ln86_1655_reg_1393_pp0_iter1_reg;
        icmp_ln86_1655_reg_1393_pp0_iter3_reg <= icmp_ln86_1655_reg_1393_pp0_iter2_reg;
        icmp_ln86_1656_reg_1399 <= icmp_ln86_1656_fu_450_p2;
        icmp_ln86_1656_reg_1399_pp0_iter1_reg <= icmp_ln86_1656_reg_1399;
        icmp_ln86_1656_reg_1399_pp0_iter2_reg <= icmp_ln86_1656_reg_1399_pp0_iter1_reg;
        icmp_ln86_1656_reg_1399_pp0_iter3_reg <= icmp_ln86_1656_reg_1399_pp0_iter2_reg;
        icmp_ln86_1656_reg_1399_pp0_iter4_reg <= icmp_ln86_1656_reg_1399_pp0_iter3_reg;
        icmp_ln86_1657_reg_1405 <= icmp_ln86_1657_fu_456_p2;
        icmp_ln86_1657_reg_1405_pp0_iter1_reg <= icmp_ln86_1657_reg_1405;
        icmp_ln86_1657_reg_1405_pp0_iter2_reg <= icmp_ln86_1657_reg_1405_pp0_iter1_reg;
        icmp_ln86_1657_reg_1405_pp0_iter3_reg <= icmp_ln86_1657_reg_1405_pp0_iter2_reg;
        icmp_ln86_1657_reg_1405_pp0_iter4_reg <= icmp_ln86_1657_reg_1405_pp0_iter3_reg;
        icmp_ln86_1657_reg_1405_pp0_iter5_reg <= icmp_ln86_1657_reg_1405_pp0_iter4_reg;
        icmp_ln86_1658_reg_1411 <= icmp_ln86_1658_fu_462_p2;
        icmp_ln86_1659_reg_1416 <= icmp_ln86_1659_fu_468_p2;
        icmp_ln86_1659_reg_1416_pp0_iter1_reg <= icmp_ln86_1659_reg_1416;
        icmp_ln86_1660_reg_1421 <= icmp_ln86_1660_fu_474_p2;
        icmp_ln86_1660_reg_1421_pp0_iter1_reg <= icmp_ln86_1660_reg_1421;
        icmp_ln86_1661_reg_1426 <= icmp_ln86_1661_fu_480_p2;
        icmp_ln86_1661_reg_1426_pp0_iter1_reg <= icmp_ln86_1661_reg_1426;
        icmp_ln86_1662_reg_1431 <= icmp_ln86_1662_fu_486_p2;
        icmp_ln86_1662_reg_1431_pp0_iter1_reg <= icmp_ln86_1662_reg_1431;
        icmp_ln86_1662_reg_1431_pp0_iter2_reg <= icmp_ln86_1662_reg_1431_pp0_iter1_reg;
        icmp_ln86_1663_reg_1436 <= icmp_ln86_1663_fu_492_p2;
        icmp_ln86_1663_reg_1436_pp0_iter1_reg <= icmp_ln86_1663_reg_1436;
        icmp_ln86_1663_reg_1436_pp0_iter2_reg <= icmp_ln86_1663_reg_1436_pp0_iter1_reg;
        icmp_ln86_1664_reg_1441 <= icmp_ln86_1664_fu_498_p2;
        icmp_ln86_1664_reg_1441_pp0_iter1_reg <= icmp_ln86_1664_reg_1441;
        icmp_ln86_1664_reg_1441_pp0_iter2_reg <= icmp_ln86_1664_reg_1441_pp0_iter1_reg;
        icmp_ln86_1665_reg_1446 <= icmp_ln86_1665_fu_504_p2;
        icmp_ln86_1665_reg_1446_pp0_iter1_reg <= icmp_ln86_1665_reg_1446;
        icmp_ln86_1665_reg_1446_pp0_iter2_reg <= icmp_ln86_1665_reg_1446_pp0_iter1_reg;
        icmp_ln86_1665_reg_1446_pp0_iter3_reg <= icmp_ln86_1665_reg_1446_pp0_iter2_reg;
        icmp_ln86_1666_reg_1451 <= icmp_ln86_1666_fu_510_p2;
        icmp_ln86_1666_reg_1451_pp0_iter1_reg <= icmp_ln86_1666_reg_1451;
        icmp_ln86_1666_reg_1451_pp0_iter2_reg <= icmp_ln86_1666_reg_1451_pp0_iter1_reg;
        icmp_ln86_1666_reg_1451_pp0_iter3_reg <= icmp_ln86_1666_reg_1451_pp0_iter2_reg;
        icmp_ln86_1667_reg_1456 <= icmp_ln86_1667_fu_516_p2;
        icmp_ln86_1667_reg_1456_pp0_iter1_reg <= icmp_ln86_1667_reg_1456;
        icmp_ln86_1667_reg_1456_pp0_iter2_reg <= icmp_ln86_1667_reg_1456_pp0_iter1_reg;
        icmp_ln86_1667_reg_1456_pp0_iter3_reg <= icmp_ln86_1667_reg_1456_pp0_iter2_reg;
        icmp_ln86_1668_reg_1461 <= icmp_ln86_1668_fu_532_p2;
        icmp_ln86_1668_reg_1461_pp0_iter1_reg <= icmp_ln86_1668_reg_1461;
        icmp_ln86_1668_reg_1461_pp0_iter2_reg <= icmp_ln86_1668_reg_1461_pp0_iter1_reg;
        icmp_ln86_1668_reg_1461_pp0_iter3_reg <= icmp_ln86_1668_reg_1461_pp0_iter2_reg;
        icmp_ln86_1668_reg_1461_pp0_iter4_reg <= icmp_ln86_1668_reg_1461_pp0_iter3_reg;
        icmp_ln86_1669_reg_1466 <= icmp_ln86_1669_fu_538_p2;
        icmp_ln86_1669_reg_1466_pp0_iter1_reg <= icmp_ln86_1669_reg_1466;
        icmp_ln86_1669_reg_1466_pp0_iter2_reg <= icmp_ln86_1669_reg_1466_pp0_iter1_reg;
        icmp_ln86_1669_reg_1466_pp0_iter3_reg <= icmp_ln86_1669_reg_1466_pp0_iter2_reg;
        icmp_ln86_1669_reg_1466_pp0_iter4_reg <= icmp_ln86_1669_reg_1466_pp0_iter3_reg;
        icmp_ln86_1670_reg_1471 <= icmp_ln86_1670_fu_544_p2;
        icmp_ln86_1670_reg_1471_pp0_iter1_reg <= icmp_ln86_1670_reg_1471;
        icmp_ln86_1670_reg_1471_pp0_iter2_reg <= icmp_ln86_1670_reg_1471_pp0_iter1_reg;
        icmp_ln86_1670_reg_1471_pp0_iter3_reg <= icmp_ln86_1670_reg_1471_pp0_iter2_reg;
        icmp_ln86_1670_reg_1471_pp0_iter4_reg <= icmp_ln86_1670_reg_1471_pp0_iter3_reg;
        icmp_ln86_1671_reg_1476 <= icmp_ln86_1671_fu_550_p2;
        icmp_ln86_1671_reg_1476_pp0_iter1_reg <= icmp_ln86_1671_reg_1476;
        icmp_ln86_1671_reg_1476_pp0_iter2_reg <= icmp_ln86_1671_reg_1476_pp0_iter1_reg;
        icmp_ln86_1671_reg_1476_pp0_iter3_reg <= icmp_ln86_1671_reg_1476_pp0_iter2_reg;
        icmp_ln86_1671_reg_1476_pp0_iter4_reg <= icmp_ln86_1671_reg_1476_pp0_iter3_reg;
        icmp_ln86_1671_reg_1476_pp0_iter5_reg <= icmp_ln86_1671_reg_1476_pp0_iter4_reg;
        icmp_ln86_reg_1318 <= icmp_ln86_fu_372_p2;
        icmp_ln86_reg_1318_pp0_iter1_reg <= icmp_ln86_reg_1318;
        icmp_ln86_reg_1318_pp0_iter2_reg <= icmp_ln86_reg_1318_pp0_iter1_reg;
        or_ln117_1483_reg_1510 <= or_ln117_1483_fu_646_p2;
        or_ln117_1485_reg_1521 <= or_ln117_1485_fu_660_p2;
        or_ln117_1489_reg_1528 <= or_ln117_1489_fu_666_p2;
        or_ln117_1489_reg_1528_pp0_iter2_reg <= or_ln117_1489_reg_1528;
        or_ln117_1491_reg_1564 <= or_ln117_1491_fu_815_p2;
        or_ln117_1494_reg_1581 <= or_ln117_1494_fu_907_p2;
        or_ln117_1496_reg_1591 <= or_ln117_1496_fu_932_p2;
        or_ln117_1500_reg_1598 <= or_ln117_1500_fu_936_p2;
        or_ln117_1500_reg_1598_pp0_iter4_reg <= or_ln117_1500_reg_1598;
        or_ln117_1502_reg_1628 <= or_ln117_1502_fu_1058_p2;
        or_ln117_1506_reg_1634 <= or_ln117_1506_fu_1141_p2;
        select_ln117_1594_reg_1516 <= select_ln117_1594_fu_652_p3;
        select_ln117_1601_reg_1559 <= select_ln117_1601_fu_808_p3;
        select_ln117_1607_reg_1586 <= select_ln117_1607_fu_924_p3;
        select_ln117_1613_reg_1623 <= select_ln117_1613_fu_1051_p3;
        select_ln117_1619_reg_1639 <= select_ln117_1619_fu_1155_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1190_p61 = 'bx;

assign agg_result_fu_1190_p62 = ((or_ln117_1507_fu_1178_p2[0:0] == 1'b1) ? select_ln117_1619_reg_1639 : 5'd29);

assign and_ln102_1826_fu_676_p2 = (xor_ln104_fu_671_p2 & icmp_ln86_1645_reg_1334_pp0_iter1_reg);

assign and_ln102_1827_fu_572_p2 = (icmp_ln86_1646_reg_1340 & and_ln102_reg_1481);

assign and_ln102_1828_fu_586_p2 = (icmp_ln86_1647_reg_1346 & and_ln104_fu_567_p2);

assign and_ln102_1829_fu_692_p2 = (icmp_ln86_1648_reg_1352_pp0_iter1_reg & and_ln102_1826_fu_676_p2);

assign and_ln102_1830_fu_940_p2 = (icmp_ln86_1649_reg_1358_pp0_iter3_reg & and_ln104_310_reg_1541_pp0_iter3_reg);

assign and_ln102_1831_fu_602_p2 = (icmp_ln86_1650_reg_1364 & and_ln102_1827_fu_572_p2);

assign and_ln102_1832_fu_607_p2 = (icmp_ln86_1651_reg_1370 & and_ln104_311_fu_581_p2);

assign and_ln102_1833_fu_707_p2 = (icmp_ln86_1652_reg_1376_pp0_iter1_reg & and_ln102_1828_reg_1498);

assign and_ln102_1834_fu_612_p2 = (icmp_ln86_1653_reg_1382 & and_ln104_312_fu_596_p2);

assign and_ln102_1835_fu_835_p2 = (icmp_ln86_1654_reg_1387_pp0_iter2_reg & and_ln102_1829_reg_1547);

assign and_ln102_1836_fu_839_p2 = (icmp_ln86_1655_reg_1393_pp0_iter2_reg & and_ln104_313_fu_825_p2);

assign and_ln102_1837_fu_964_p2 = (icmp_ln86_1656_reg_1399_pp0_iter3_reg & and_ln102_1830_fu_940_p2);

assign and_ln102_1838_fu_1068_p2 = (icmp_ln86_1657_reg_1405_pp0_iter4_reg & and_ln104_314_reg_1612);

assign and_ln102_1839_fu_617_p2 = (icmp_ln86_1658_reg_1411 & and_ln102_1831_fu_602_p2);

assign and_ln102_1840_fu_711_p2 = (xor_ln104_792_fu_697_p2 & icmp_ln86_1659_reg_1416_pp0_iter1_reg);

assign and_ln102_1841_fu_716_p2 = (and_ln102_1840_fu_711_p2 & and_ln102_1827_reg_1488);

assign and_ln102_1842_fu_721_p2 = (icmp_ln86_1660_reg_1421_pp0_iter1_reg & and_ln102_1832_reg_1504);

assign and_ln102_1843_fu_725_p2 = (xor_ln104_793_fu_702_p2 & icmp_ln86_1661_reg_1426_pp0_iter1_reg);

assign and_ln102_1844_fu_730_p2 = (and_ln104_311_reg_1493 & and_ln102_1843_fu_725_p2);

assign and_ln102_1845_fu_844_p2 = (icmp_ln86_1662_reg_1431_pp0_iter2_reg & and_ln102_1833_reg_1554);

assign and_ln102_1846_fu_848_p2 = (xor_ln104_794_fu_830_p2 & icmp_ln86_1663_reg_1436_pp0_iter2_reg);

assign and_ln102_1847_fu_853_p2 = (and_ln102_1846_fu_848_p2 & and_ln102_1828_reg_1498_pp0_iter2_reg);

assign and_ln102_1848_fu_858_p2 = (icmp_ln86_1664_reg_1441_pp0_iter2_reg & and_ln102_1835_fu_835_p2);

assign and_ln102_1849_fu_969_p2 = (xor_ln104_795_fu_954_p2 & icmp_ln86_1665_reg_1446_pp0_iter3_reg);

assign and_ln102_1850_fu_974_p2 = (and_ln102_1849_fu_969_p2 & and_ln102_1829_reg_1547_pp0_iter3_reg);

assign and_ln102_1851_fu_979_p2 = (icmp_ln86_1666_reg_1451_pp0_iter3_reg & and_ln102_1836_reg_1575);

assign and_ln102_1852_fu_983_p2 = (xor_ln104_796_fu_959_p2 & icmp_ln86_1667_reg_1456_pp0_iter3_reg);

assign and_ln102_1853_fu_988_p2 = (and_ln104_313_reg_1570 & and_ln102_1852_fu_983_p2);

assign and_ln102_1854_fu_1072_p2 = (icmp_ln86_1668_reg_1461_pp0_iter4_reg & and_ln102_1837_reg_1618);

assign and_ln102_1855_fu_1076_p2 = (xor_ln104_797_fu_1063_p2 & icmp_ln86_1669_reg_1466_pp0_iter4_reg);

assign and_ln102_1856_fu_1081_p2 = (and_ln102_1855_fu_1076_p2 & and_ln102_1830_reg_1606);

assign and_ln102_1857_fu_1086_p2 = (icmp_ln86_1670_reg_1471_pp0_iter4_reg & and_ln102_1838_fu_1068_p2);

assign and_ln102_1858_fu_1168_p2 = (xor_ln104_798_fu_1163_p2 & icmp_ln86_1671_reg_1476_pp0_iter5_reg);

assign and_ln102_1859_fu_1173_p2 = (and_ln104_314_reg_1612_pp0_iter5_reg & and_ln102_1858_fu_1168_p2);

assign and_ln102_fu_556_p2 = (icmp_ln86_fu_372_p2 & icmp_ln86_1644_fu_378_p2);

assign and_ln104_310_fu_686_p2 = (xor_ln104_fu_671_p2 & xor_ln104_787_fu_681_p2);

assign and_ln104_311_fu_581_p2 = (xor_ln104_788_fu_576_p2 & and_ln102_reg_1481);

assign and_ln104_312_fu_596_p2 = (xor_ln104_789_fu_591_p2 & and_ln104_fu_567_p2);

assign and_ln104_313_fu_825_p2 = (xor_ln104_790_fu_820_p2 & and_ln102_1826_reg_1535);

assign and_ln104_314_fu_949_p2 = (xor_ln104_791_fu_944_p2 & and_ln104_310_reg_1541_pp0_iter3_reg);

assign and_ln104_fu_567_p2 = (xor_ln104_786_fu_562_p2 & icmp_ln86_reg_1318);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1190_p63;

assign icmp_ln86_1644_fu_378_p2 = (($signed(p_read8_int_reg) < $signed(18'd88)) ? 1'b1 : 1'b0);

assign icmp_ln86_1645_fu_384_p2 = (($signed(p_read16_int_reg) < $signed(18'd87183)) ? 1'b1 : 1'b0);

assign icmp_ln86_1646_fu_390_p2 = (($signed(p_read3_int_reg) < $signed(18'd89585)) ? 1'b1 : 1'b0);

assign icmp_ln86_1647_fu_396_p2 = (($signed(p_read2_int_reg) < $signed(18'd1231)) ? 1'b1 : 1'b0);

assign icmp_ln86_1648_fu_402_p2 = (($signed(p_read17_int_reg) < $signed(18'd79100)) ? 1'b1 : 1'b0);

assign icmp_ln86_1649_fu_408_p2 = (($signed(p_read8_int_reg) < $signed(18'd73)) ? 1'b1 : 1'b0);

assign icmp_ln86_1650_fu_414_p2 = (($signed(p_read3_int_reg) < $signed(18'd83492)) ? 1'b1 : 1'b0);

assign icmp_ln86_1651_fu_420_p2 = (($signed(p_read14_int_reg) < $signed(18'd912)) ? 1'b1 : 1'b0);

assign icmp_ln86_1652_fu_426_p2 = (($signed(p_read1_int_reg) < $signed(18'd96830)) ? 1'b1 : 1'b0);

assign icmp_ln86_1653_fu_432_p2 = (($signed(p_read9_int_reg) < $signed(18'd31)) ? 1'b1 : 1'b0);

assign icmp_ln86_1654_fu_438_p2 = (($signed(p_read3_int_reg) < $signed(18'd86280)) ? 1'b1 : 1'b0);

assign icmp_ln86_1655_fu_444_p2 = (($signed(p_read4_int_reg) < $signed(18'd16894)) ? 1'b1 : 1'b0);

assign icmp_ln86_1656_fu_450_p2 = (($signed(p_read15_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_1657_fu_456_p2 = (($signed(p_read16_int_reg) < $signed(18'd169646)) ? 1'b1 : 1'b0);

assign icmp_ln86_1658_fu_462_p2 = (($signed(p_read6_int_reg) < $signed(18'd1545)) ? 1'b1 : 1'b0);

assign icmp_ln86_1659_fu_468_p2 = (($signed(p_read11_int_reg) < $signed(18'd3778)) ? 1'b1 : 1'b0);

assign icmp_ln86_1660_fu_474_p2 = (($signed(p_read5_int_reg) < $signed(18'd7402)) ? 1'b1 : 1'b0);

assign icmp_ln86_1661_fu_480_p2 = (($signed(p_read17_int_reg) < $signed(18'd34869)) ? 1'b1 : 1'b0);

assign icmp_ln86_1662_fu_486_p2 = (($signed(p_read14_int_reg) < $signed(18'd836)) ? 1'b1 : 1'b0);

assign icmp_ln86_1663_fu_492_p2 = (($signed(p_read13_int_reg) < $signed(18'd40428)) ? 1'b1 : 1'b0);

assign icmp_ln86_1664_fu_498_p2 = (($signed(p_read18_int_reg) < $signed(18'd68111)) ? 1'b1 : 1'b0);

assign icmp_ln86_1665_fu_504_p2 = (($signed(p_read10_int_reg) < $signed(18'd41)) ? 1'b1 : 1'b0);

assign icmp_ln86_1666_fu_510_p2 = (($signed(p_read16_int_reg) < $signed(18'd81858)) ? 1'b1 : 1'b0);

assign icmp_ln86_1667_fu_516_p2 = (($signed(p_read2_int_reg) < $signed(18'd349)) ? 1'b1 : 1'b0);

assign icmp_ln86_1668_fu_532_p2 = (($signed(tmp_fu_522_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1669_fu_538_p2 = (($signed(p_read7_int_reg) < $signed(18'd610)) ? 1'b1 : 1'b0);

assign icmp_ln86_1670_fu_544_p2 = (($signed(p_read12_int_reg) < $signed(18'd269)) ? 1'b1 : 1'b0);

assign icmp_ln86_1671_fu_550_p2 = (($signed(p_read14_int_reg) < $signed(18'd604)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_372_p2 = (($signed(p_read1_int_reg) < $signed(18'd140266)) ? 1'b1 : 1'b0);

assign or_ln117_1483_fu_646_p2 = (and_ln104_312_fu_596_p2 | and_ln102_1831_fu_602_p2);

assign or_ln117_1484_fu_738_p2 = (or_ln117_1483_reg_1510 | and_ln102_1841_fu_716_p2);

assign or_ln117_1485_fu_660_p2 = (and_ln104_312_fu_596_p2 | and_ln102_1827_fu_572_p2);

assign or_ln117_1486_fu_758_p2 = (or_ln117_1485_reg_1521 | and_ln102_1842_fu_721_p2);

assign or_ln117_1487_fu_770_p2 = (or_ln117_1485_reg_1521 | and_ln102_1832_reg_1504);

assign or_ln117_1488_fu_786_p2 = (or_ln117_1487_fu_770_p2 | and_ln102_1844_fu_730_p2);

assign or_ln117_1489_fu_666_p2 = (and_ln104_312_fu_596_p2 | and_ln102_reg_1481);

assign or_ln117_1490_fu_863_p2 = (or_ln117_1489_reg_1528_pp0_iter2_reg | and_ln102_1845_fu_844_p2);

assign or_ln117_1491_fu_815_p2 = (or_ln117_1489_reg_1528 | and_ln102_1833_fu_707_p2);

assign or_ln117_1492_fu_875_p2 = (or_ln117_1491_reg_1564 | and_ln102_1847_fu_853_p2);

assign or_ln117_1493_fu_895_p2 = (icmp_ln86_reg_1318_pp0_iter2_reg | and_ln102_1848_fu_858_p2);

assign or_ln117_1494_fu_907_p2 = (icmp_ln86_reg_1318_pp0_iter2_reg | and_ln102_1835_fu_835_p2);

assign or_ln117_1495_fu_993_p2 = (or_ln117_1494_reg_1581 | and_ln102_1850_fu_974_p2);

assign or_ln117_1496_fu_932_p2 = (icmp_ln86_reg_1318_pp0_iter2_reg | and_ln102_1829_reg_1547);

assign or_ln117_1497_fu_1005_p2 = (or_ln117_1496_reg_1591 | and_ln102_1851_fu_979_p2);

assign or_ln117_1498_fu_1017_p2 = (or_ln117_1496_reg_1591 | and_ln102_1836_reg_1575);

assign or_ln117_1499_fu_1029_p2 = (or_ln117_1498_fu_1017_p2 | and_ln102_1853_fu_988_p2);

assign or_ln117_1500_fu_936_p2 = (icmp_ln86_reg_1318_pp0_iter2_reg | and_ln102_1826_reg_1535);

assign or_ln117_1501_fu_1091_p2 = (or_ln117_1500_reg_1598_pp0_iter4_reg | and_ln102_1854_fu_1072_p2);

assign or_ln117_1502_fu_1058_p2 = (or_ln117_1500_reg_1598 | and_ln102_1837_fu_964_p2);

assign or_ln117_1503_fu_1103_p2 = (or_ln117_1502_reg_1628 | and_ln102_1856_fu_1081_p2);

assign or_ln117_1504_fu_1115_p2 = (or_ln117_1500_reg_1598_pp0_iter4_reg | and_ln102_1830_reg_1606);

assign or_ln117_1505_fu_1127_p2 = (or_ln117_1504_fu_1115_p2 | and_ln102_1857_fu_1086_p2);

assign or_ln117_1506_fu_1141_p2 = (or_ln117_1504_fu_1115_p2 | and_ln102_1838_fu_1068_p2);

assign or_ln117_1507_fu_1178_p2 = (or_ln117_1506_reg_1634 | and_ln102_1859_fu_1173_p2);

assign or_ln117_fu_632_p2 = (and_ln104_312_fu_596_p2 | and_ln102_1839_fu_617_p2);

assign select_ln117_1594_fu_652_p3 = ((or_ln117_fu_632_p2[0:0] == 1'b1) ? select_ln117_fu_638_p3 : 2'd3);

assign select_ln117_1595_fu_743_p3 = ((or_ln117_1483_reg_1510[0:0] == 1'b1) ? zext_ln117_177_fu_735_p1 : 3'd4);

assign select_ln117_1596_fu_750_p3 = ((or_ln117_1484_fu_738_p2[0:0] == 1'b1) ? select_ln117_1595_fu_743_p3 : 3'd5);

assign select_ln117_1597_fu_763_p3 = ((or_ln117_1485_reg_1521[0:0] == 1'b1) ? select_ln117_1596_fu_750_p3 : 3'd6);

assign select_ln117_1598_fu_774_p3 = ((or_ln117_1486_fu_758_p2[0:0] == 1'b1) ? select_ln117_1597_fu_763_p3 : 3'd7);

assign select_ln117_1599_fu_792_p3 = ((or_ln117_1487_fu_770_p2[0:0] == 1'b1) ? zext_ln117_178_fu_782_p1 : 4'd8);

assign select_ln117_1600_fu_800_p3 = ((or_ln117_1488_fu_786_p2[0:0] == 1'b1) ? select_ln117_1599_fu_792_p3 : 4'd9);

assign select_ln117_1601_fu_808_p3 = ((or_ln117_1489_reg_1528[0:0] == 1'b1) ? select_ln117_1600_fu_800_p3 : 4'd10);

assign select_ln117_1602_fu_868_p3 = ((or_ln117_1490_fu_863_p2[0:0] == 1'b1) ? select_ln117_1601_reg_1559 : 4'd11);

assign select_ln117_1603_fu_880_p3 = ((or_ln117_1491_reg_1564[0:0] == 1'b1) ? select_ln117_1602_fu_868_p3 : 4'd12);

assign select_ln117_1604_fu_887_p3 = ((or_ln117_1492_fu_875_p2[0:0] == 1'b1) ? select_ln117_1603_fu_880_p3 : 4'd13);

assign select_ln117_1605_fu_900_p3 = ((icmp_ln86_reg_1318_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_1604_fu_887_p3 : 4'd14);

assign select_ln117_1606_fu_912_p3 = ((or_ln117_1493_fu_895_p2[0:0] == 1'b1) ? select_ln117_1605_fu_900_p3 : 4'd15);

assign select_ln117_1607_fu_924_p3 = ((or_ln117_1494_fu_907_p2[0:0] == 1'b1) ? zext_ln117_179_fu_920_p1 : 5'd16);

assign select_ln117_1608_fu_998_p3 = ((or_ln117_1495_fu_993_p2[0:0] == 1'b1) ? select_ln117_1607_reg_1586 : 5'd17);

assign select_ln117_1609_fu_1010_p3 = ((or_ln117_1496_reg_1591[0:0] == 1'b1) ? select_ln117_1608_fu_998_p3 : 5'd18);

assign select_ln117_1610_fu_1021_p3 = ((or_ln117_1497_fu_1005_p2[0:0] == 1'b1) ? select_ln117_1609_fu_1010_p3 : 5'd19);

assign select_ln117_1611_fu_1035_p3 = ((or_ln117_1498_fu_1017_p2[0:0] == 1'b1) ? select_ln117_1610_fu_1021_p3 : 5'd20);

assign select_ln117_1612_fu_1043_p3 = ((or_ln117_1499_fu_1029_p2[0:0] == 1'b1) ? select_ln117_1611_fu_1035_p3 : 5'd21);

assign select_ln117_1613_fu_1051_p3 = ((or_ln117_1500_reg_1598[0:0] == 1'b1) ? select_ln117_1612_fu_1043_p3 : 5'd22);

assign select_ln117_1614_fu_1096_p3 = ((or_ln117_1501_fu_1091_p2[0:0] == 1'b1) ? select_ln117_1613_reg_1623 : 5'd23);

assign select_ln117_1615_fu_1108_p3 = ((or_ln117_1502_reg_1628[0:0] == 1'b1) ? select_ln117_1614_fu_1096_p3 : 5'd24);

assign select_ln117_1616_fu_1119_p3 = ((or_ln117_1503_fu_1103_p2[0:0] == 1'b1) ? select_ln117_1615_fu_1108_p3 : 5'd25);

assign select_ln117_1617_fu_1133_p3 = ((or_ln117_1504_fu_1115_p2[0:0] == 1'b1) ? select_ln117_1616_fu_1119_p3 : 5'd26);

assign select_ln117_1618_fu_1147_p3 = ((or_ln117_1505_fu_1127_p2[0:0] == 1'b1) ? select_ln117_1617_fu_1133_p3 : 5'd27);

assign select_ln117_1619_fu_1155_p3 = ((or_ln117_1506_fu_1141_p2[0:0] == 1'b1) ? select_ln117_1618_fu_1147_p3 : 5'd28);

assign select_ln117_fu_638_p3 = ((and_ln104_312_fu_596_p2[0:0] == 1'b1) ? zext_ln117_fu_628_p1 : 2'd2);

assign tmp_fu_522_p4 = {{p_read15_int_reg[17:2]}};

assign xor_ln104_786_fu_562_p2 = (icmp_ln86_1644_reg_1329 ^ 1'd1);

assign xor_ln104_787_fu_681_p2 = (icmp_ln86_1645_reg_1334_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_788_fu_576_p2 = (icmp_ln86_1646_reg_1340 ^ 1'd1);

assign xor_ln104_789_fu_591_p2 = (icmp_ln86_1647_reg_1346 ^ 1'd1);

assign xor_ln104_790_fu_820_p2 = (icmp_ln86_1648_reg_1352_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_791_fu_944_p2 = (icmp_ln86_1649_reg_1358_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_792_fu_697_p2 = (icmp_ln86_1650_reg_1364_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_793_fu_702_p2 = (icmp_ln86_1651_reg_1370_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_794_fu_830_p2 = (icmp_ln86_1652_reg_1376_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_795_fu_954_p2 = (icmp_ln86_1654_reg_1387_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_796_fu_959_p2 = (icmp_ln86_1655_reg_1393_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_797_fu_1063_p2 = (icmp_ln86_1656_reg_1399_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_798_fu_1163_p2 = (icmp_ln86_1657_reg_1405_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_671_p2 = (icmp_ln86_reg_1318_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_622_p2 = (1'd1 ^ and_ln102_1834_fu_612_p2);

assign zext_ln117_177_fu_735_p1 = select_ln117_1594_reg_1516;

assign zext_ln117_178_fu_782_p1 = select_ln117_1598_fu_774_p3;

assign zext_ln117_179_fu_920_p1 = select_ln117_1606_fu_912_p3;

assign zext_ln117_fu_628_p1 = xor_ln117_fu_622_p2;

endmodule //conifer_jettag_accelerator_decision_function_114
