// Seed: 4212510087
module module_0 ();
  reg id_0 = 1 && 1 && 1 == 1;
  assign id_0 = id_0;
  reg id_1 = id_1;
  always @(posedge 1) begin
    if (id_0) id_1 <= id_0;
    else begin
      id_0 = id_0;
    end
  end
endmodule
