#-----------------------------------------------------------
# Vivado v2012.2 (64-bit)
# Build 193397 by xbuild on Sat Jul 14 10:37:32 MDT 2012
# Start of session at: Thu Aug 30 21:58:15 2012
# Process ID: 1816
# Log file: C:/training/des_7/labs/clocking/kintex7/verilog/wave_gen.srcs/sources_1/ip/char_fifo/tmp\vivado.log
# Journal file: C:/training/des_7/labs/clocking/kintex7/verilog/wave_gen.srcs/sources_1/ip/char_fifo/tmp\vivado.jou
#-----------------------------------------------------------
source C:/Xilinx_P28xd.2.0/14.2/ISE_DS/ISE/coregen/tcl/Generation/rt_fpga_synth.tcl -notrace
