;redcode
;assert 1
	SPL 0, 101
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <530, 39
	SUB @121, 103
	MOV @121, 106
	SUB @-1, 0
	SUB @530, 9
	DJN -1, @-20
	ADD 300, 90
	SUB 1, 120
	SUB @-127, 100
	SPL 0, <-32
	CMP -207, <-120
	CMP -207, <-120
	SUB @121, 103
	SLT -0, 9
	SUB 1, 120
	MOV -1, <-26
	DJN -1, @-20
	SUB <0, @2
	SUB <0, @2
	SPL 0, 101
	CMP -0, 9
	SPL 0, 101
	DJN 0, 10
	SPL 0, 101
	SUB @127, 106
	ADD @530, 9
	SPL <530, 49
	ADD <530, 0
	SLT <800, 0
	SUB 0, -32
	SUB -0, 9
	SUB 0, -32
	ADD 270, 63
	ADD <530, 0
	SPL @0, <-421
	ADD 270, 63
	SLT -0, 9
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, 101
	SLT -300, 490
	ADD 3, <220
	SPL 0, 101
	CMP -207, <-120
	ADD 210, 30
	CMP -207, <-120
	DJN -1, @-20
