{
  "module_name": "b44.h",
  "hash_id": "65a69a42b61543e12d1da123fcb0d02ec5a7592b2fa7f58dbcd3b07fc530421b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/b44.h",
  "human_readable_source": " \n#ifndef _B44_H\n#define _B44_H\n\n#include <linux/brcmphy.h>\n\n \n#define\tB44_DEVCTRL\t0x0000UL  \n#define  DEVCTRL_MPM\t\t0x00000040  \n#define  DEVCTRL_PFE\t\t0x00000080  \n#define  DEVCTRL_IPP\t\t0x00000400  \n#define  DEVCTRL_EPR\t\t0x00008000  \n#define  DEVCTRL_PME\t\t0x00001000  \n#define  DEVCTRL_PMCE\t\t0x00002000  \n#define  DEVCTRL_PADDR\t\t0x0007c000  \n#define  DEVCTRL_PADDR_SHIFT\t18\n#define B44_BIST_STAT\t0x000CUL  \n#define B44_WKUP_LEN\t0x0010UL  \n#define  WKUP_LEN_P0_MASK\t0x0000007f  \n#define  WKUP_LEN_D0\t\t0x00000080\n#define  WKUP_LEN_P1_MASK\t0x00007f00  \n#define  WKUP_LEN_P1_SHIFT\t8\n#define  WKUP_LEN_D1\t\t0x00008000\n#define  WKUP_LEN_P2_MASK\t0x007f0000  \n#define  WKUP_LEN_P2_SHIFT\t16\n#define  WKUP_LEN_D2\t\t0x00000000\n#define  WKUP_LEN_P3_MASK\t0x7f000000  \n#define  WKUP_LEN_P3_SHIFT\t24\n#define  WKUP_LEN_D3\t\t0x80000000\n#define  WKUP_LEN_DISABLE\t0x80808080\n#define  WKUP_LEN_ENABLE_TWO\t0x80800000\n#define  WKUP_LEN_ENABLE_THREE\t0x80000000\n#define B44_ISTAT\t0x0020UL  \n#define  ISTAT_LS\t\t0x00000020  \n#define  ISTAT_PME\t\t0x00000040  \n#define  ISTAT_TO\t\t0x00000080  \n#define  ISTAT_DSCE\t\t0x00000400  \n#define  ISTAT_DATAE\t\t0x00000800  \n#define  ISTAT_DPE\t\t0x00001000  \n#define  ISTAT_RDU\t\t0x00002000  \n#define  ISTAT_RFO\t\t0x00004000  \n#define  ISTAT_TFU\t\t0x00008000  \n#define  ISTAT_RX\t\t0x00010000  \n#define  ISTAT_TX\t\t0x01000000  \n#define  ISTAT_EMAC\t\t0x04000000  \n#define  ISTAT_MII_WRITE\t0x08000000  \n#define  ISTAT_MII_READ\t\t0x10000000  \n#define  ISTAT_ERRORS (ISTAT_DSCE|ISTAT_DATAE|ISTAT_DPE|ISTAT_RDU|ISTAT_RFO|ISTAT_TFU)\n#define B44_IMASK\t0x0024UL  \n#define  IMASK_DEF\t\t(ISTAT_ERRORS | ISTAT_TO | ISTAT_RX | ISTAT_TX)\n#define B44_GPTIMER\t0x0028UL  \n#define B44_ADDR_LO\t0x0088UL  \n#define B44_ADDR_HI\t0x008CUL  \n#define B44_FILT_ADDR\t0x0090UL  \n#define B44_FILT_DATA\t0x0094UL  \n#define B44_TXBURST\t0x00A0UL  \n#define B44_RXBURST\t0x00A4UL  \n#define B44_MAC_CTRL\t0x00A8UL  \n#define  MAC_CTRL_CRC32_ENAB\t0x00000001  \n#define  MAC_CTRL_PHY_PDOWN\t0x00000004  \n#define  MAC_CTRL_PHY_EDET\t0x00000008  \n#define  MAC_CTRL_PHY_LEDCTRL\t0x000000e0  \n#define  MAC_CTRL_PHY_LEDCTRL_SHIFT 5\n#define B44_MAC_FLOW\t0x00ACUL  \n#define  MAC_FLOW_RX_HI_WATER\t0x000000ff  \n#define  MAC_FLOW_PAUSE_ENAB\t0x00008000  \n#define B44_RCV_LAZY\t0x0100UL  \n#define  RCV_LAZY_TO_MASK\t0x00ffffff  \n#define  RCV_LAZY_FC_MASK\t0xff000000  \n#define  RCV_LAZY_FC_SHIFT\t24\n#define B44_DMATX_CTRL\t0x0200UL  \n#define  DMATX_CTRL_ENABLE\t0x00000001  \n#define  DMATX_CTRL_SUSPEND\t0x00000002  \n#define  DMATX_CTRL_LPBACK\t0x00000004  \n#define  DMATX_CTRL_FAIRPRIOR\t0x00000008  \n#define  DMATX_CTRL_FLUSH\t0x00000010  \n#define B44_DMATX_ADDR\t0x0204UL  \n#define B44_DMATX_PTR\t0x0208UL  \n#define B44_DMATX_STAT\t0x020CUL  \n#define  DMATX_STAT_CDMASK\t0x00000fff  \n#define  DMATX_STAT_SMASK\t0x0000f000  \n#define  DMATX_STAT_SDISABLED\t0x00000000  \n#define  DMATX_STAT_SACTIVE\t0x00001000  \n#define  DMATX_STAT_SIDLE\t0x00002000  \n#define  DMATX_STAT_SSTOPPED\t0x00003000  \n#define  DMATX_STAT_SSUSP\t0x00004000  \n#define  DMATX_STAT_EMASK\t0x000f0000  \n#define  DMATX_STAT_ENONE\t0x00000000  \n#define  DMATX_STAT_EDPE\t0x00010000  \n#define  DMATX_STAT_EDFU\t0x00020000  \n#define  DMATX_STAT_EBEBR\t0x00030000  \n#define  DMATX_STAT_EBEDA\t0x00040000  \n#define  DMATX_STAT_FLUSHED\t0x00100000  \n#define B44_DMARX_CTRL\t0x0210UL  \n#define  DMARX_CTRL_ENABLE\t0x00000001  \n#define  DMARX_CTRL_ROMASK\t0x000000fe  \n#define  DMARX_CTRL_ROSHIFT\t1 \t    \n#define B44_DMARX_ADDR\t0x0214UL  \n#define B44_DMARX_PTR\t0x0218UL  \n#define B44_DMARX_STAT\t0x021CUL  \n#define  DMARX_STAT_CDMASK\t0x00000fff  \n#define  DMARX_STAT_SMASK\t0x0000f000  \n#define  DMARX_STAT_SDISABLED\t0x00000000  \n#define  DMARX_STAT_SACTIVE\t0x00001000  \n#define  DMARX_STAT_SIDLE\t0x00002000  \n#define  DMARX_STAT_SSTOPPED\t0x00003000  \n#define  DMARX_STAT_EMASK\t0x000f0000  \n#define  DMARX_STAT_ENONE\t0x00000000  \n#define  DMARX_STAT_EDPE\t0x00010000  \n#define  DMARX_STAT_EDFO\t0x00020000  \n#define  DMARX_STAT_EBEBW\t0x00030000  \n#define  DMARX_STAT_EBEDA\t0x00040000  \n#define B44_DMAFIFO_AD\t0x0220UL  \n#define  DMAFIFO_AD_OMASK\t0x0000ffff  \n#define  DMAFIFO_AD_SMASK\t0x000f0000  \n#define  DMAFIFO_AD_SXDD\t0x00000000  \n#define  DMAFIFO_AD_SXDP\t0x00010000  \n#define  DMAFIFO_AD_SRDD\t0x00040000  \n#define  DMAFIFO_AD_SRDP\t0x00050000  \n#define  DMAFIFO_AD_SXFD\t0x00080000  \n#define  DMAFIFO_AD_SXFP\t0x00090000  \n#define  DMAFIFO_AD_SRFD\t0x000c0000  \n#define  DMAFIFO_AD_SRFP\t0x000c0000  \n#define B44_DMAFIFO_LO\t0x0224UL  \n#define B44_DMAFIFO_HI\t0x0228UL  \n#define B44_RXCONFIG\t0x0400UL  \n#define  RXCONFIG_DBCAST\t0x00000001  \n#define  RXCONFIG_ALLMULTI\t0x00000002  \n#define  RXCONFIG_NORX_WHILE_TX\t0x00000004  \n#define  RXCONFIG_PROMISC\t0x00000008  \n#define  RXCONFIG_LPBACK\t0x00000010  \n#define  RXCONFIG_FLOW\t\t0x00000020  \n#define  RXCONFIG_FLOW_ACCEPT\t0x00000040  \n#define  RXCONFIG_RFILT\t\t0x00000080  \n#define  RXCONFIG_CAM_ABSENT\t0x00000100  \n#define B44_RXMAXLEN\t0x0404UL  \n#define B44_TXMAXLEN\t0x0408UL  \n#define B44_MDIO_CTRL\t0x0410UL  \n#define  MDIO_CTRL_MAXF_MASK\t0x0000007f  \n#define  MDIO_CTRL_PREAMBLE\t0x00000080  \n#define B44_MDIO_DATA\t0x0414UL  \n#define  MDIO_DATA_DATA\t\t0x0000ffff  \n#define  MDIO_DATA_TA_MASK\t0x00030000  \n#define  MDIO_DATA_TA_SHIFT\t16\n#define  MDIO_TA_VALID\t\t2\n#define  MDIO_DATA_RA_MASK\t0x007c0000  \n#define  MDIO_DATA_RA_SHIFT\t18\n#define  MDIO_DATA_PMD_MASK\t0x0f800000  \n#define  MDIO_DATA_PMD_SHIFT\t23\n#define  MDIO_DATA_OP_MASK\t0x30000000  \n#define  MDIO_DATA_OP_SHIFT\t28\n#define  MDIO_OP_WRITE\t\t1\n#define  MDIO_OP_READ\t\t2\n#define  MDIO_DATA_SB_MASK\t0xc0000000  \n#define  MDIO_DATA_SB_SHIFT\t30\n#define  MDIO_DATA_SB_START\t0x40000000  \n#define B44_EMAC_IMASK\t0x0418UL  \n#define B44_EMAC_ISTAT\t0x041CUL  \n#define  EMAC_INT_MII\t\t0x00000001  \n#define  EMAC_INT_MIB\t\t0x00000002  \n#define  EMAC_INT_FLOW\t\t0x00000003  \n#define B44_CAM_DATA_LO\t0x0420UL  \n#define B44_CAM_DATA_HI\t0x0424UL  \n#define  CAM_DATA_HI_VALID\t0x00010000  \n#define B44_CAM_CTRL\t0x0428UL  \n#define  CAM_CTRL_ENABLE\t0x00000001  \n#define  CAM_CTRL_MSEL\t\t0x00000002  \n#define  CAM_CTRL_READ\t\t0x00000004  \n#define  CAM_CTRL_WRITE\t\t0x00000008  \n#define  CAM_CTRL_INDEX_MASK\t0x003f0000  \n#define  CAM_CTRL_INDEX_SHIFT\t16\n#define  CAM_CTRL_BUSY\t\t0x80000000  \n#define B44_ENET_CTRL\t0x042CUL  \n#define  ENET_CTRL_ENABLE\t0x00000001  \n#define  ENET_CTRL_DISABLE\t0x00000002  \n#define  ENET_CTRL_SRST\t\t0x00000004  \n#define  ENET_CTRL_EPSEL\t0x00000008  \n#define B44_TX_CTRL\t0x0430UL  \n#define  TX_CTRL_DUPLEX\t\t0x00000001  \n#define  TX_CTRL_FMODE\t\t0x00000002  \n#define  TX_CTRL_SBENAB\t\t0x00000004  \n#define  TX_CTRL_SMALL_SLOT\t0x00000008  \n#define B44_TX_WMARK\t0x0434UL  \n#define B44_MIB_CTRL\t0x0438UL  \n#define  MIB_CTRL_CLR_ON_READ\t0x00000001  \n#define B44_TX_GOOD_O\t0x0500UL  \n#define B44_TX_GOOD_P\t0x0504UL  \n#define B44_TX_O\t0x0508UL  \n#define B44_TX_P\t0x050CUL  \n#define B44_TX_BCAST\t0x0510UL  \n#define B44_TX_MCAST\t0x0514UL  \n#define B44_TX_64\t0x0518UL  \n#define B44_TX_65_127\t0x051CUL  \n#define B44_TX_128_255\t0x0520UL  \n#define B44_TX_256_511\t0x0524UL  \n#define B44_TX_512_1023\t0x0528UL  \n#define B44_TX_1024_MAX\t0x052CUL  \n#define B44_TX_JABBER\t0x0530UL  \n#define B44_TX_OSIZE\t0x0534UL  \n#define B44_TX_FRAG\t0x0538UL  \n#define B44_TX_URUNS\t0x053CUL  \n#define B44_TX_TCOLS\t0x0540UL  \n#define B44_TX_SCOLS\t0x0544UL  \n#define B44_TX_MCOLS\t0x0548UL  \n#define B44_TX_ECOLS\t0x054CUL  \n#define B44_TX_LCOLS\t0x0550UL  \n#define B44_TX_DEFERED\t0x0554UL  \n#define B44_TX_CLOST\t0x0558UL  \n#define B44_TX_PAUSE\t0x055CUL  \n#define B44_RX_GOOD_O\t0x0580UL  \n#define B44_RX_GOOD_P\t0x0584UL  \n#define B44_RX_O\t0x0588UL  \n#define B44_RX_P\t0x058CUL  \n#define B44_RX_BCAST\t0x0590UL  \n#define B44_RX_MCAST\t0x0594UL  \n#define B44_RX_64\t0x0598UL  \n#define B44_RX_65_127\t0x059CUL  \n#define B44_RX_128_255\t0x05A0UL  \n#define B44_RX_256_511\t0x05A4UL  \n#define B44_RX_512_1023\t0x05A8UL  \n#define B44_RX_1024_MAX\t0x05ACUL  \n#define B44_RX_JABBER\t0x05B0UL  \n#define B44_RX_OSIZE\t0x05B4UL  \n#define B44_RX_FRAG\t0x05B8UL  \n#define B44_RX_MISS\t0x05BCUL  \n#define B44_RX_CRCA\t0x05C0UL  \n#define B44_RX_USIZE\t0x05C4UL  \n#define B44_RX_CRC\t0x05C8UL  \n#define B44_RX_ALIGN\t0x05CCUL  \n#define B44_RX_SYM\t0x05D0UL  \n#define B44_RX_PAUSE\t0x05D4UL  \n#define B44_RX_NPAUSE\t0x05D8UL  \n\n \n#define B44_MII_AUXCTRL\t\t24\t \n#define  MII_AUXCTRL_DUPLEX\t0x0001   \n#define  MII_AUXCTRL_SPEED\t0x0002   \n#define  MII_AUXCTRL_FORCED\t0x0004\t \n#define B44_MII_ALEDCTRL\t26\t \n#define  MII_ALEDCTRL_ALLMSK\t0x7fff\n#define B44_MII_TLEDCTRL\t27\t \n#define  MII_TLEDCTRL_ENABLE\t0x0040\n\nstruct dma_desc {\n\t__le32\tctrl;\n\t__le32\taddr;\n};\n\n \n#define DMA_TABLE_BYTES\t\t4096\n\n#define DESC_CTRL_LEN\t0x00001fff\n#define DESC_CTRL_CMASK\t0x0ff00000  \n#define DESC_CTRL_EOT\t0x10000000  \n#define DESC_CTRL_IOC\t0x20000000  \n#define DESC_CTRL_EOF\t0x40000000  \n#define DESC_CTRL_SOF\t0x80000000  \n\n#define RX_COPY_THRESHOLD  \t256\n\nstruct rx_header {\n\t__le16\tlen;\n\t__le16\tflags;\n\t__le16\tpad[12];\n};\n#define RX_HEADER_LEN\t28\n\n#define RX_FLAG_OFIFO\t0x00000001  \n#define RX_FLAG_CRCERR\t0x00000002  \n#define RX_FLAG_SERR\t0x00000004  \n#define RX_FLAG_ODD\t0x00000008  \n#define RX_FLAG_LARGE\t0x00000010  \n#define RX_FLAG_MCAST\t0x00000020  \n#define RX_FLAG_BCAST\t0x00000040  \n#define RX_FLAG_MISS\t0x00000080  \n#define RX_FLAG_LAST\t0x00000800  \n#define RX_FLAG_ERRORS\t(RX_FLAG_ODD | RX_FLAG_SERR | RX_FLAG_CRCERR | RX_FLAG_OFIFO)\n\nstruct ring_info {\n\tstruct sk_buff\t\t*skb;\n\tdma_addr_t\tmapping;\n};\n\n#define B44_MCAST_TABLE_SIZE\t\t32\n \n#define B44_PHY_ADDR_NO_LOCAL_PHY\tBRCM_PSEUDO_PHY_ADDR\n \n#define B44_PHY_ADDR_NO_PHY\t\t31\n#define B44_MDC_RATIO\t\t\t5000000\n\n#define\tB44_STAT_REG_DECLARE\t\t\\\n\t_B44(tx_good_octets)\t\t\\\n\t_B44(tx_good_pkts)\t\t\\\n\t_B44(tx_octets)\t\t\t\\\n\t_B44(tx_pkts)\t\t\t\\\n\t_B44(tx_broadcast_pkts)\t\t\\\n\t_B44(tx_multicast_pkts)\t\t\\\n\t_B44(tx_len_64)\t\t\t\\\n\t_B44(tx_len_65_to_127)\t\t\\\n\t_B44(tx_len_128_to_255)\t\t\\\n\t_B44(tx_len_256_to_511)\t\t\\\n\t_B44(tx_len_512_to_1023)\t\\\n\t_B44(tx_len_1024_to_max)\t\\\n\t_B44(tx_jabber_pkts)\t\t\\\n\t_B44(tx_oversize_pkts)\t\t\\\n\t_B44(tx_fragment_pkts)\t\t\\\n\t_B44(tx_underruns)\t\t\\\n\t_B44(tx_total_cols)\t\t\\\n\t_B44(tx_single_cols)\t\t\\\n\t_B44(tx_multiple_cols)\t\t\\\n\t_B44(tx_excessive_cols)\t\t\\\n\t_B44(tx_late_cols)\t\t\\\n\t_B44(tx_defered)\t\t\\\n\t_B44(tx_carrier_lost)\t\t\\\n\t_B44(tx_pause_pkts)\t\t\\\n\t_B44(rx_good_octets)\t\t\\\n\t_B44(rx_good_pkts)\t\t\\\n\t_B44(rx_octets)\t\t\t\\\n\t_B44(rx_pkts)\t\t\t\\\n\t_B44(rx_broadcast_pkts)\t\t\\\n\t_B44(rx_multicast_pkts)\t\t\\\n\t_B44(rx_len_64)\t\t\t\\\n\t_B44(rx_len_65_to_127)\t\t\\\n\t_B44(rx_len_128_to_255)\t\t\\\n\t_B44(rx_len_256_to_511)\t\t\\\n\t_B44(rx_len_512_to_1023)\t\\\n\t_B44(rx_len_1024_to_max)\t\\\n\t_B44(rx_jabber_pkts)\t\t\\\n\t_B44(rx_oversize_pkts)\t\t\\\n\t_B44(rx_fragment_pkts)\t\t\\\n\t_B44(rx_missed_pkts)\t\t\\\n\t_B44(rx_crc_align_errs)\t\t\\\n\t_B44(rx_undersize)\t\t\\\n\t_B44(rx_crc_errs)\t\t\\\n\t_B44(rx_align_errs)\t\t\\\n\t_B44(rx_symbol_errs)\t\t\\\n\t_B44(rx_pause_pkts)\t\t\\\n\t_B44(rx_nonpause_pkts)\n\n \nstruct b44_hw_stats {\n#define _B44(x)\tu64 x;\nB44_STAT_REG_DECLARE\n#undef _B44\n\tstruct u64_stats_sync\tsyncp;\n};\n\n#define\tB44_BOARDFLAG_ROBO\t\t0x0010   \n#define\tB44_BOARDFLAG_ADM\t\t0x0080   \n\nstruct ssb_device;\n\nstruct b44 {\n\tspinlock_t\t\tlock;\n\n\tu32\t\t\timask, istat;\n\n\tstruct dma_desc\t\t*rx_ring, *tx_ring;\n\n\tu32\t\t\ttx_prod, tx_cons;\n\tu32\t\t\trx_prod, rx_cons;\n\n\tstruct ring_info\t*rx_buffers;\n\tstruct ring_info\t*tx_buffers;\n\n\tstruct napi_struct\tnapi;\n\n\tu32\t\t\tdma_offset;\n\tu32\t\t\tflags;\n#define B44_FLAG_B0_ANDLATER\t0x00000001\n#define B44_FLAG_BUGGY_TXPTR\t0x00000002\n#define B44_FLAG_REORDER_BUG\t0x00000004\n#define B44_FLAG_PAUSE_AUTO\t0x00008000\n#define B44_FLAG_FULL_DUPLEX\t0x00010000\n#define B44_FLAG_100_BASE_T\t0x00020000\n#define B44_FLAG_TX_PAUSE\t0x00040000\n#define B44_FLAG_RX_PAUSE\t0x00080000\n#define B44_FLAG_FORCE_LINK\t0x00100000\n#define B44_FLAG_ADV_10HALF\t0x01000000\n#define B44_FLAG_ADV_10FULL\t0x02000000\n#define B44_FLAG_ADV_100HALF\t0x04000000\n#define B44_FLAG_ADV_100FULL\t0x08000000\n#define B44_FLAG_EXTERNAL_PHY\t0x10000000\n#define B44_FLAG_RX_RING_HACK\t0x20000000\n#define B44_FLAG_TX_RING_HACK\t0x40000000\n#define B44_FLAG_WOL_ENABLE\t0x80000000\n\n\tu32\t\t\tmsg_enable;\n\n\tstruct timer_list\ttimer;\n\n\tstruct b44_hw_stats\thw_stats;\n\n\tstruct ssb_device\t*sdev;\n\tstruct net_device\t*dev;\n\n\tdma_addr_t\t\trx_ring_dma, tx_ring_dma;\n\n\tu32\t\t\trx_pending;\n\tu32\t\t\ttx_pending;\n\tu8\t\t\tphy_addr;\n\tu8\t\t\tforce_copybreak;\n\tstruct mii_bus\t\t*mii_bus;\n\tint\t\t\told_link;\n\tstruct mii_if_info\tmii_if;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}