TTYS0_SERIAL_IER = 0 ; SC0RXICR = 0 ; SC0TXICR = 0 ; SC1RXICR = 0 ; SC1TXICR = 0 ; SC2RXICR = 0 ; SC2TXICR = 0 ; ASB2364_FPGA_REG_RESET_LAN = 0x0000 ; SyncExBus ( ) ; ASB2364_FPGA_REG_RESET_UART = 0x0000 ; SyncExBus ( ) ; ASB2364_FPGA_REG_RESET_I2C = 0x0000 ; SyncExBus ( ) ; ASB2364_FPGA_REG_RESET_USB = 0x0000 ; SyncExBus ( ) ; ASB2364_FPGA_REG_RESET_AV = 0x0000 ; SyncExBus ( ) ; defined ( CONFIG_ETHERNET_IRQ_LEVEL ) && ( CONFIG_EXT_SERIAL_IRQ_LEVEL != CONFIG_ETHERNET_IRQ_LEVEL ) set_intr_level ( XIRQ1 , NUM2GxICR_LEVEL ( CONFIG_EXT_SERIAL_IRQ_LEVEL ) ) ; set_intr_level ( XIRQ1 , NUM2GxICR_LEVEL ( CONFIG_ETHERNET_IRQ_LEVEL ) ) ; 