
W25Q_QSPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006928  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08006bc0  08006bc0  00007bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006bd8  08006bd8  00007bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08006bdc  08006bdc  00007bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000001c  24000000  08006be0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d0  2400001c  08006bfc  0000801c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  240000ec  08006bfc  000080ec  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000801c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00011854  00000000  00000000  0000804a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002676  00000000  00000000  0001989e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000e70  00000000  00000000  0001bf18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000ae9  00000000  00000000  0001cd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000032f4  00000000  00000000  0001d871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000129c9  00000000  00000000  00020b65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0016e13b  00000000  00000000  0003352e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001a1669  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003bcc  00000000  00000000  001a16ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000006c  00000000  00000000  001a5278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400001c 	.word	0x2400001c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08006ba8 	.word	0x08006ba8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000020 	.word	0x24000020
 80002d4:	08006ba8 	.word	0x08006ba8

080002d8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b08a      	sub	sp, #40	@ 0x28
 80002dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80002de:	f107 031c 	add.w	r3, r7, #28
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002ea:	463b      	mov	r3, r7
 80002ec:	2200      	movs	r2, #0
 80002ee:	601a      	str	r2, [r3, #0]
 80002f0:	605a      	str	r2, [r3, #4]
 80002f2:	609a      	str	r2, [r3, #8]
 80002f4:	60da      	str	r2, [r3, #12]
 80002f6:	611a      	str	r2, [r3, #16]
 80002f8:	615a      	str	r2, [r3, #20]
 80002fa:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002fc:	4b31      	ldr	r3, [pc, #196]	@ (80003c4 <MX_ADC1_Init+0xec>)
 80002fe:	4a32      	ldr	r2, [pc, #200]	@ (80003c8 <MX_ADC1_Init+0xf0>)
 8000300:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000302:	4b30      	ldr	r3, [pc, #192]	@ (80003c4 <MX_ADC1_Init+0xec>)
 8000304:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000308:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800030a:	4b2e      	ldr	r3, [pc, #184]	@ (80003c4 <MX_ADC1_Init+0xec>)
 800030c:	2208      	movs	r2, #8
 800030e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000310:	4b2c      	ldr	r3, [pc, #176]	@ (80003c4 <MX_ADC1_Init+0xec>)
 8000312:	2200      	movs	r2, #0
 8000314:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000316:	4b2b      	ldr	r3, [pc, #172]	@ (80003c4 <MX_ADC1_Init+0xec>)
 8000318:	2204      	movs	r2, #4
 800031a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800031c:	4b29      	ldr	r3, [pc, #164]	@ (80003c4 <MX_ADC1_Init+0xec>)
 800031e:	2200      	movs	r2, #0
 8000320:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000322:	4b28      	ldr	r3, [pc, #160]	@ (80003c4 <MX_ADC1_Init+0xec>)
 8000324:	2200      	movs	r2, #0
 8000326:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000328:	4b26      	ldr	r3, [pc, #152]	@ (80003c4 <MX_ADC1_Init+0xec>)
 800032a:	2201      	movs	r2, #1
 800032c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800032e:	4b25      	ldr	r3, [pc, #148]	@ (80003c4 <MX_ADC1_Init+0xec>)
 8000330:	2200      	movs	r2, #0
 8000332:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000334:	4b23      	ldr	r3, [pc, #140]	@ (80003c4 <MX_ADC1_Init+0xec>)
 8000336:	2200      	movs	r2, #0
 8000338:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800033a:	4b22      	ldr	r3, [pc, #136]	@ (80003c4 <MX_ADC1_Init+0xec>)
 800033c:	2200      	movs	r2, #0
 800033e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000340:	4b20      	ldr	r3, [pc, #128]	@ (80003c4 <MX_ADC1_Init+0xec>)
 8000342:	2200      	movs	r2, #0
 8000344:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000346:	4b1f      	ldr	r3, [pc, #124]	@ (80003c4 <MX_ADC1_Init+0xec>)
 8000348:	2200      	movs	r2, #0
 800034a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800034c:	4b1d      	ldr	r3, [pc, #116]	@ (80003c4 <MX_ADC1_Init+0xec>)
 800034e:	2200      	movs	r2, #0
 8000350:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000352:	4b1c      	ldr	r3, [pc, #112]	@ (80003c4 <MX_ADC1_Init+0xec>)
 8000354:	2200      	movs	r2, #0
 8000356:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 800035a:	4b1a      	ldr	r3, [pc, #104]	@ (80003c4 <MX_ADC1_Init+0xec>)
 800035c:	2201      	movs	r2, #1
 800035e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000360:	4818      	ldr	r0, [pc, #96]	@ (80003c4 <MX_ADC1_Init+0xec>)
 8000362:	f001 f899 	bl	8001498 <HAL_ADC_Init>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800036c:	f000 fa6f 	bl	800084e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000370:	2300      	movs	r3, #0
 8000372:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000374:	f107 031c 	add.w	r3, r7, #28
 8000378:	4619      	mov	r1, r3
 800037a:	4812      	ldr	r0, [pc, #72]	@ (80003c4 <MX_ADC1_Init+0xec>)
 800037c:	f002 f9f6 	bl	800276c <HAL_ADCEx_MultiModeConfigChannel>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000386:	f000 fa62 	bl	800084e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800038a:	4b10      	ldr	r3, [pc, #64]	@ (80003cc <MX_ADC1_Init+0xf4>)
 800038c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800038e:	2306      	movs	r3, #6
 8000390:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 8000392:	2306      	movs	r3, #6
 8000394:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000396:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800039a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800039c:	2304      	movs	r3, #4
 800039e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80003a0:	2300      	movs	r3, #0
 80003a2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80003a4:	2300      	movs	r3, #0
 80003a6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003a8:	463b      	mov	r3, r7
 80003aa:	4619      	mov	r1, r3
 80003ac:	4805      	ldr	r0, [pc, #20]	@ (80003c4 <MX_ADC1_Init+0xec>)
 80003ae:	f001 fc15 	bl	8001bdc <HAL_ADC_ConfigChannel>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d001      	beq.n	80003bc <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80003b8:	f000 fa49 	bl	800084e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003bc:	bf00      	nop
 80003be:	3728      	adds	r7, #40	@ 0x28
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	24000038 	.word	0x24000038
 80003c8:	40022000 	.word	0x40022000
 80003cc:	0c900008 	.word	0x0c900008

080003d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b0ba      	sub	sp, #232	@ 0xe8
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80003dc:	2200      	movs	r2, #0
 80003de:	601a      	str	r2, [r3, #0]
 80003e0:	605a      	str	r2, [r3, #4]
 80003e2:	609a      	str	r2, [r3, #8]
 80003e4:	60da      	str	r2, [r3, #12]
 80003e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80003e8:	f107 0310 	add.w	r3, r7, #16
 80003ec:	22c0      	movs	r2, #192	@ 0xc0
 80003ee:	2100      	movs	r1, #0
 80003f0:	4618      	mov	r0, r3
 80003f2:	f006 fbad 	bl	8006b50 <memset>
  if(adcHandle->Instance==ADC1)
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	4a2b      	ldr	r2, [pc, #172]	@ (80004a8 <HAL_ADC_MspInit+0xd8>)
 80003fc:	4293      	cmp	r3, r2
 80003fe:	d14f      	bne.n	80004a0 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000400:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 800040c:	2302      	movs	r3, #2
 800040e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 8000410:	230c      	movs	r3, #12
 8000412:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000414:	2302      	movs	r3, #2
 8000416:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000418:	2302      	movs	r3, #2
 800041a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800041c:	2302      	movs	r3, #2
 800041e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000420:	23c0      	movs	r3, #192	@ 0xc0
 8000422:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000424:	2320      	movs	r3, #32
 8000426:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000428:	2300      	movs	r3, #0
 800042a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800042c:	2300      	movs	r3, #0
 800042e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000432:	f107 0310 	add.w	r3, r7, #16
 8000436:	4618      	mov	r0, r3
 8000438:	f003 fe8c 	bl	8004154 <HAL_RCCEx_PeriphCLKConfig>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8000442:	f000 fa04 	bl	800084e <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000446:	4b19      	ldr	r3, [pc, #100]	@ (80004ac <HAL_ADC_MspInit+0xdc>)
 8000448:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800044c:	4a17      	ldr	r2, [pc, #92]	@ (80004ac <HAL_ADC_MspInit+0xdc>)
 800044e:	f043 0320 	orr.w	r3, r3, #32
 8000452:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000456:	4b15      	ldr	r3, [pc, #84]	@ (80004ac <HAL_ADC_MspInit+0xdc>)
 8000458:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800045c:	f003 0320 	and.w	r3, r3, #32
 8000460:	60fb      	str	r3, [r7, #12]
 8000462:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000464:	4b11      	ldr	r3, [pc, #68]	@ (80004ac <HAL_ADC_MspInit+0xdc>)
 8000466:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800046a:	4a10      	ldr	r2, [pc, #64]	@ (80004ac <HAL_ADC_MspInit+0xdc>)
 800046c:	f043 0301 	orr.w	r3, r3, #1
 8000470:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000474:	4b0d      	ldr	r3, [pc, #52]	@ (80004ac <HAL_ADC_MspInit+0xdc>)
 8000476:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800047a:	f003 0301 	and.w	r3, r3, #1
 800047e:	60bb      	str	r3, [r7, #8]
 8000480:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000482:	2340      	movs	r3, #64	@ 0x40
 8000484:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000488:	2303      	movs	r3, #3
 800048a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048e:	2300      	movs	r3, #0
 8000490:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000494:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000498:	4619      	mov	r1, r3
 800049a:	4805      	ldr	r0, [pc, #20]	@ (80004b0 <HAL_ADC_MspInit+0xe0>)
 800049c:	f002 fba0 	bl	8002be0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80004a0:	bf00      	nop
 80004a2:	37e8      	adds	r7, #232	@ 0xe8
 80004a4:	46bd      	mov	sp, r7
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	40022000 	.word	0x40022000
 80004ac:	58024400 	.word	0x58024400
 80004b0:	58020000 	.word	0x58020000

080004b4 <ReadPot>:
  }
}

/* USER CODE BEGIN 1 */
uint16_t ReadPot(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 80004ba:	4811      	ldr	r0, [pc, #68]	@ (8000500 <ReadPot+0x4c>)
 80004bc:	f001 f98e 	bl	80017dc <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80004c0:	f04f 31ff 	mov.w	r1, #4294967295
 80004c4:	480e      	ldr	r0, [pc, #56]	@ (8000500 <ReadPot+0x4c>)
 80004c6:	f001 fa87 	bl	80019d8 <HAL_ADC_PollForConversion>
    uint32_t raw = HAL_ADC_GetValue(&hadc1);   // 0..4095
 80004ca:	480d      	ldr	r0, [pc, #52]	@ (8000500 <ReadPot+0x4c>)
 80004cc:	f001 fb78 	bl	8001bc0 <HAL_ADC_GetValue>
 80004d0:	6078      	str	r0, [r7, #4]
    HAL_ADC_Stop(&hadc1);
 80004d2:	480b      	ldr	r0, [pc, #44]	@ (8000500 <ReadPot+0x4c>)
 80004d4:	f001 fa4c 	bl	8001970 <HAL_ADC_Stop>
    // Conversi√≥n a mV:
    // V = (raw / 4095) * 3300 mV
    uint32_t mv = (raw * 3300) / 4095;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	f640 42e4 	movw	r2, #3300	@ 0xce4
 80004de:	fb03 f202 	mul.w	r2, r3, r2
 80004e2:	4b08      	ldr	r3, [pc, #32]	@ (8000504 <ReadPot+0x50>)
 80004e4:	fba3 1302 	umull	r1, r3, r3, r2
 80004e8:	1ad2      	subs	r2, r2, r3
 80004ea:	0852      	lsrs	r2, r2, #1
 80004ec:	4413      	add	r3, r2
 80004ee:	0adb      	lsrs	r3, r3, #11
 80004f0:	603b      	str	r3, [r7, #0]

    return (uint16_t)mv;
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	b29b      	uxth	r3, r3
}
 80004f6:	4618      	mov	r0, r3
 80004f8:	3708      	adds	r7, #8
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	24000038 	.word	0x24000038
 8000504:	00100101 	.word	0x00100101

08000508 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000508:	b480      	push	{r7}
 800050a:	b087      	sub	sp, #28
 800050c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800050e:	4b30      	ldr	r3, [pc, #192]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 8000510:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000514:	4a2e      	ldr	r2, [pc, #184]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 8000516:	f043 0310 	orr.w	r3, r3, #16
 800051a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800051e:	4b2c      	ldr	r3, [pc, #176]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 8000520:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000524:	f003 0310 	and.w	r3, r3, #16
 8000528:	617b      	str	r3, [r7, #20]
 800052a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800052c:	4b28      	ldr	r3, [pc, #160]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 800052e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000532:	4a27      	ldr	r2, [pc, #156]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 8000534:	f043 0304 	orr.w	r3, r3, #4
 8000538:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800053c:	4b24      	ldr	r3, [pc, #144]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 800053e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000542:	f003 0304 	and.w	r3, r3, #4
 8000546:	613b      	str	r3, [r7, #16]
 8000548:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800054a:	4b21      	ldr	r3, [pc, #132]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 800054c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000550:	4a1f      	ldr	r2, [pc, #124]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 8000552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000556:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800055a:	4b1d      	ldr	r3, [pc, #116]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 800055c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000560:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000564:	60fb      	str	r3, [r7, #12]
 8000566:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000568:	4b19      	ldr	r3, [pc, #100]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 800056a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800056e:	4a18      	ldr	r2, [pc, #96]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 8000570:	f043 0301 	orr.w	r3, r3, #1
 8000574:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000578:	4b15      	ldr	r3, [pc, #84]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 800057a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800057e:	f003 0301 	and.w	r3, r3, #1
 8000582:	60bb      	str	r3, [r7, #8]
 8000584:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000586:	4b12      	ldr	r3, [pc, #72]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 8000588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800058c:	4a10      	ldr	r2, [pc, #64]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 800058e:	f043 0302 	orr.w	r3, r3, #2
 8000592:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000596:	4b0e      	ldr	r3, [pc, #56]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 8000598:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800059c:	f003 0302 	and.w	r3, r3, #2
 80005a0:	607b      	str	r3, [r7, #4]
 80005a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005a4:	4b0a      	ldr	r3, [pc, #40]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 80005a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005aa:	4a09      	ldr	r2, [pc, #36]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 80005ac:	f043 0308 	orr.w	r3, r3, #8
 80005b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80005b4:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <MX_GPIO_Init+0xc8>)
 80005b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005ba:	f003 0308 	and.w	r3, r3, #8
 80005be:	603b      	str	r3, [r7, #0]
 80005c0:	683b      	ldr	r3, [r7, #0]

}
 80005c2:	bf00      	nop
 80005c4:	371c      	adds	r7, #28
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	58024400 	.word	0x58024400

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80005da:	f000 f8ff 	bl	80007dc <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80005de:	4b40      	ldr	r3, [pc, #256]	@ (80006e0 <main+0x10c>)
 80005e0:	695b      	ldr	r3, [r3, #20]
 80005e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d11b      	bne.n	8000622 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005ea:	f3bf 8f4f 	dsb	sy
}
 80005ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005f0:	f3bf 8f6f 	isb	sy
}
 80005f4:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80005f6:	4b3a      	ldr	r3, [pc, #232]	@ (80006e0 <main+0x10c>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80005fe:	f3bf 8f4f 	dsb	sy
}
 8000602:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000604:	f3bf 8f6f 	isb	sy
}
 8000608:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800060a:	4b35      	ldr	r3, [pc, #212]	@ (80006e0 <main+0x10c>)
 800060c:	695b      	ldr	r3, [r3, #20]
 800060e:	4a34      	ldr	r2, [pc, #208]	@ (80006e0 <main+0x10c>)
 8000610:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000614:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000616:	f3bf 8f4f 	dsb	sy
}
 800061a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800061c:	f3bf 8f6f 	isb	sy
}
 8000620:	e000      	b.n	8000624 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000622:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000624:	4b2e      	ldr	r3, [pc, #184]	@ (80006e0 <main+0x10c>)
 8000626:	695b      	ldr	r3, [r3, #20]
 8000628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800062c:	2b00      	cmp	r3, #0
 800062e:	d138      	bne.n	80006a2 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000630:	4b2b      	ldr	r3, [pc, #172]	@ (80006e0 <main+0x10c>)
 8000632:	2200      	movs	r2, #0
 8000634:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000638:	f3bf 8f4f 	dsb	sy
}
 800063c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800063e:	4b28      	ldr	r3, [pc, #160]	@ (80006e0 <main+0x10c>)
 8000640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000644:	60bb      	str	r3, [r7, #8]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	0b5b      	lsrs	r3, r3, #13
 800064a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800064e:	607b      	str	r3, [r7, #4]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	08db      	lsrs	r3, r3, #3
 8000654:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000658:	603b      	str	r3, [r7, #0]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	015a      	lsls	r2, r3, #5
 800065e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000662:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000664:	683a      	ldr	r2, [r7, #0]
 8000666:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000668:	491d      	ldr	r1, [pc, #116]	@ (80006e0 <main+0x10c>)
 800066a:	4313      	orrs	r3, r2
 800066c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	1e5a      	subs	r2, r3, #1
 8000674:	603a      	str	r2, [r7, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d1ef      	bne.n	800065a <main+0x86>
    } while(sets-- != 0U);
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	1e5a      	subs	r2, r3, #1
 800067e:	607a      	str	r2, [r7, #4]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1e5      	bne.n	8000650 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000684:	f3bf 8f4f 	dsb	sy
}
 8000688:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800068a:	4b15      	ldr	r3, [pc, #84]	@ (80006e0 <main+0x10c>)
 800068c:	695b      	ldr	r3, [r3, #20]
 800068e:	4a14      	ldr	r2, [pc, #80]	@ (80006e0 <main+0x10c>)
 8000690:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000694:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000696:	f3bf 8f4f 	dsb	sy
}
 800069a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800069c:	f3bf 8f6f 	isb	sy
}
 80006a0:	e000      	b.n	80006a4 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80006a2:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a4:	f000 fbd0 	bl	8000e48 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a8:	f000 f81c 	bl	80006e4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ac:	f7ff ff2c 	bl	8000508 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 80006b0:	f000 f8da 	bl	8000868 <MX_QUADSPI_Init>
  MX_ADC1_Init();
 80006b4:	f7ff fe10 	bl	80002d8 <MX_ADC1_Init>
//  JumpToApplication();
//
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80006b8:	2000      	movs	r0, #0
 80006ba:	f000 fafb 	bl	8000cb4 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80006be:	2001      	movs	r0, #1
 80006c0:	f000 faf8 	bl	8000cb4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80006c4:	2002      	movs	r0, #2
 80006c6:	f000 faf5 	bl	8000cb4 <BSP_LED_Init>

//  if (QSPI_Set_Status_Config(&hqspi) != HAL_OK) Error_Handler();
//  if (QSPI_EnableMemoryMapped_1_4_4(&hqspi) != HAL_OK) Error_Handler();
//  memcpy(readbuf, buf, sizeof(buf));

  uint16_t val = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	81fb      	strh	r3, [r7, #14]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(50);
 80006ce:	2032      	movs	r0, #50	@ 0x32
 80006d0:	f000 fc4c 	bl	8000f6c <HAL_Delay>
	  val = ReadPot();
 80006d4:	f7ff feee 	bl	80004b4 <ReadPot>
 80006d8:	4603      	mov	r3, r0
 80006da:	81fb      	strh	r3, [r7, #14]
	  HAL_Delay(50);
 80006dc:	bf00      	nop
 80006de:	e7f6      	b.n	80006ce <main+0xfa>
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b09c      	sub	sp, #112	@ 0x70
 80006e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ee:	224c      	movs	r2, #76	@ 0x4c
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f006 fa2c 	bl	8006b50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2220      	movs	r2, #32
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f006 fa26 	bl	8006b50 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000704:	2002      	movs	r0, #2
 8000706:	f002 fc35 	bl	8002f74 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800070a:	2300      	movs	r3, #0
 800070c:	603b      	str	r3, [r7, #0]
 800070e:	4b31      	ldr	r3, [pc, #196]	@ (80007d4 <SystemClock_Config+0xf0>)
 8000710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000712:	4a30      	ldr	r2, [pc, #192]	@ (80007d4 <SystemClock_Config+0xf0>)
 8000714:	f023 0301 	bic.w	r3, r3, #1
 8000718:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800071a:	4b2e      	ldr	r3, [pc, #184]	@ (80007d4 <SystemClock_Config+0xf0>)
 800071c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	603b      	str	r3, [r7, #0]
 8000724:	4b2c      	ldr	r3, [pc, #176]	@ (80007d8 <SystemClock_Config+0xf4>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	4a2b      	ldr	r2, [pc, #172]	@ (80007d8 <SystemClock_Config+0xf4>)
 800072a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800072e:	6193      	str	r3, [r2, #24]
 8000730:	4b29      	ldr	r3, [pc, #164]	@ (80007d8 <SystemClock_Config+0xf4>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800073c:	bf00      	nop
 800073e:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <SystemClock_Config+0xf4>)
 8000740:	699b      	ldr	r3, [r3, #24]
 8000742:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000746:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800074a:	d1f8      	bne.n	800073e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800074c:	2301      	movs	r3, #1
 800074e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000750:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000754:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000756:	2302      	movs	r3, #2
 8000758:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800075a:	2302      	movs	r3, #2
 800075c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 800075e:	2302      	movs	r3, #2
 8000760:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000762:	2340      	movs	r3, #64	@ 0x40
 8000764:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000766:	2302      	movs	r3, #2
 8000768:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800076a:	2304      	movs	r3, #4
 800076c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800076e:	2302      	movs	r3, #2
 8000770:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000772:	230c      	movs	r3, #12
 8000774:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000776:	2300      	movs	r3, #0
 8000778:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800077e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000782:	4618      	mov	r0, r3
 8000784:	f002 fcea 	bl	800315c <HAL_RCC_OscConfig>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800078e:	f000 f85e 	bl	800084e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000792:	233f      	movs	r3, #63	@ 0x3f
 8000794:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000796:	2303      	movs	r3, #3
 8000798:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800079a:	2300      	movs	r3, #0
 800079c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800079e:	2308      	movs	r3, #8
 80007a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007a2:	2340      	movs	r3, #64	@ 0x40
 80007a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007a6:	2340      	movs	r3, #64	@ 0x40
 80007a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007ae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007b0:	2340      	movs	r3, #64	@ 0x40
 80007b2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	2102      	movs	r1, #2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f003 f929 	bl	8003a10 <HAL_RCC_ClockConfig>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80007c4:	f000 f843 	bl	800084e <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80007c8:	f003 fad8 	bl	8003d7c <HAL_RCC_EnableCSS>
}
 80007cc:	bf00      	nop
 80007ce:	3770      	adds	r7, #112	@ 0x70
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	58000400 	.word	0x58000400
 80007d8:	58024800 	.word	0x58024800

080007dc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b084      	sub	sp, #16
 80007e0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80007e2:	463b      	mov	r3, r7
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80007ee:	f002 f97f 	bl	8002af0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80007f2:	2301      	movs	r3, #1
 80007f4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x90000000;
 80007fa:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 80007fe:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 8000800:	2318      	movs	r3, #24
 8000802:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000808:	2300      	movs	r3, #0
 800080a:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800080c:	2303      	movs	r3, #3
 800080e:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000810:	2301      	movs	r3, #1
 8000812:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000814:	2300      	movs	r3, #0
 8000816:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000818:	2301      	movs	r3, #1
 800081a:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800081c:	2301      	movs	r3, #1
 800081e:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000820:	463b      	mov	r3, r7
 8000822:	4618      	mov	r0, r3
 8000824:	f002 f99c 	bl	8002b60 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000828:	2301      	movs	r3, #1
 800082a:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.Size = MPU_REGION_SIZE_1MB;
 800082c:	2313      	movs	r3, #19
 800082e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000830:	2300      	movs	r3, #0
 8000832:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000834:	2300      	movs	r3, #0
 8000836:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000838:	463b      	mov	r3, r7
 800083a:	4618      	mov	r0, r3
 800083c:	f002 f990 	bl	8002b60 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000840:	2004      	movs	r0, #4
 8000842:	f002 f96d 	bl	8002b20 <HAL_MPU_Enable>

}
 8000846:	bf00      	nop
 8000848:	3710      	adds	r7, #16
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800084e:	b580      	push	{r7, lr}
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

  // Si ocurre un error en cualquier paso
  BSP_LED_Off(LED_GREEN);
 8000852:	2000      	movs	r0, #0
 8000854:	f000 face 	bl	8000df4 <BSP_LED_Off>
  BSP_LED_Off(LED_YELLOW);
 8000858:	2001      	movs	r0, #1
 800085a:	f000 facb 	bl	8000df4 <BSP_LED_Off>
  BSP_LED_On(LED_RED); // Fallo: LED Rojo Encendido Fijo
 800085e:	2002      	movs	r0, #2
 8000860:	f000 fa9e 	bl	8000da0 <BSP_LED_On>
  while(1){
 8000864:	bf00      	nop
 8000866:	e7fd      	b.n	8000864 <Error_Handler+0x16>

08000868 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_Init 0 */
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */
  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 800086c:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <MX_QUADSPI_Init+0x50>)
 800086e:	4a13      	ldr	r2, [pc, #76]	@ (80008bc <MX_QUADSPI_Init+0x54>)
 8000870:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000872:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <MX_QUADSPI_Init+0x50>)
 8000874:	2201      	movs	r2, #1
 8000876:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000878:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <MX_QUADSPI_Init+0x50>)
 800087a:	2204      	movs	r2, #4
 800087c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800087e:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <MX_QUADSPI_Init+0x50>)
 8000880:	2210      	movs	r2, #16
 8000882:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000884:	4b0c      	ldr	r3, [pc, #48]	@ (80008b8 <MX_QUADSPI_Init+0x50>)
 8000886:	2218      	movs	r2, #24
 8000888:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800088a:	4b0b      	ldr	r3, [pc, #44]	@ (80008b8 <MX_QUADSPI_Init+0x50>)
 800088c:	2200      	movs	r2, #0
 800088e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000890:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <MX_QUADSPI_Init+0x50>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000896:	4b08      	ldr	r3, [pc, #32]	@ (80008b8 <MX_QUADSPI_Init+0x50>)
 8000898:	2200      	movs	r2, #0
 800089a:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800089c:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <MX_QUADSPI_Init+0x50>)
 800089e:	2200      	movs	r2, #0
 80008a0:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80008a2:	4805      	ldr	r0, [pc, #20]	@ (80008b8 <MX_QUADSPI_Init+0x50>)
 80008a4:	f002 fba0 	bl	8002fe8 <HAL_QSPI_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80008ae:	f7ff ffce 	bl	800084e <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
  /* USER CODE END QUADSPI_Init 2 */

}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	2400009c 	.word	0x2400009c
 80008bc:	52005000 	.word	0x52005000

080008c0 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b0bc      	sub	sp, #240	@ 0xf0
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]
 80008d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008d8:	f107 0318 	add.w	r3, r7, #24
 80008dc:	22c0      	movs	r2, #192	@ 0xc0
 80008de:	2100      	movs	r1, #0
 80008e0:	4618      	mov	r0, r3
 80008e2:	f006 f935 	bl	8006b50 <memset>
  if(qspiHandle->Instance==QUADSPI)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a55      	ldr	r2, [pc, #340]	@ (8000a40 <HAL_QSPI_MspInit+0x180>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	f040 80a3 	bne.w	8000a38 <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */
  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80008f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80008f6:	f04f 0300 	mov.w	r3, #0
 80008fa:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 80008fe:	2300      	movs	r3, #0
 8000900:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000902:	f107 0318 	add.w	r3, r7, #24
 8000906:	4618      	mov	r0, r3
 8000908:	f003 fc24 	bl	8004154 <HAL_RCCEx_PeriphCLKConfig>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8000912:	f7ff ff9c 	bl	800084e <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000916:	4b4b      	ldr	r3, [pc, #300]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 8000918:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800091c:	4a49      	ldr	r2, [pc, #292]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 800091e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000922:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000926:	4b47      	ldr	r3, [pc, #284]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 8000928:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800092c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000930:	617b      	str	r3, [r7, #20]
 8000932:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000934:	4b43      	ldr	r3, [pc, #268]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 8000936:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800093a:	4a42      	ldr	r2, [pc, #264]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 800093c:	f043 0310 	orr.w	r3, r3, #16
 8000940:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000944:	4b3f      	ldr	r3, [pc, #252]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 8000946:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800094a:	f003 0310 	and.w	r3, r3, #16
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000952:	4b3c      	ldr	r3, [pc, #240]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 8000954:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000958:	4a3a      	ldr	r2, [pc, #232]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 800095a:	f043 0302 	orr.w	r3, r3, #2
 800095e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000962:	4b38      	ldr	r3, [pc, #224]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 8000964:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000968:	f003 0302 	and.w	r3, r3, #2
 800096c:	60fb      	str	r3, [r7, #12]
 800096e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000970:	4b34      	ldr	r3, [pc, #208]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 8000972:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000976:	4a33      	ldr	r2, [pc, #204]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 8000978:	f043 0308 	orr.w	r3, r3, #8
 800097c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000980:	4b30      	ldr	r3, [pc, #192]	@ (8000a44 <HAL_QSPI_MspInit+0x184>)
 8000982:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000986:	f003 0308 	and.w	r3, r3, #8
 800098a:	60bb      	str	r3, [r7, #8]
 800098c:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800098e:	2304      	movs	r3, #4
 8000990:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000994:	2302      	movs	r3, #2
 8000996:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a0:	2303      	movs	r3, #3
 80009a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80009a6:	2309      	movs	r3, #9
 80009a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009ac:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80009b0:	4619      	mov	r1, r3
 80009b2:	4825      	ldr	r0, [pc, #148]	@ (8000a48 <HAL_QSPI_MspInit+0x188>)
 80009b4:	f002 f914 	bl	8002be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80009b8:	2304      	movs	r3, #4
 80009ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009be:	2302      	movs	r3, #2
 80009c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ca:	2303      	movs	r3, #3
 80009cc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80009d0:	2309      	movs	r3, #9
 80009d2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80009da:	4619      	mov	r1, r3
 80009dc:	481b      	ldr	r0, [pc, #108]	@ (8000a4c <HAL_QSPI_MspInit+0x18c>)
 80009de:	f002 f8ff 	bl	8002be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80009e2:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80009e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ea:	2302      	movs	r3, #2
 80009ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009f6:	2303      	movs	r3, #3
 80009f8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80009fc:	2309      	movs	r3, #9
 80009fe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a02:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a06:	4619      	mov	r1, r3
 8000a08:	4811      	ldr	r0, [pc, #68]	@ (8000a50 <HAL_QSPI_MspInit+0x190>)
 8000a0a:	f002 f8e9 	bl	8002be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a0e:	2340      	movs	r3, #64	@ 0x40
 8000a10:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a14:	2302      	movs	r3, #2
 8000a16:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a20:	2303      	movs	r3, #3
 8000a22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000a26:	230a      	movs	r3, #10
 8000a28:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a2c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a30:	4619      	mov	r1, r3
 8000a32:	4806      	ldr	r0, [pc, #24]	@ (8000a4c <HAL_QSPI_MspInit+0x18c>)
 8000a34:	f002 f8d4 	bl	8002be0 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */
  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000a38:	bf00      	nop
 8000a3a:	37f0      	adds	r7, #240	@ 0xf0
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	52005000 	.word	0x52005000
 8000a44:	58024400 	.word	0x58024400
 8000a48:	58021000 	.word	0x58021000
 8000a4c:	58020400 	.word	0x58020400
 8000a50:	58020c00 	.word	0x58020c00

08000a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a84 <HAL_MspInit+0x30>)
 8000a5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a60:	4a08      	ldr	r2, [pc, #32]	@ (8000a84 <HAL_MspInit+0x30>)
 8000a62:	f043 0302 	orr.w	r3, r3, #2
 8000a66:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a6a:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <HAL_MspInit+0x30>)
 8000a6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a70:	f003 0302 	and.w	r3, r3, #2
 8000a74:	607b      	str	r3, [r7, #4]
 8000a76:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a78:	bf00      	nop
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	58024400 	.word	0x58024400

08000a88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8000a8c:	f003 fb46 	bl	800411c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <NMI_Handler+0x8>

08000a94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <HardFault_Handler+0x4>

08000a9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <MemManage_Handler+0x4>

08000aa4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <BusFault_Handler+0x4>

08000aac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <UsageFault_Handler+0x4>

08000ab4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr

08000ac2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr

08000ad0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr

08000ade <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ae2:	f000 fa23 	bl	8000f2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
	...

08000aec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000af0:	4b43      	ldr	r3, [pc, #268]	@ (8000c00 <SystemInit+0x114>)
 8000af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000af6:	4a42      	ldr	r2, [pc, #264]	@ (8000c00 <SystemInit+0x114>)
 8000af8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000afc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b00:	4b40      	ldr	r3, [pc, #256]	@ (8000c04 <SystemInit+0x118>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f003 030f 	and.w	r3, r3, #15
 8000b08:	2b06      	cmp	r3, #6
 8000b0a:	d807      	bhi.n	8000b1c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b0c:	4b3d      	ldr	r3, [pc, #244]	@ (8000c04 <SystemInit+0x118>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f023 030f 	bic.w	r3, r3, #15
 8000b14:	4a3b      	ldr	r2, [pc, #236]	@ (8000c04 <SystemInit+0x118>)
 8000b16:	f043 0307 	orr.w	r3, r3, #7
 8000b1a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8000c08 <SystemInit+0x11c>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a39      	ldr	r2, [pc, #228]	@ (8000c08 <SystemInit+0x11c>)
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000b28:	4b37      	ldr	r3, [pc, #220]	@ (8000c08 <SystemInit+0x11c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000b2e:	4b36      	ldr	r3, [pc, #216]	@ (8000c08 <SystemInit+0x11c>)
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	4935      	ldr	r1, [pc, #212]	@ (8000c08 <SystemInit+0x11c>)
 8000b34:	4b35      	ldr	r3, [pc, #212]	@ (8000c0c <SystemInit+0x120>)
 8000b36:	4013      	ands	r3, r2
 8000b38:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b3a:	4b32      	ldr	r3, [pc, #200]	@ (8000c04 <SystemInit+0x118>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f003 0308 	and.w	r3, r3, #8
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d007      	beq.n	8000b56 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b46:	4b2f      	ldr	r3, [pc, #188]	@ (8000c04 <SystemInit+0x118>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f023 030f 	bic.w	r3, r3, #15
 8000b4e:	4a2d      	ldr	r2, [pc, #180]	@ (8000c04 <SystemInit+0x118>)
 8000b50:	f043 0307 	orr.w	r3, r3, #7
 8000b54:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b56:	4b2c      	ldr	r3, [pc, #176]	@ (8000c08 <SystemInit+0x11c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b5c:	4b2a      	ldr	r3, [pc, #168]	@ (8000c08 <SystemInit+0x11c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b62:	4b29      	ldr	r3, [pc, #164]	@ (8000c08 <SystemInit+0x11c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b68:	4b27      	ldr	r3, [pc, #156]	@ (8000c08 <SystemInit+0x11c>)
 8000b6a:	4a29      	ldr	r2, [pc, #164]	@ (8000c10 <SystemInit+0x124>)
 8000b6c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b6e:	4b26      	ldr	r3, [pc, #152]	@ (8000c08 <SystemInit+0x11c>)
 8000b70:	4a28      	ldr	r2, [pc, #160]	@ (8000c14 <SystemInit+0x128>)
 8000b72:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b74:	4b24      	ldr	r3, [pc, #144]	@ (8000c08 <SystemInit+0x11c>)
 8000b76:	4a28      	ldr	r2, [pc, #160]	@ (8000c18 <SystemInit+0x12c>)
 8000b78:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b7a:	4b23      	ldr	r3, [pc, #140]	@ (8000c08 <SystemInit+0x11c>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b80:	4b21      	ldr	r3, [pc, #132]	@ (8000c08 <SystemInit+0x11c>)
 8000b82:	4a25      	ldr	r2, [pc, #148]	@ (8000c18 <SystemInit+0x12c>)
 8000b84:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b86:	4b20      	ldr	r3, [pc, #128]	@ (8000c08 <SystemInit+0x11c>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000c08 <SystemInit+0x11c>)
 8000b8e:	4a22      	ldr	r2, [pc, #136]	@ (8000c18 <SystemInit+0x12c>)
 8000b90:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b92:	4b1d      	ldr	r3, [pc, #116]	@ (8000c08 <SystemInit+0x11c>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b98:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <SystemInit+0x11c>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a1a      	ldr	r2, [pc, #104]	@ (8000c08 <SystemInit+0x11c>)
 8000b9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ba2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000ba4:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <SystemInit+0x11c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000baa:	4b1c      	ldr	r3, [pc, #112]	@ (8000c1c <SystemInit+0x130>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	4b1c      	ldr	r3, [pc, #112]	@ (8000c20 <SystemInit+0x134>)
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000bb6:	d202      	bcs.n	8000bbe <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c24 <SystemInit+0x138>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000bbe:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <SystemInit+0x11c>)
 8000bc0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d113      	bne.n	8000bf4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bcc:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <SystemInit+0x11c>)
 8000bce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bd2:	4a0d      	ldr	r2, [pc, #52]	@ (8000c08 <SystemInit+0x11c>)
 8000bd4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bd8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bdc:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <SystemInit+0x13c>)
 8000bde:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000be2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000be4:	4b08      	ldr	r3, [pc, #32]	@ (8000c08 <SystemInit+0x11c>)
 8000be6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bea:	4a07      	ldr	r2, [pc, #28]	@ (8000c08 <SystemInit+0x11c>)
 8000bec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000bf0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	e000ed00 	.word	0xe000ed00
 8000c04:	52002000 	.word	0x52002000
 8000c08:	58024400 	.word	0x58024400
 8000c0c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c10:	02020200 	.word	0x02020200
 8000c14:	01ff0000 	.word	0x01ff0000
 8000c18:	01010280 	.word	0x01010280
 8000c1c:	5c001000 	.word	0x5c001000
 8000c20:	ffff0000 	.word	0xffff0000
 8000c24:	51008108 	.word	0x51008108
 8000c28:	52004000 	.word	0x52004000

08000c2c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000c30:	4b09      	ldr	r3, [pc, #36]	@ (8000c58 <ExitRun0Mode+0x2c>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	4a08      	ldr	r2, [pc, #32]	@ (8000c58 <ExitRun0Mode+0x2c>)
 8000c36:	f043 0302 	orr.w	r3, r3, #2
 8000c3a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c3c:	bf00      	nop
 8000c3e:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <ExitRun0Mode+0x2c>)
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d0f9      	beq.n	8000c3e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c4a:	bf00      	nop
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	58024800 	.word	0x58024800

08000c5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000c5c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000c98 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000c60:	f7ff ffe4 	bl	8000c2c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c64:	f7ff ff42 	bl	8000aec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c68:	480c      	ldr	r0, [pc, #48]	@ (8000c9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c6a:	490d      	ldr	r1, [pc, #52]	@ (8000ca0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c70:	e002      	b.n	8000c78 <LoopCopyDataInit>

08000c72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c76:	3304      	adds	r3, #4

08000c78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c7c:	d3f9      	bcc.n	8000c72 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c80:	4c0a      	ldr	r4, [pc, #40]	@ (8000cac <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c84:	e001      	b.n	8000c8a <LoopFillZerobss>

08000c86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c88:	3204      	adds	r2, #4

08000c8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c8c:	d3fb      	bcc.n	8000c86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c8e:	f005 ff67 	bl	8006b60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c92:	f7ff fc9f 	bl	80005d4 <main>
  bx  lr
 8000c96:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c98:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000c9c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000ca0:	2400001c 	.word	0x2400001c
  ldr r2, =_sidata
 8000ca4:	08006be0 	.word	0x08006be0
  ldr r2, =_sbss
 8000ca8:	2400001c 	.word	0x2400001c
  ldr r4, =_ebss
 8000cac:	240000ec 	.word	0x240000ec

08000cb0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cb0:	e7fe      	b.n	8000cb0 <ADC3_IRQHandler>
	...

08000cb4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b08c      	sub	sp, #48	@ 0x30
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d009      	beq.n	8000cdc <BSP_LED_Init+0x28>
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d006      	beq.n	8000cdc <BSP_LED_Init+0x28>
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	d003      	beq.n	8000cdc <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000cd4:	f06f 0301 	mvn.w	r3, #1
 8000cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cda:	e055      	b.n	8000d88 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000cdc:	79fb      	ldrb	r3, [r7, #7]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d10f      	bne.n	8000d02 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000ce2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d94 <BSP_LED_Init+0xe0>)
 8000ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ce8:	4a2a      	ldr	r2, [pc, #168]	@ (8000d94 <BSP_LED_Init+0xe0>)
 8000cea:	f043 0302 	orr.w	r3, r3, #2
 8000cee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cf2:	4b28      	ldr	r3, [pc, #160]	@ (8000d94 <BSP_LED_Init+0xe0>)
 8000cf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cf8:	f003 0302 	and.w	r3, r3, #2
 8000cfc:	617b      	str	r3, [r7, #20]
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	e021      	b.n	8000d46 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d10f      	bne.n	8000d28 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000d08:	4b22      	ldr	r3, [pc, #136]	@ (8000d94 <BSP_LED_Init+0xe0>)
 8000d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d0e:	4a21      	ldr	r2, [pc, #132]	@ (8000d94 <BSP_LED_Init+0xe0>)
 8000d10:	f043 0310 	orr.w	r3, r3, #16
 8000d14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d18:	4b1e      	ldr	r3, [pc, #120]	@ (8000d94 <BSP_LED_Init+0xe0>)
 8000d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1e:	f003 0310 	and.w	r3, r3, #16
 8000d22:	613b      	str	r3, [r7, #16]
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	e00e      	b.n	8000d46 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000d28:	4b1a      	ldr	r3, [pc, #104]	@ (8000d94 <BSP_LED_Init+0xe0>)
 8000d2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d2e:	4a19      	ldr	r2, [pc, #100]	@ (8000d94 <BSP_LED_Init+0xe0>)
 8000d30:	f043 0302 	orr.w	r3, r3, #2
 8000d34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d38:	4b16      	ldr	r3, [pc, #88]	@ (8000d94 <BSP_LED_Init+0xe0>)
 8000d3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d3e:	f003 0302 	and.w	r3, r3, #2
 8000d42:	60fb      	str	r3, [r7, #12]
 8000d44:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	4a13      	ldr	r2, [pc, #76]	@ (8000d98 <BSP_LED_Init+0xe4>)
 8000d4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d4e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000d50:	2301      	movs	r3, #1
 8000d52:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d9c <BSP_LED_Init+0xe8>)
 8000d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d64:	f107 0218 	add.w	r2, r7, #24
 8000d68:	4611      	mov	r1, r2
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f001 ff38 	bl	8002be0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	4a0a      	ldr	r2, [pc, #40]	@ (8000d9c <BSP_LED_Init+0xe8>)
 8000d74:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	4a07      	ldr	r2, [pc, #28]	@ (8000d98 <BSP_LED_Init+0xe4>)
 8000d7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d80:	2200      	movs	r2, #0
 8000d82:	4619      	mov	r1, r3
 8000d84:	f002 f8dc 	bl	8002f40 <HAL_GPIO_WritePin>
  }

  return ret;
 8000d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3730      	adds	r7, #48	@ 0x30
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	58024400 	.word	0x58024400
 8000d98:	08006bd0 	.word	0x08006bd0
 8000d9c:	24000008 	.word	0x24000008

08000da0 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d009      	beq.n	8000dc8 <BSP_LED_On+0x28>
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d006      	beq.n	8000dc8 <BSP_LED_On+0x28>
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d003      	beq.n	8000dc8 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000dc0:	f06f 0301 	mvn.w	r3, #1
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	e00b      	b.n	8000de0 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	4a08      	ldr	r2, [pc, #32]	@ (8000dec <BSP_LED_On+0x4c>)
 8000dcc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	4a07      	ldr	r2, [pc, #28]	@ (8000df0 <BSP_LED_On+0x50>)
 8000dd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dd8:	2201      	movs	r2, #1
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f002 f8b0 	bl	8002f40 <HAL_GPIO_WritePin>
  }

  return ret;
 8000de0:	68fb      	ldr	r3, [r7, #12]
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	24000008 	.word	0x24000008
 8000df0:	08006bd0 	.word	0x08006bd0

08000df4 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d009      	beq.n	8000e1c <BSP_LED_Off+0x28>
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d006      	beq.n	8000e1c <BSP_LED_Off+0x28>
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d003      	beq.n	8000e1c <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000e14:	f06f 0301 	mvn.w	r3, #1
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	e00b      	b.n	8000e34 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000e1c:	79fb      	ldrb	r3, [r7, #7]
 8000e1e:	4a08      	ldr	r2, [pc, #32]	@ (8000e40 <BSP_LED_Off+0x4c>)
 8000e20:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e24:	79fb      	ldrb	r3, [r7, #7]
 8000e26:	4a07      	ldr	r2, [pc, #28]	@ (8000e44 <BSP_LED_Off+0x50>)
 8000e28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	4619      	mov	r1, r3
 8000e30:	f002 f886 	bl	8002f40 <HAL_GPIO_WritePin>
  }

  return ret;
 8000e34:	68fb      	ldr	r3, [r7, #12]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	24000008 	.word	0x24000008
 8000e44:	08006bd0 	.word	0x08006bd0

08000e48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e4e:	2003      	movs	r0, #3
 8000e50:	f001 fe1c 	bl	8002a8c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000e54:	f002 ffa2 	bl	8003d9c <HAL_RCC_GetSysClockFreq>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <HAL_Init+0x68>)
 8000e5c:	699b      	ldr	r3, [r3, #24]
 8000e5e:	0a1b      	lsrs	r3, r3, #8
 8000e60:	f003 030f 	and.w	r3, r3, #15
 8000e64:	4913      	ldr	r1, [pc, #76]	@ (8000eb4 <HAL_Init+0x6c>)
 8000e66:	5ccb      	ldrb	r3, [r1, r3]
 8000e68:	f003 031f 	and.w	r3, r3, #31
 8000e6c:	fa22 f303 	lsr.w	r3, r2, r3
 8000e70:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000e72:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <HAL_Init+0x68>)
 8000e74:	699b      	ldr	r3, [r3, #24]
 8000e76:	f003 030f 	and.w	r3, r3, #15
 8000e7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000eb4 <HAL_Init+0x6c>)
 8000e7c:	5cd3      	ldrb	r3, [r2, r3]
 8000e7e:	f003 031f 	and.w	r3, r3, #31
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	fa22 f303 	lsr.w	r3, r2, r3
 8000e88:	4a0b      	ldr	r2, [pc, #44]	@ (8000eb8 <HAL_Init+0x70>)
 8000e8a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000e8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000ebc <HAL_Init+0x74>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e92:	2000      	movs	r0, #0
 8000e94:	f000 f814 	bl	8000ec0 <HAL_InitTick>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e002      	b.n	8000ea8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000ea2:	f7ff fdd7 	bl	8000a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea6:	2300      	movs	r3, #0
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	58024400 	.word	0x58024400
 8000eb4:	08006bc0 	.word	0x08006bc0
 8000eb8:	24000004 	.word	0x24000004
 8000ebc:	24000000 	.word	0x24000000

08000ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000ec8:	4b15      	ldr	r3, [pc, #84]	@ (8000f20 <HAL_InitTick+0x60>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d101      	bne.n	8000ed4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e021      	b.n	8000f18 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000ed4:	4b13      	ldr	r3, [pc, #76]	@ (8000f24 <HAL_InitTick+0x64>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b11      	ldr	r3, [pc, #68]	@ (8000f20 <HAL_InitTick+0x60>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	4619      	mov	r1, r3
 8000ede:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eea:	4618      	mov	r0, r3
 8000eec:	f001 fdf3 	bl	8002ad6 <HAL_SYSTICK_Config>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e00e      	b.n	8000f18 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b0f      	cmp	r3, #15
 8000efe:	d80a      	bhi.n	8000f16 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f00:	2200      	movs	r2, #0
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	f04f 30ff 	mov.w	r0, #4294967295
 8000f08:	f001 fdcb 	bl	8002aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f0c:	4a06      	ldr	r2, [pc, #24]	@ (8000f28 <HAL_InitTick+0x68>)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f12:	2300      	movs	r3, #0
 8000f14:	e000      	b.n	8000f18 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	24000018 	.word	0x24000018
 8000f24:	24000000 	.word	0x24000000
 8000f28:	24000014 	.word	0x24000014

08000f2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <HAL_IncTick+0x20>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	461a      	mov	r2, r3
 8000f36:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <HAL_IncTick+0x24>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	4a04      	ldr	r2, [pc, #16]	@ (8000f50 <HAL_IncTick+0x24>)
 8000f3e:	6013      	str	r3, [r2, #0]
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	24000018 	.word	0x24000018
 8000f50:	240000e8 	.word	0x240000e8

08000f54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return uwTick;
 8000f58:	4b03      	ldr	r3, [pc, #12]	@ (8000f68 <HAL_GetTick+0x14>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	240000e8 	.word	0x240000e8

08000f6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f74:	f7ff ffee 	bl	8000f54 <HAL_GetTick>
 8000f78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f84:	d005      	beq.n	8000f92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f86:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb0 <HAL_Delay+0x44>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	4413      	add	r3, r2
 8000f90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f92:	bf00      	nop
 8000f94:	f7ff ffde 	bl	8000f54 <HAL_GetTick>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d8f7      	bhi.n	8000f94 <HAL_Delay+0x28>
  {
  }
}
 8000fa4:	bf00      	nop
 8000fa6:	bf00      	nop
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	24000018 	.word	0x24000018

08000fb4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000fb8:	4b03      	ldr	r3, [pc, #12]	@ (8000fc8 <HAL_GetREVID+0x14>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	0c1b      	lsrs	r3, r3, #16
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	5c001000 	.word	0x5c001000

08000fcc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	431a      	orrs	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
}
 8000fe6:	bf00      	nop
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
 8000ffa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	431a      	orrs	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	609a      	str	r2, [r3, #8]
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001028:	4618      	mov	r0, r3
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001034:	b480      	push	{r7}
 8001036:	b087      	sub	sp, #28
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001044:	2b00      	cmp	r3, #0
 8001046:	d107      	bne.n	8001058 <LL_ADC_SetChannelPreselection+0x24>
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	0e9b      	lsrs	r3, r3, #26
 800104c:	f003 031f 	and.w	r3, r3, #31
 8001050:	2201      	movs	r2, #1
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	e015      	b.n	8001084 <LL_ADC_SetChannelPreselection+0x50>
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	fa93 f3a3 	rbit	r3, r3
 8001062:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d101      	bne.n	8001072 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800106e:	2320      	movs	r3, #32
 8001070:	e003      	b.n	800107a <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	fab3 f383 	clz	r3, r3
 8001078:	b2db      	uxtb	r3, r3
 800107a:	f003 031f 	and.w	r3, r3, #31
 800107e:	2201      	movs	r2, #1
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	69d2      	ldr	r2, [r2, #28]
 8001088:	431a      	orrs	r2, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800108e:	bf00      	nop
 8001090:	371c      	adds	r7, #28
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr

0800109a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800109a:	b480      	push	{r7}
 800109c:	b087      	sub	sp, #28
 800109e:	af00      	add	r7, sp, #0
 80010a0:	60f8      	str	r0, [r7, #12]
 80010a2:	60b9      	str	r1, [r7, #8]
 80010a4:	607a      	str	r2, [r7, #4]
 80010a6:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	3360      	adds	r3, #96	@ 0x60
 80010ac:	461a      	mov	r2, r3
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	4413      	add	r3, r2
 80010b4:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	430b      	orrs	r3, r1
 80010c8:	431a      	orrs	r2, r3
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80010ce:	bf00      	nop
 80010d0:	371c      	adds	r7, #28
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr

080010da <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80010da:	b480      	push	{r7}
 80010dc:	b085      	sub	sp, #20
 80010de:	af00      	add	r7, sp, #0
 80010e0:	60f8      	str	r0, [r7, #12]
 80010e2:	60b9      	str	r1, [r7, #8]
 80010e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	691b      	ldr	r3, [r3, #16]
 80010ea:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	f003 031f 	and.w	r3, r3, #31
 80010f4:	6879      	ldr	r1, [r7, #4]
 80010f6:	fa01 f303 	lsl.w	r3, r1, r3
 80010fa:	431a      	orrs	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	611a      	str	r2, [r3, #16]
}
 8001100:	bf00      	nop
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800110c:	b480      	push	{r7}
 800110e:	b087      	sub	sp, #28
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	3360      	adds	r3, #96	@ 0x60
 800111c:	461a      	mov	r2, r3
 800111e:	68bb      	ldr	r3, [r7, #8]
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	4413      	add	r3, r2
 8001124:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	431a      	orrs	r2, r3
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	601a      	str	r2, [r3, #0]
  }
}
 8001136:	bf00      	nop
 8001138:	371c      	adds	r7, #28
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001152:	2b00      	cmp	r3, #0
 8001154:	d101      	bne.n	800115a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001156:	2301      	movs	r3, #1
 8001158:	e000      	b.n	800115c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800115a:	2300      	movs	r3, #0
}
 800115c:	4618      	mov	r0, r3
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001168:	b480      	push	{r7}
 800116a:	b087      	sub	sp, #28
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	3330      	adds	r3, #48	@ 0x30
 8001178:	461a      	mov	r2, r3
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	0a1b      	lsrs	r3, r3, #8
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	f003 030c 	and.w	r3, r3, #12
 8001184:	4413      	add	r3, r2
 8001186:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	f003 031f 	and.w	r3, r3, #31
 8001192:	211f      	movs	r1, #31
 8001194:	fa01 f303 	lsl.w	r3, r1, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	401a      	ands	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	0e9b      	lsrs	r3, r3, #26
 80011a0:	f003 011f 	and.w	r1, r3, #31
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	f003 031f 	and.w	r3, r3, #31
 80011aa:	fa01 f303 	lsl.w	r3, r1, r3
 80011ae:	431a      	orrs	r2, r3
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80011b4:	bf00      	nop
 80011b6:	371c      	adds	r7, #28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b087      	sub	sp, #28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	3314      	adds	r3, #20
 80011d0:	461a      	mov	r2, r3
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	0e5b      	lsrs	r3, r3, #25
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	f003 0304 	and.w	r3, r3, #4
 80011dc:	4413      	add	r3, r2
 80011de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	0d1b      	lsrs	r3, r3, #20
 80011e8:	f003 031f 	and.w	r3, r3, #31
 80011ec:	2107      	movs	r1, #7
 80011ee:	fa01 f303 	lsl.w	r3, r1, r3
 80011f2:	43db      	mvns	r3, r3
 80011f4:	401a      	ands	r2, r3
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	0d1b      	lsrs	r3, r3, #20
 80011fa:	f003 031f 	and.w	r3, r3, #31
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	fa01 f303 	lsl.w	r3, r1, r3
 8001204:	431a      	orrs	r2, r3
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800120a:	bf00      	nop
 800120c:	371c      	adds	r7, #28
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
	...

08001218 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001230:	43db      	mvns	r3, r3
 8001232:	401a      	ands	r2, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f003 0318 	and.w	r3, r3, #24
 800123a:	4908      	ldr	r1, [pc, #32]	@ (800125c <LL_ADC_SetChannelSingleDiff+0x44>)
 800123c:	40d9      	lsrs	r1, r3
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	400b      	ands	r3, r1
 8001242:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001246:	431a      	orrs	r2, r3
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800124e:	bf00      	nop
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	000fffff 	.word	0x000fffff

08001260 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f003 031f 	and.w	r3, r3, #31
}
 8001270:	4618      	mov	r0, r3
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr

0800127c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	4b04      	ldr	r3, [pc, #16]	@ (80012b8 <LL_ADC_DisableDeepPowerDown+0x20>)
 80012a6:	4013      	ands	r3, r2
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6093      	str	r3, [r2, #8]
}
 80012ac:	bf00      	nop
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	5fffffc0 	.word	0x5fffffc0

080012bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80012cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80012d0:	d101      	bne.n	80012d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80012d2:	2301      	movs	r3, #1
 80012d4:	e000      	b.n	80012d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689a      	ldr	r2, [r3, #8]
 80012f0:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <LL_ADC_EnableInternalRegulator+0x24>)
 80012f2:	4013      	ands	r3, r2
 80012f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	6fffffc0 	.word	0x6fffffc0

0800130c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001320:	d101      	bne.n	8001326 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001322:	2301      	movs	r3, #1
 8001324:	e000      	b.n	8001328 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001326:	2300      	movs	r3, #0
}
 8001328:	4618      	mov	r0, r3
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689a      	ldr	r2, [r3, #8]
 8001340:	4b05      	ldr	r3, [pc, #20]	@ (8001358 <LL_ADC_Enable+0x24>)
 8001342:	4013      	ands	r3, r2
 8001344:	f043 0201 	orr.w	r2, r3, #1
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	7fffffc0 	.word	0x7fffffc0

0800135c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	4b05      	ldr	r3, [pc, #20]	@ (8001380 <LL_ADC_Disable+0x24>)
 800136a:	4013      	ands	r3, r2
 800136c:	f043 0202 	orr.w	r2, r3, #2
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	7fffffc0 	.word	0x7fffffc0

08001384 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f003 0301 	and.w	r3, r3, #1
 8001394:	2b01      	cmp	r3, #1
 8001396:	d101      	bne.n	800139c <LL_ADC_IsEnabled+0x18>
 8001398:	2301      	movs	r3, #1
 800139a:	e000      	b.n	800139e <LL_ADC_IsEnabled+0x1a>
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80013aa:	b480      	push	{r7}
 80013ac:	b083      	sub	sp, #12
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d101      	bne.n	80013c2 <LL_ADC_IsDisableOngoing+0x18>
 80013be:	2301      	movs	r3, #1
 80013c0:	e000      	b.n	80013c4 <LL_ADC_IsDisableOngoing+0x1a>
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	689a      	ldr	r2, [r3, #8]
 80013dc:	4b05      	ldr	r3, [pc, #20]	@ (80013f4 <LL_ADC_REG_StartConversion+0x24>)
 80013de:	4013      	ands	r3, r2
 80013e0:	f043 0204 	orr.w	r2, r3, #4
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	7fffffc0 	.word	0x7fffffc0

080013f8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	689a      	ldr	r2, [r3, #8]
 8001404:	4b05      	ldr	r3, [pc, #20]	@ (800141c <LL_ADC_REG_StopConversion+0x24>)
 8001406:	4013      	ands	r3, r2
 8001408:	f043 0210 	orr.w	r2, r3, #16
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	7fffffc0 	.word	0x7fffffc0

08001420 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f003 0304 	and.w	r3, r3, #4
 8001430:	2b04      	cmp	r3, #4
 8001432:	d101      	bne.n	8001438 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001434:	2301      	movs	r3, #1
 8001436:	e000      	b.n	800143a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
	...

08001448 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	689a      	ldr	r2, [r3, #8]
 8001454:	4b05      	ldr	r3, [pc, #20]	@ (800146c <LL_ADC_INJ_StopConversion+0x24>)
 8001456:	4013      	ands	r3, r2
 8001458:	f043 0220 	orr.w	r2, r3, #32
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	7fffffc0 	.word	0x7fffffc0

08001470 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f003 0308 	and.w	r3, r3, #8
 8001480:	2b08      	cmp	r3, #8
 8001482:	d101      	bne.n	8001488 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001484:	2301      	movs	r3, #1
 8001486:	e000      	b.n	800148a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
	...

08001498 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001498:	b590      	push	{r4, r7, lr}
 800149a:	b089      	sub	sp, #36	@ 0x24
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014a0:	2300      	movs	r3, #0
 80014a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e18f      	b.n	80017d2 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	68db      	ldr	r3, [r3, #12]
 80014b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d109      	bne.n	80014d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7fe ff85 	bl	80003d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff feef 	bl	80012bc <LL_ADC_IsDeepPowerDownEnabled>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d004      	beq.n	80014ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fed5 	bl	8001298 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff ff0a 	bl	800130c <LL_ADC_IsInternalRegulatorEnabled>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d114      	bne.n	8001528 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff feee 	bl	80012e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001508:	4b87      	ldr	r3, [pc, #540]	@ (8001728 <HAL_ADC_Init+0x290>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	099b      	lsrs	r3, r3, #6
 800150e:	4a87      	ldr	r2, [pc, #540]	@ (800172c <HAL_ADC_Init+0x294>)
 8001510:	fba2 2303 	umull	r2, r3, r2, r3
 8001514:	099b      	lsrs	r3, r3, #6
 8001516:	3301      	adds	r3, #1
 8001518:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800151a:	e002      	b.n	8001522 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	3b01      	subs	r3, #1
 8001520:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d1f9      	bne.n	800151c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff feed 	bl	800130c <LL_ADC_IsInternalRegulatorEnabled>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d10d      	bne.n	8001554 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800153c:	f043 0210 	orr.w	r2, r3, #16
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001548:	f043 0201 	orr.w	r2, r3, #1
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff ff61 	bl	8001420 <LL_ADC_REG_IsConversionOngoing>
 800155e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001564:	f003 0310 	and.w	r3, r3, #16
 8001568:	2b00      	cmp	r3, #0
 800156a:	f040 8129 	bne.w	80017c0 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	2b00      	cmp	r3, #0
 8001572:	f040 8125 	bne.w	80017c0 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800157a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800157e:	f043 0202 	orr.w	r2, r3, #2
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff fefa 	bl	8001384 <LL_ADC_IsEnabled>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d136      	bne.n	8001604 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a65      	ldr	r2, [pc, #404]	@ (8001730 <HAL_ADC_Init+0x298>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d004      	beq.n	80015aa <HAL_ADC_Init+0x112>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a63      	ldr	r2, [pc, #396]	@ (8001734 <HAL_ADC_Init+0x29c>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d10e      	bne.n	80015c8 <HAL_ADC_Init+0x130>
 80015aa:	4861      	ldr	r0, [pc, #388]	@ (8001730 <HAL_ADC_Init+0x298>)
 80015ac:	f7ff feea 	bl	8001384 <LL_ADC_IsEnabled>
 80015b0:	4604      	mov	r4, r0
 80015b2:	4860      	ldr	r0, [pc, #384]	@ (8001734 <HAL_ADC_Init+0x29c>)
 80015b4:	f7ff fee6 	bl	8001384 <LL_ADC_IsEnabled>
 80015b8:	4603      	mov	r3, r0
 80015ba:	4323      	orrs	r3, r4
 80015bc:	2b00      	cmp	r3, #0
 80015be:	bf0c      	ite	eq
 80015c0:	2301      	moveq	r3, #1
 80015c2:	2300      	movne	r3, #0
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	e008      	b.n	80015da <HAL_ADC_Init+0x142>
 80015c8:	485b      	ldr	r0, [pc, #364]	@ (8001738 <HAL_ADC_Init+0x2a0>)
 80015ca:	f7ff fedb 	bl	8001384 <LL_ADC_IsEnabled>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	bf0c      	ite	eq
 80015d4:	2301      	moveq	r3, #1
 80015d6:	2300      	movne	r3, #0
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d012      	beq.n	8001604 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a53      	ldr	r2, [pc, #332]	@ (8001730 <HAL_ADC_Init+0x298>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d004      	beq.n	80015f2 <HAL_ADC_Init+0x15a>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a51      	ldr	r2, [pc, #324]	@ (8001734 <HAL_ADC_Init+0x29c>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d101      	bne.n	80015f6 <HAL_ADC_Init+0x15e>
 80015f2:	4a52      	ldr	r2, [pc, #328]	@ (800173c <HAL_ADC_Init+0x2a4>)
 80015f4:	e000      	b.n	80015f8 <HAL_ADC_Init+0x160>
 80015f6:	4a52      	ldr	r2, [pc, #328]	@ (8001740 <HAL_ADC_Init+0x2a8>)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	4619      	mov	r1, r3
 80015fe:	4610      	mov	r0, r2
 8001600:	f7ff fce4 	bl	8000fcc <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001604:	f7ff fcd6 	bl	8000fb4 <HAL_GetREVID>
 8001608:	4603      	mov	r3, r0
 800160a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800160e:	4293      	cmp	r3, r2
 8001610:	d914      	bls.n	800163c <HAL_ADC_Init+0x1a4>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	2b10      	cmp	r3, #16
 8001618:	d110      	bne.n	800163c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	7d5b      	ldrb	r3, [r3, #21]
 800161e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001624:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800162a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	7f1b      	ldrb	r3, [r3, #28]
 8001630:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001632:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001634:	f043 030c 	orr.w	r3, r3, #12
 8001638:	61bb      	str	r3, [r7, #24]
 800163a:	e00d      	b.n	8001658 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	7d5b      	ldrb	r3, [r3, #21]
 8001640:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001646:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800164c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	7f1b      	ldrb	r3, [r3, #28]
 8001652:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001654:	4313      	orrs	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	7f1b      	ldrb	r3, [r3, #28]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d106      	bne.n	800166e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6a1b      	ldr	r3, [r3, #32]
 8001664:	3b01      	subs	r3, #1
 8001666:	045b      	lsls	r3, r3, #17
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	4313      	orrs	r3, r2
 800166c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001672:	2b00      	cmp	r3, #0
 8001674:	d009      	beq.n	800168a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800167a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001682:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001684:	69ba      	ldr	r2, [r7, #24]
 8001686:	4313      	orrs	r3, r2
 8001688:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	68da      	ldr	r2, [r3, #12]
 8001690:	4b2c      	ldr	r3, [pc, #176]	@ (8001744 <HAL_ADC_Init+0x2ac>)
 8001692:	4013      	ands	r3, r2
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	6812      	ldr	r2, [r2, #0]
 8001698:	69b9      	ldr	r1, [r7, #24]
 800169a:	430b      	orrs	r3, r1
 800169c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff febc 	bl	8001420 <LL_ADC_REG_IsConversionOngoing>
 80016a8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff fede 	bl	8001470 <LL_ADC_INJ_IsConversionOngoing>
 80016b4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d15f      	bne.n	800177c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d15c      	bne.n	800177c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	7d1b      	ldrb	r3, [r3, #20]
 80016c6:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80016cc:	4313      	orrs	r3, r2
 80016ce:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	68da      	ldr	r2, [r3, #12]
 80016d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001748 <HAL_ADC_Init+0x2b0>)
 80016d8:	4013      	ands	r3, r2
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6812      	ldr	r2, [r2, #0]
 80016de:	69b9      	ldr	r1, [r7, #24]
 80016e0:	430b      	orrs	r3, r1
 80016e2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d130      	bne.n	8001750 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f2:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	691a      	ldr	r2, [r3, #16]
 80016fa:	4b14      	ldr	r3, [pc, #80]	@ (800174c <HAL_ADC_Init+0x2b4>)
 80016fc:	4013      	ands	r3, r2
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001702:	3a01      	subs	r2, #1
 8001704:	0411      	lsls	r1, r2, #16
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800170a:	4311      	orrs	r1, r2
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001710:	4311      	orrs	r1, r2
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001716:	430a      	orrs	r2, r1
 8001718:	431a      	orrs	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f042 0201 	orr.w	r2, r2, #1
 8001722:	611a      	str	r2, [r3, #16]
 8001724:	e01c      	b.n	8001760 <HAL_ADC_Init+0x2c8>
 8001726:	bf00      	nop
 8001728:	24000000 	.word	0x24000000
 800172c:	053e2d63 	.word	0x053e2d63
 8001730:	40022000 	.word	0x40022000
 8001734:	40022100 	.word	0x40022100
 8001738:	58026000 	.word	0x58026000
 800173c:	40022300 	.word	0x40022300
 8001740:	58026300 	.word	0x58026300
 8001744:	fff0c003 	.word	0xfff0c003
 8001748:	ffffbffc 	.word	0xffffbffc
 800174c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	691a      	ldr	r2, [r3, #16]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f022 0201 	bic.w	r2, r2, #1
 800175e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	691b      	ldr	r3, [r3, #16]
 8001766:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	430a      	orrs	r2, r1
 8001774:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f000 fec6 	bl	8002508 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d10c      	bne.n	800179e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	f023 010f 	bic.w	r1, r3, #15
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	699b      	ldr	r3, [r3, #24]
 8001792:	1e5a      	subs	r2, r3, #1
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	430a      	orrs	r2, r1
 800179a:	631a      	str	r2, [r3, #48]	@ 0x30
 800179c:	e007      	b.n	80017ae <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f022 020f 	bic.w	r2, r2, #15
 80017ac:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017b2:	f023 0303 	bic.w	r3, r3, #3
 80017b6:	f043 0201 	orr.w	r2, r3, #1
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	655a      	str	r2, [r3, #84]	@ 0x54
 80017be:	e007      	b.n	80017d0 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017c4:	f043 0210 	orr.w	r2, r3, #16
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80017d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3724      	adds	r7, #36	@ 0x24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd90      	pop	{r4, r7, pc}
 80017da:	bf00      	nop

080017dc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a5c      	ldr	r2, [pc, #368]	@ (800195c <HAL_ADC_Start+0x180>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d004      	beq.n	80017f8 <HAL_ADC_Start+0x1c>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a5b      	ldr	r2, [pc, #364]	@ (8001960 <HAL_ADC_Start+0x184>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d101      	bne.n	80017fc <HAL_ADC_Start+0x20>
 80017f8:	4b5a      	ldr	r3, [pc, #360]	@ (8001964 <HAL_ADC_Start+0x188>)
 80017fa:	e000      	b.n	80017fe <HAL_ADC_Start+0x22>
 80017fc:	4b5a      	ldr	r3, [pc, #360]	@ (8001968 <HAL_ADC_Start+0x18c>)
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff fd2e 	bl	8001260 <LL_ADC_GetMultimode>
 8001804:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff fe08 	bl	8001420 <LL_ADC_REG_IsConversionOngoing>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	f040 809a 	bne.w	800194c <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800181e:	2b01      	cmp	r3, #1
 8001820:	d101      	bne.n	8001826 <HAL_ADC_Start+0x4a>
 8001822:	2302      	movs	r3, #2
 8001824:	e095      	b.n	8001952 <HAL_ADC_Start+0x176>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2201      	movs	r2, #1
 800182a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f000 fd80 	bl	8002334 <ADC_Enable>
 8001834:	4603      	mov	r3, r0
 8001836:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001838:	7dfb      	ldrb	r3, [r7, #23]
 800183a:	2b00      	cmp	r3, #0
 800183c:	f040 8081 	bne.w	8001942 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001844:	4b49      	ldr	r3, [pc, #292]	@ (800196c <HAL_ADC_Start+0x190>)
 8001846:	4013      	ands	r3, r2
 8001848:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a42      	ldr	r2, [pc, #264]	@ (8001960 <HAL_ADC_Start+0x184>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d002      	beq.n	8001860 <HAL_ADC_Start+0x84>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	e000      	b.n	8001862 <HAL_ADC_Start+0x86>
 8001860:	4b3e      	ldr	r3, [pc, #248]	@ (800195c <HAL_ADC_Start+0x180>)
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	6812      	ldr	r2, [r2, #0]
 8001866:	4293      	cmp	r3, r2
 8001868:	d002      	beq.n	8001870 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d105      	bne.n	800187c <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001874:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001880:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001884:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001888:	d106      	bne.n	8001898 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188e:	f023 0206 	bic.w	r2, r3, #6
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	659a      	str	r2, [r3, #88]	@ 0x58
 8001896:	e002      	b.n	800189e <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	221c      	movs	r2, #28
 80018a4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a2b      	ldr	r2, [pc, #172]	@ (8001960 <HAL_ADC_Start+0x184>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d002      	beq.n	80018be <HAL_ADC_Start+0xe2>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	e000      	b.n	80018c0 <HAL_ADC_Start+0xe4>
 80018be:	4b27      	ldr	r3, [pc, #156]	@ (800195c <HAL_ADC_Start+0x180>)
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	6812      	ldr	r2, [r2, #0]
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d008      	beq.n	80018da <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d005      	beq.n	80018da <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	2b05      	cmp	r3, #5
 80018d2:	d002      	beq.n	80018da <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	2b09      	cmp	r3, #9
 80018d8:	d114      	bne.n	8001904 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d007      	beq.n	80018f8 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018f0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff fd67 	bl	80013d0 <LL_ADC_REG_StartConversion>
 8001902:	e025      	b.n	8001950 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001908:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a12      	ldr	r2, [pc, #72]	@ (8001960 <HAL_ADC_Start+0x184>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d002      	beq.n	8001920 <HAL_ADC_Start+0x144>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	e000      	b.n	8001922 <HAL_ADC_Start+0x146>
 8001920:	4b0e      	ldr	r3, [pc, #56]	@ (800195c <HAL_ADC_Start+0x180>)
 8001922:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d00f      	beq.n	8001950 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001934:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001938:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	655a      	str	r2, [r3, #84]	@ 0x54
 8001940:	e006      	b.n	8001950 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2200      	movs	r2, #0
 8001946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800194a:	e001      	b.n	8001950 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800194c:	2302      	movs	r3, #2
 800194e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001950:	7dfb      	ldrb	r3, [r7, #23]
}
 8001952:	4618      	mov	r0, r3
 8001954:	3718      	adds	r7, #24
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40022000 	.word	0x40022000
 8001960:	40022100 	.word	0x40022100
 8001964:	40022300 	.word	0x40022300
 8001968:	58026300 	.word	0x58026300
 800196c:	fffff0fe 	.word	0xfffff0fe

08001970 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800197e:	2b01      	cmp	r3, #1
 8001980:	d101      	bne.n	8001986 <HAL_ADC_Stop+0x16>
 8001982:	2302      	movs	r3, #2
 8001984:	e021      	b.n	80019ca <HAL_ADC_Stop+0x5a>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800198e:	2103      	movs	r1, #3
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 fc13 	bl	80021bc <ADC_ConversionStop>
 8001996:	4603      	mov	r3, r0
 8001998:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d10f      	bne.n	80019c0 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f000 fd51 	bl	8002448 <ADC_Disable>
 80019a6:	4603      	mov	r3, r0
 80019a8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d107      	bne.n	80019c0 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80019b4:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <HAL_ADC_Stop+0x64>)
 80019b6:	4013      	ands	r3, r2
 80019b8:	f043 0201 	orr.w	r2, r3, #1
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	ffffeefe 	.word	0xffffeefe

080019d8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b088      	sub	sp, #32
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a72      	ldr	r2, [pc, #456]	@ (8001bb0 <HAL_ADC_PollForConversion+0x1d8>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d004      	beq.n	80019f6 <HAL_ADC_PollForConversion+0x1e>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a70      	ldr	r2, [pc, #448]	@ (8001bb4 <HAL_ADC_PollForConversion+0x1dc>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d101      	bne.n	80019fa <HAL_ADC_PollForConversion+0x22>
 80019f6:	4b70      	ldr	r3, [pc, #448]	@ (8001bb8 <HAL_ADC_PollForConversion+0x1e0>)
 80019f8:	e000      	b.n	80019fc <HAL_ADC_PollForConversion+0x24>
 80019fa:	4b70      	ldr	r3, [pc, #448]	@ (8001bbc <HAL_ADC_PollForConversion+0x1e4>)
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7ff fc2f 	bl	8001260 <LL_ADC_GetMultimode>
 8001a02:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	2b08      	cmp	r3, #8
 8001a0a:	d102      	bne.n	8001a12 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001a0c:	2308      	movs	r3, #8
 8001a0e:	61fb      	str	r3, [r7, #28]
 8001a10:	e037      	b.n	8001a82 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d005      	beq.n	8001a24 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	2b05      	cmp	r3, #5
 8001a1c:	d002      	beq.n	8001a24 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	2b09      	cmp	r3, #9
 8001a22:	d111      	bne.n	8001a48 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d007      	beq.n	8001a42 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a36:	f043 0220 	orr.w	r2, r3, #32
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e0b1      	b.n	8001ba6 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001a42:	2304      	movs	r3, #4
 8001a44:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001a46:	e01c      	b.n	8001a82 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a58      	ldr	r2, [pc, #352]	@ (8001bb0 <HAL_ADC_PollForConversion+0x1d8>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d004      	beq.n	8001a5c <HAL_ADC_PollForConversion+0x84>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a57      	ldr	r2, [pc, #348]	@ (8001bb4 <HAL_ADC_PollForConversion+0x1dc>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d101      	bne.n	8001a60 <HAL_ADC_PollForConversion+0x88>
 8001a5c:	4b56      	ldr	r3, [pc, #344]	@ (8001bb8 <HAL_ADC_PollForConversion+0x1e0>)
 8001a5e:	e000      	b.n	8001a62 <HAL_ADC_PollForConversion+0x8a>
 8001a60:	4b56      	ldr	r3, [pc, #344]	@ (8001bbc <HAL_ADC_PollForConversion+0x1e4>)
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7ff fc0a 	bl	800127c <LL_ADC_GetMultiDMATransfer>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d007      	beq.n	8001a7e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a72:	f043 0220 	orr.w	r2, r3, #32
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e093      	b.n	8001ba6 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001a7e:	2304      	movs	r3, #4
 8001a80:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001a82:	f7ff fa67 	bl	8000f54 <HAL_GetTick>
 8001a86:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a88:	e021      	b.n	8001ace <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a90:	d01d      	beq.n	8001ace <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001a92:	f7ff fa5f 	bl	8000f54 <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d302      	bcc.n	8001aa8 <HAL_ADC_PollForConversion+0xd0>
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d112      	bne.n	8001ace <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d10b      	bne.n	8001ace <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aba:	f043 0204 	orr.w	r2, r3, #4
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e06b      	b.n	8001ba6 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d0d6      	beq.n	8001a8a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ae0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fb28 	bl	8001142 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d01c      	beq.n	8001b32 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	7d5b      	ldrb	r3, [r3, #21]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d118      	bne.n	8001b32 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b08      	cmp	r3, #8
 8001b0c:	d111      	bne.n	8001b32 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b12:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d105      	bne.n	8001b32 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b2a:	f043 0201 	orr.w	r2, r3, #1
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a1f      	ldr	r2, [pc, #124]	@ (8001bb4 <HAL_ADC_PollForConversion+0x1dc>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d002      	beq.n	8001b42 <HAL_ADC_PollForConversion+0x16a>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	e000      	b.n	8001b44 <HAL_ADC_PollForConversion+0x16c>
 8001b42:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb0 <HAL_ADC_PollForConversion+0x1d8>)
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	6812      	ldr	r2, [r2, #0]
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d008      	beq.n	8001b5e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d005      	beq.n	8001b5e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	2b05      	cmp	r3, #5
 8001b56:	d002      	beq.n	8001b5e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	2b09      	cmp	r3, #9
 8001b5c:	d104      	bne.n	8001b68 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	61bb      	str	r3, [r7, #24]
 8001b66:	e00c      	b.n	8001b82 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a11      	ldr	r2, [pc, #68]	@ (8001bb4 <HAL_ADC_PollForConversion+0x1dc>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d002      	beq.n	8001b78 <HAL_ADC_PollForConversion+0x1a0>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	e000      	b.n	8001b7a <HAL_ADC_PollForConversion+0x1a2>
 8001b78:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb0 <HAL_ADC_PollForConversion+0x1d8>)
 8001b7a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	2b08      	cmp	r3, #8
 8001b86:	d104      	bne.n	8001b92 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2208      	movs	r2, #8
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	e008      	b.n	8001ba4 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d103      	bne.n	8001ba4 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	220c      	movs	r2, #12
 8001ba2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3720      	adds	r7, #32
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40022000 	.word	0x40022000
 8001bb4:	40022100 	.word	0x40022100
 8001bb8:	40022300 	.word	0x40022300
 8001bbc:	58026300 	.word	0x58026300

08001bc0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
	...

08001bdc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001bdc:	b590      	push	{r4, r7, lr}
 8001bde:	b08d      	sub	sp, #52	@ 0x34
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001be6:	2300      	movs	r3, #0
 8001be8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	4a65      	ldr	r2, [pc, #404]	@ (8001d8c <HAL_ADC_ConfigChannel+0x1b0>)
 8001bf6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d101      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x2a>
 8001c02:	2302      	movs	r3, #2
 8001c04:	e2c7      	b.n	8002196 <HAL_ADC_ConfigChannel+0x5ba>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff fc04 	bl	8001420 <LL_ADC_REG_IsConversionOngoing>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	f040 82ac 	bne.w	8002178 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	db2c      	blt.n	8001c82 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d108      	bne.n	8001c46 <HAL_ADC_ConfigChannel+0x6a>
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	0e9b      	lsrs	r3, r3, #26
 8001c3a:	f003 031f 	and.w	r3, r3, #31
 8001c3e:	2201      	movs	r2, #1
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	e016      	b.n	8001c74 <HAL_ADC_ConfigChannel+0x98>
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	fa93 f3a3 	rbit	r3, r3
 8001c52:	613b      	str	r3, [r7, #16]
  return result;
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d101      	bne.n	8001c62 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001c5e:	2320      	movs	r3, #32
 8001c60:	e003      	b.n	8001c6a <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	fab3 f383 	clz	r3, r3
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	f003 031f 	and.w	r3, r3, #31
 8001c6e:	2201      	movs	r2, #1
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	6812      	ldr	r2, [r2, #0]
 8001c78:	69d1      	ldr	r1, [r2, #28]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	6812      	ldr	r2, [r2, #0]
 8001c7e:	430b      	orrs	r3, r1
 8001c80:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6818      	ldr	r0, [r3, #0]
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	6859      	ldr	r1, [r3, #4]
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	f7ff fa6a 	bl	8001168 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff fbc1 	bl	8001420 <LL_ADC_REG_IsConversionOngoing>
 8001c9e:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fbe3 	bl	8001470 <LL_ADC_INJ_IsConversionOngoing>
 8001caa:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f040 80b8 	bne.w	8001e24 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f040 80b4 	bne.w	8001e24 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6818      	ldr	r0, [r3, #0]
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	6819      	ldr	r1, [r3, #0]
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	f7ff fa79 	bl	80011c0 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001cce:	4b30      	ldr	r3, [pc, #192]	@ (8001d90 <HAL_ADC_ConfigChannel+0x1b4>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001cd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001cda:	d10b      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x118>
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	695a      	ldr	r2, [r3, #20]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	089b      	lsrs	r3, r3, #2
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	e01d      	b.n	8001d30 <HAL_ADC_ConfigChannel+0x154>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	f003 0310 	and.w	r3, r3, #16
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d10b      	bne.n	8001d1a <HAL_ADC_ConfigChannel+0x13e>
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	695a      	ldr	r2, [r3, #20]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	089b      	lsrs	r3, r3, #2
 8001d0e:	f003 0307 	and.w	r3, r3, #7
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	fa02 f303 	lsl.w	r3, r2, r3
 8001d18:	e00a      	b.n	8001d30 <HAL_ADC_ConfigChannel+0x154>
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	695a      	ldr	r2, [r3, #20]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	089b      	lsrs	r3, r3, #2
 8001d26:	f003 0304 	and.w	r3, r3, #4
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d02c      	beq.n	8001d94 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6818      	ldr	r0, [r3, #0]
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	6919      	ldr	r1, [r3, #16]
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	6a3b      	ldr	r3, [r7, #32]
 8001d48:	f7ff f9a7 	bl	800109a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	6919      	ldr	r1, [r3, #16]
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	7e5b      	ldrb	r3, [r3, #25]
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d102      	bne.n	8001d62 <HAL_ADC_ConfigChannel+0x186>
 8001d5c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001d60:	e000      	b.n	8001d64 <HAL_ADC_ConfigChannel+0x188>
 8001d62:	2300      	movs	r3, #0
 8001d64:	461a      	mov	r2, r3
 8001d66:	f7ff f9d1 	bl	800110c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6818      	ldr	r0, [r3, #0]
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	6919      	ldr	r1, [r3, #16]
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	7e1b      	ldrb	r3, [r3, #24]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d102      	bne.n	8001d80 <HAL_ADC_ConfigChannel+0x1a4>
 8001d7a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001d7e:	e000      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x1a6>
 8001d80:	2300      	movs	r3, #0
 8001d82:	461a      	mov	r2, r3
 8001d84:	f7ff f9a9 	bl	80010da <LL_ADC_SetDataRightShift>
 8001d88:	e04c      	b.n	8001e24 <HAL_ADC_ConfigChannel+0x248>
 8001d8a:	bf00      	nop
 8001d8c:	47ff0000 	.word	0x47ff0000
 8001d90:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	069b      	lsls	r3, r3, #26
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d107      	bne.n	8001db8 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001db6:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001dbe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	069b      	lsls	r3, r3, #26
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d107      	bne.n	8001ddc <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001dda:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001de2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	069b      	lsls	r3, r3, #26
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d107      	bne.n	8001e00 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001dfe:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e06:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	069b      	lsls	r3, r3, #26
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d107      	bne.n	8001e24 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001e22:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff faab 	bl	8001384 <LL_ADC_IsEnabled>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f040 81aa 	bne.w	800218a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6818      	ldr	r0, [r3, #0]
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	6819      	ldr	r1, [r3, #0]
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	461a      	mov	r2, r3
 8001e44:	f7ff f9e8 	bl	8001218 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	4a87      	ldr	r2, [pc, #540]	@ (800206c <HAL_ADC_ConfigChannel+0x490>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	f040 809a 	bne.w	8001f88 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4984      	ldr	r1, [pc, #528]	@ (8002070 <HAL_ADC_ConfigChannel+0x494>)
 8001e5e:	428b      	cmp	r3, r1
 8001e60:	d147      	bne.n	8001ef2 <HAL_ADC_ConfigChannel+0x316>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4983      	ldr	r1, [pc, #524]	@ (8002074 <HAL_ADC_ConfigChannel+0x498>)
 8001e68:	428b      	cmp	r3, r1
 8001e6a:	d040      	beq.n	8001eee <HAL_ADC_ConfigChannel+0x312>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4981      	ldr	r1, [pc, #516]	@ (8002078 <HAL_ADC_ConfigChannel+0x49c>)
 8001e72:	428b      	cmp	r3, r1
 8001e74:	d039      	beq.n	8001eea <HAL_ADC_ConfigChannel+0x30e>
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4980      	ldr	r1, [pc, #512]	@ (800207c <HAL_ADC_ConfigChannel+0x4a0>)
 8001e7c:	428b      	cmp	r3, r1
 8001e7e:	d032      	beq.n	8001ee6 <HAL_ADC_ConfigChannel+0x30a>
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	497e      	ldr	r1, [pc, #504]	@ (8002080 <HAL_ADC_ConfigChannel+0x4a4>)
 8001e86:	428b      	cmp	r3, r1
 8001e88:	d02b      	beq.n	8001ee2 <HAL_ADC_ConfigChannel+0x306>
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	497d      	ldr	r1, [pc, #500]	@ (8002084 <HAL_ADC_ConfigChannel+0x4a8>)
 8001e90:	428b      	cmp	r3, r1
 8001e92:	d024      	beq.n	8001ede <HAL_ADC_ConfigChannel+0x302>
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	497b      	ldr	r1, [pc, #492]	@ (8002088 <HAL_ADC_ConfigChannel+0x4ac>)
 8001e9a:	428b      	cmp	r3, r1
 8001e9c:	d01d      	beq.n	8001eda <HAL_ADC_ConfigChannel+0x2fe>
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	497a      	ldr	r1, [pc, #488]	@ (800208c <HAL_ADC_ConfigChannel+0x4b0>)
 8001ea4:	428b      	cmp	r3, r1
 8001ea6:	d016      	beq.n	8001ed6 <HAL_ADC_ConfigChannel+0x2fa>
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4978      	ldr	r1, [pc, #480]	@ (8002090 <HAL_ADC_ConfigChannel+0x4b4>)
 8001eae:	428b      	cmp	r3, r1
 8001eb0:	d00f      	beq.n	8001ed2 <HAL_ADC_ConfigChannel+0x2f6>
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4977      	ldr	r1, [pc, #476]	@ (8002094 <HAL_ADC_ConfigChannel+0x4b8>)
 8001eb8:	428b      	cmp	r3, r1
 8001eba:	d008      	beq.n	8001ece <HAL_ADC_ConfigChannel+0x2f2>
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4975      	ldr	r1, [pc, #468]	@ (8002098 <HAL_ADC_ConfigChannel+0x4bc>)
 8001ec2:	428b      	cmp	r3, r1
 8001ec4:	d101      	bne.n	8001eca <HAL_ADC_ConfigChannel+0x2ee>
 8001ec6:	4b75      	ldr	r3, [pc, #468]	@ (800209c <HAL_ADC_ConfigChannel+0x4c0>)
 8001ec8:	e05a      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001eca:	2300      	movs	r3, #0
 8001ecc:	e058      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001ece:	4b74      	ldr	r3, [pc, #464]	@ (80020a0 <HAL_ADC_ConfigChannel+0x4c4>)
 8001ed0:	e056      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001ed2:	4b74      	ldr	r3, [pc, #464]	@ (80020a4 <HAL_ADC_ConfigChannel+0x4c8>)
 8001ed4:	e054      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001ed6:	4b6e      	ldr	r3, [pc, #440]	@ (8002090 <HAL_ADC_ConfigChannel+0x4b4>)
 8001ed8:	e052      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001eda:	4b6c      	ldr	r3, [pc, #432]	@ (800208c <HAL_ADC_ConfigChannel+0x4b0>)
 8001edc:	e050      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001ede:	4b72      	ldr	r3, [pc, #456]	@ (80020a8 <HAL_ADC_ConfigChannel+0x4cc>)
 8001ee0:	e04e      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001ee2:	4b72      	ldr	r3, [pc, #456]	@ (80020ac <HAL_ADC_ConfigChannel+0x4d0>)
 8001ee4:	e04c      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001ee6:	4b72      	ldr	r3, [pc, #456]	@ (80020b0 <HAL_ADC_ConfigChannel+0x4d4>)
 8001ee8:	e04a      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001eea:	4b72      	ldr	r3, [pc, #456]	@ (80020b4 <HAL_ADC_ConfigChannel+0x4d8>)
 8001eec:	e048      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e046      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4970      	ldr	r1, [pc, #448]	@ (80020b8 <HAL_ADC_ConfigChannel+0x4dc>)
 8001ef8:	428b      	cmp	r3, r1
 8001efa:	d140      	bne.n	8001f7e <HAL_ADC_ConfigChannel+0x3a2>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	495c      	ldr	r1, [pc, #368]	@ (8002074 <HAL_ADC_ConfigChannel+0x498>)
 8001f02:	428b      	cmp	r3, r1
 8001f04:	d039      	beq.n	8001f7a <HAL_ADC_ConfigChannel+0x39e>
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	495b      	ldr	r1, [pc, #364]	@ (8002078 <HAL_ADC_ConfigChannel+0x49c>)
 8001f0c:	428b      	cmp	r3, r1
 8001f0e:	d032      	beq.n	8001f76 <HAL_ADC_ConfigChannel+0x39a>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4959      	ldr	r1, [pc, #356]	@ (800207c <HAL_ADC_ConfigChannel+0x4a0>)
 8001f16:	428b      	cmp	r3, r1
 8001f18:	d02b      	beq.n	8001f72 <HAL_ADC_ConfigChannel+0x396>
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4958      	ldr	r1, [pc, #352]	@ (8002080 <HAL_ADC_ConfigChannel+0x4a4>)
 8001f20:	428b      	cmp	r3, r1
 8001f22:	d024      	beq.n	8001f6e <HAL_ADC_ConfigChannel+0x392>
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4956      	ldr	r1, [pc, #344]	@ (8002084 <HAL_ADC_ConfigChannel+0x4a8>)
 8001f2a:	428b      	cmp	r3, r1
 8001f2c:	d01d      	beq.n	8001f6a <HAL_ADC_ConfigChannel+0x38e>
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4955      	ldr	r1, [pc, #340]	@ (8002088 <HAL_ADC_ConfigChannel+0x4ac>)
 8001f34:	428b      	cmp	r3, r1
 8001f36:	d016      	beq.n	8001f66 <HAL_ADC_ConfigChannel+0x38a>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4953      	ldr	r1, [pc, #332]	@ (800208c <HAL_ADC_ConfigChannel+0x4b0>)
 8001f3e:	428b      	cmp	r3, r1
 8001f40:	d00f      	beq.n	8001f62 <HAL_ADC_ConfigChannel+0x386>
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4952      	ldr	r1, [pc, #328]	@ (8002090 <HAL_ADC_ConfigChannel+0x4b4>)
 8001f48:	428b      	cmp	r3, r1
 8001f4a:	d008      	beq.n	8001f5e <HAL_ADC_ConfigChannel+0x382>
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4951      	ldr	r1, [pc, #324]	@ (8002098 <HAL_ADC_ConfigChannel+0x4bc>)
 8001f52:	428b      	cmp	r3, r1
 8001f54:	d101      	bne.n	8001f5a <HAL_ADC_ConfigChannel+0x37e>
 8001f56:	4b51      	ldr	r3, [pc, #324]	@ (800209c <HAL_ADC_ConfigChannel+0x4c0>)
 8001f58:	e012      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	e010      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001f5e:	4b51      	ldr	r3, [pc, #324]	@ (80020a4 <HAL_ADC_ConfigChannel+0x4c8>)
 8001f60:	e00e      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001f62:	4b4b      	ldr	r3, [pc, #300]	@ (8002090 <HAL_ADC_ConfigChannel+0x4b4>)
 8001f64:	e00c      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001f66:	4b49      	ldr	r3, [pc, #292]	@ (800208c <HAL_ADC_ConfigChannel+0x4b0>)
 8001f68:	e00a      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001f6a:	4b4f      	ldr	r3, [pc, #316]	@ (80020a8 <HAL_ADC_ConfigChannel+0x4cc>)
 8001f6c:	e008      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001f6e:	4b4f      	ldr	r3, [pc, #316]	@ (80020ac <HAL_ADC_ConfigChannel+0x4d0>)
 8001f70:	e006      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001f72:	4b4f      	ldr	r3, [pc, #316]	@ (80020b0 <HAL_ADC_ConfigChannel+0x4d4>)
 8001f74:	e004      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001f76:	4b4f      	ldr	r3, [pc, #316]	@ (80020b4 <HAL_ADC_ConfigChannel+0x4d8>)
 8001f78:	e002      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e000      	b.n	8001f80 <HAL_ADC_ConfigChannel+0x3a4>
 8001f7e:	2300      	movs	r3, #0
 8001f80:	4619      	mov	r1, r3
 8001f82:	4610      	mov	r0, r2
 8001f84:	f7ff f856 	bl	8001034 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f280 80fc 	bge.w	800218a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a36      	ldr	r2, [pc, #216]	@ (8002070 <HAL_ADC_ConfigChannel+0x494>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d004      	beq.n	8001fa6 <HAL_ADC_ConfigChannel+0x3ca>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a45      	ldr	r2, [pc, #276]	@ (80020b8 <HAL_ADC_ConfigChannel+0x4dc>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d101      	bne.n	8001faa <HAL_ADC_ConfigChannel+0x3ce>
 8001fa6:	4b45      	ldr	r3, [pc, #276]	@ (80020bc <HAL_ADC_ConfigChannel+0x4e0>)
 8001fa8:	e000      	b.n	8001fac <HAL_ADC_ConfigChannel+0x3d0>
 8001faa:	4b45      	ldr	r3, [pc, #276]	@ (80020c0 <HAL_ADC_ConfigChannel+0x4e4>)
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff f833 	bl	8001018 <LL_ADC_GetCommonPathInternalCh>
 8001fb2:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a2d      	ldr	r2, [pc, #180]	@ (8002070 <HAL_ADC_ConfigChannel+0x494>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d004      	beq.n	8001fc8 <HAL_ADC_ConfigChannel+0x3ec>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a3d      	ldr	r2, [pc, #244]	@ (80020b8 <HAL_ADC_ConfigChannel+0x4dc>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d10e      	bne.n	8001fe6 <HAL_ADC_ConfigChannel+0x40a>
 8001fc8:	4829      	ldr	r0, [pc, #164]	@ (8002070 <HAL_ADC_ConfigChannel+0x494>)
 8001fca:	f7ff f9db 	bl	8001384 <LL_ADC_IsEnabled>
 8001fce:	4604      	mov	r4, r0
 8001fd0:	4839      	ldr	r0, [pc, #228]	@ (80020b8 <HAL_ADC_ConfigChannel+0x4dc>)
 8001fd2:	f7ff f9d7 	bl	8001384 <LL_ADC_IsEnabled>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	4323      	orrs	r3, r4
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	bf0c      	ite	eq
 8001fde:	2301      	moveq	r3, #1
 8001fe0:	2300      	movne	r3, #0
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	e008      	b.n	8001ff8 <HAL_ADC_ConfigChannel+0x41c>
 8001fe6:	4837      	ldr	r0, [pc, #220]	@ (80020c4 <HAL_ADC_ConfigChannel+0x4e8>)
 8001fe8:	f7ff f9cc 	bl	8001384 <LL_ADC_IsEnabled>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	bf0c      	ite	eq
 8001ff2:	2301      	moveq	r3, #1
 8001ff4:	2300      	movne	r3, #0
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f000 80b3 	beq.w	8002164 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a31      	ldr	r2, [pc, #196]	@ (80020c8 <HAL_ADC_ConfigChannel+0x4ec>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d165      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x4f8>
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d160      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a2b      	ldr	r2, [pc, #172]	@ (80020c4 <HAL_ADC_ConfigChannel+0x4e8>)
 8002018:	4293      	cmp	r3, r2
 800201a:	f040 80b6 	bne.w	800218a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a13      	ldr	r2, [pc, #76]	@ (8002070 <HAL_ADC_ConfigChannel+0x494>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d004      	beq.n	8002032 <HAL_ADC_ConfigChannel+0x456>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a22      	ldr	r2, [pc, #136]	@ (80020b8 <HAL_ADC_ConfigChannel+0x4dc>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d101      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x45a>
 8002032:	4a22      	ldr	r2, [pc, #136]	@ (80020bc <HAL_ADC_ConfigChannel+0x4e0>)
 8002034:	e000      	b.n	8002038 <HAL_ADC_ConfigChannel+0x45c>
 8002036:	4a22      	ldr	r2, [pc, #136]	@ (80020c0 <HAL_ADC_ConfigChannel+0x4e4>)
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800203e:	4619      	mov	r1, r3
 8002040:	4610      	mov	r0, r2
 8002042:	f7fe ffd6 	bl	8000ff2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002046:	4b21      	ldr	r3, [pc, #132]	@ (80020cc <HAL_ADC_ConfigChannel+0x4f0>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	099b      	lsrs	r3, r3, #6
 800204c:	4a20      	ldr	r2, [pc, #128]	@ (80020d0 <HAL_ADC_ConfigChannel+0x4f4>)
 800204e:	fba2 2303 	umull	r2, r3, r2, r3
 8002052:	099b      	lsrs	r3, r3, #6
 8002054:	3301      	adds	r3, #1
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800205a:	e002      	b.n	8002062 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	3b01      	subs	r3, #1
 8002060:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1f9      	bne.n	800205c <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002068:	e08f      	b.n	800218a <HAL_ADC_ConfigChannel+0x5ae>
 800206a:	bf00      	nop
 800206c:	47ff0000 	.word	0x47ff0000
 8002070:	40022000 	.word	0x40022000
 8002074:	04300002 	.word	0x04300002
 8002078:	08600004 	.word	0x08600004
 800207c:	0c900008 	.word	0x0c900008
 8002080:	10c00010 	.word	0x10c00010
 8002084:	14f00020 	.word	0x14f00020
 8002088:	2a000400 	.word	0x2a000400
 800208c:	2e300800 	.word	0x2e300800
 8002090:	32601000 	.word	0x32601000
 8002094:	43210000 	.word	0x43210000
 8002098:	4b840000 	.word	0x4b840000
 800209c:	4fb80000 	.word	0x4fb80000
 80020a0:	47520000 	.word	0x47520000
 80020a4:	36902000 	.word	0x36902000
 80020a8:	25b00200 	.word	0x25b00200
 80020ac:	21800100 	.word	0x21800100
 80020b0:	1d500080 	.word	0x1d500080
 80020b4:	19200040 	.word	0x19200040
 80020b8:	40022100 	.word	0x40022100
 80020bc:	40022300 	.word	0x40022300
 80020c0:	58026300 	.word	0x58026300
 80020c4:	58026000 	.word	0x58026000
 80020c8:	cb840000 	.word	0xcb840000
 80020cc:	24000000 	.word	0x24000000
 80020d0:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a31      	ldr	r2, [pc, #196]	@ (80021a0 <HAL_ADC_ConfigChannel+0x5c4>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d11e      	bne.n	800211c <HAL_ADC_ConfigChannel+0x540>
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d119      	bne.n	800211c <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a2d      	ldr	r2, [pc, #180]	@ (80021a4 <HAL_ADC_ConfigChannel+0x5c8>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d14b      	bne.n	800218a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a2c      	ldr	r2, [pc, #176]	@ (80021a8 <HAL_ADC_ConfigChannel+0x5cc>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d004      	beq.n	8002106 <HAL_ADC_ConfigChannel+0x52a>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a2a      	ldr	r2, [pc, #168]	@ (80021ac <HAL_ADC_ConfigChannel+0x5d0>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d101      	bne.n	800210a <HAL_ADC_ConfigChannel+0x52e>
 8002106:	4a2a      	ldr	r2, [pc, #168]	@ (80021b0 <HAL_ADC_ConfigChannel+0x5d4>)
 8002108:	e000      	b.n	800210c <HAL_ADC_ConfigChannel+0x530>
 800210a:	4a2a      	ldr	r2, [pc, #168]	@ (80021b4 <HAL_ADC_ConfigChannel+0x5d8>)
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002112:	4619      	mov	r1, r3
 8002114:	4610      	mov	r0, r2
 8002116:	f7fe ff6c 	bl	8000ff2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800211a:	e036      	b.n	800218a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a25      	ldr	r2, [pc, #148]	@ (80021b8 <HAL_ADC_ConfigChannel+0x5dc>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d131      	bne.n	800218a <HAL_ADC_ConfigChannel+0x5ae>
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d12c      	bne.n	800218a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a1b      	ldr	r2, [pc, #108]	@ (80021a4 <HAL_ADC_ConfigChannel+0x5c8>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d127      	bne.n	800218a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a1a      	ldr	r2, [pc, #104]	@ (80021a8 <HAL_ADC_ConfigChannel+0x5cc>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d004      	beq.n	800214e <HAL_ADC_ConfigChannel+0x572>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a18      	ldr	r2, [pc, #96]	@ (80021ac <HAL_ADC_ConfigChannel+0x5d0>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d101      	bne.n	8002152 <HAL_ADC_ConfigChannel+0x576>
 800214e:	4a18      	ldr	r2, [pc, #96]	@ (80021b0 <HAL_ADC_ConfigChannel+0x5d4>)
 8002150:	e000      	b.n	8002154 <HAL_ADC_ConfigChannel+0x578>
 8002152:	4a18      	ldr	r2, [pc, #96]	@ (80021b4 <HAL_ADC_ConfigChannel+0x5d8>)
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800215a:	4619      	mov	r1, r3
 800215c:	4610      	mov	r0, r2
 800215e:	f7fe ff48 	bl	8000ff2 <LL_ADC_SetCommonPathInternalCh>
 8002162:	e012      	b.n	800218a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002168:	f043 0220 	orr.w	r2, r3, #32
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002176:	e008      	b.n	800218a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800217c:	f043 0220 	orr.w	r2, r3, #32
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002192:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002196:	4618      	mov	r0, r3
 8002198:	3734      	adds	r7, #52	@ 0x34
 800219a:	46bd      	mov	sp, r7
 800219c:	bd90      	pop	{r4, r7, pc}
 800219e:	bf00      	nop
 80021a0:	c7520000 	.word	0xc7520000
 80021a4:	58026000 	.word	0x58026000
 80021a8:	40022000 	.word	0x40022000
 80021ac:	40022100 	.word	0x40022100
 80021b0:	40022300 	.word	0x40022300
 80021b4:	58026300 	.word	0x58026300
 80021b8:	cfb80000 	.word	0xcfb80000

080021bc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b088      	sub	sp, #32
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff f924 	bl	8001420 <LL_ADC_REG_IsConversionOngoing>
 80021d8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f7ff f946 	bl	8001470 <LL_ADC_INJ_IsConversionOngoing>
 80021e4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d103      	bne.n	80021f4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f000 8098 	beq.w	8002324 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d02a      	beq.n	8002258 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	7d5b      	ldrb	r3, [r3, #21]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d126      	bne.n	8002258 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	7d1b      	ldrb	r3, [r3, #20]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d122      	bne.n	8002258 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002212:	2301      	movs	r3, #1
 8002214:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002216:	e014      	b.n	8002242 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	4a45      	ldr	r2, [pc, #276]	@ (8002330 <ADC_ConversionStop+0x174>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d90d      	bls.n	800223c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002224:	f043 0210 	orr.w	r2, r3, #16
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002230:	f043 0201 	orr.w	r2, r3, #1
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e074      	b.n	8002326 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	3301      	adds	r3, #1
 8002240:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800224c:	2b40      	cmp	r3, #64	@ 0x40
 800224e:	d1e3      	bne.n	8002218 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2240      	movs	r2, #64	@ 0x40
 8002256:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	2b02      	cmp	r3, #2
 800225c:	d014      	beq.n	8002288 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4618      	mov	r0, r3
 8002264:	f7ff f8dc 	bl	8001420 <LL_ADC_REG_IsConversionOngoing>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d00c      	beq.n	8002288 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff f899 	bl	80013aa <LL_ADC_IsDisableOngoing>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d104      	bne.n	8002288 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff f8b8 	bl	80013f8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d014      	beq.n	80022b8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4618      	mov	r0, r3
 8002294:	f7ff f8ec 	bl	8001470 <LL_ADC_INJ_IsConversionOngoing>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d00c      	beq.n	80022b8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff f881 	bl	80013aa <LL_ADC_IsDisableOngoing>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d104      	bne.n	80022b8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff f8c8 	bl	8001448 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d005      	beq.n	80022ca <ADC_ConversionStop+0x10e>
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	2b03      	cmp	r3, #3
 80022c2:	d105      	bne.n	80022d0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80022c4:	230c      	movs	r3, #12
 80022c6:	617b      	str	r3, [r7, #20]
        break;
 80022c8:	e005      	b.n	80022d6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80022ca:	2308      	movs	r3, #8
 80022cc:	617b      	str	r3, [r7, #20]
        break;
 80022ce:	e002      	b.n	80022d6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80022d0:	2304      	movs	r3, #4
 80022d2:	617b      	str	r3, [r7, #20]
        break;
 80022d4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80022d6:	f7fe fe3d 	bl	8000f54 <HAL_GetTick>
 80022da:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80022dc:	e01b      	b.n	8002316 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80022de:	f7fe fe39 	bl	8000f54 <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b05      	cmp	r3, #5
 80022ea:	d914      	bls.n	8002316 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	4013      	ands	r3, r2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00d      	beq.n	8002316 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022fe:	f043 0210 	orr.w	r2, r3, #16
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800230a:	f043 0201 	orr.w	r2, r3, #1
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e007      	b.n	8002326 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	4013      	ands	r3, r2
 8002320:	2b00      	cmp	r3, #0
 8002322:	d1dc      	bne.n	80022de <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3720      	adds	r7, #32
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	000cdbff 	.word	0x000cdbff

08002334 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff f81f 	bl	8001384 <LL_ADC_IsEnabled>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d16e      	bne.n	800242a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689a      	ldr	r2, [r3, #8]
 8002352:	4b38      	ldr	r3, [pc, #224]	@ (8002434 <ADC_Enable+0x100>)
 8002354:	4013      	ands	r3, r2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d00d      	beq.n	8002376 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800235e:	f043 0210 	orr.w	r2, r3, #16
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236a:	f043 0201 	orr.w	r2, r3, #1
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e05a      	b.n	800242c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe ffda 	bl	8001334 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002380:	f7fe fde8 	bl	8000f54 <HAL_GetTick>
 8002384:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a2b      	ldr	r2, [pc, #172]	@ (8002438 <ADC_Enable+0x104>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d004      	beq.n	800239a <ADC_Enable+0x66>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a29      	ldr	r2, [pc, #164]	@ (800243c <ADC_Enable+0x108>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d101      	bne.n	800239e <ADC_Enable+0x6a>
 800239a:	4b29      	ldr	r3, [pc, #164]	@ (8002440 <ADC_Enable+0x10c>)
 800239c:	e000      	b.n	80023a0 <ADC_Enable+0x6c>
 800239e:	4b29      	ldr	r3, [pc, #164]	@ (8002444 <ADC_Enable+0x110>)
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7fe ff5d 	bl	8001260 <LL_ADC_GetMultimode>
 80023a6:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a23      	ldr	r2, [pc, #140]	@ (800243c <ADC_Enable+0x108>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d002      	beq.n	80023b8 <ADC_Enable+0x84>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	e000      	b.n	80023ba <ADC_Enable+0x86>
 80023b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002438 <ADC_Enable+0x104>)
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6812      	ldr	r2, [r2, #0]
 80023be:	4293      	cmp	r3, r2
 80023c0:	d02c      	beq.n	800241c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d130      	bne.n	800242a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023c8:	e028      	b.n	800241c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7fe ffd8 	bl	8001384 <LL_ADC_IsEnabled>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d104      	bne.n	80023e4 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe ffa8 	bl	8001334 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023e4:	f7fe fdb6 	bl	8000f54 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d914      	bls.n	800241c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d00d      	beq.n	800241c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002404:	f043 0210 	orr.w	r2, r3, #16
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002410:	f043 0201 	orr.w	r2, r3, #1
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e007      	b.n	800242c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b01      	cmp	r3, #1
 8002428:	d1cf      	bne.n	80023ca <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	8000003f 	.word	0x8000003f
 8002438:	40022000 	.word	0x40022000
 800243c:	40022100 	.word	0x40022100
 8002440:	40022300 	.word	0x40022300
 8002444:	58026300 	.word	0x58026300

08002448 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4618      	mov	r0, r3
 8002456:	f7fe ffa8 	bl	80013aa <LL_ADC_IsDisableOngoing>
 800245a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4618      	mov	r0, r3
 8002462:	f7fe ff8f 	bl	8001384 <LL_ADC_IsEnabled>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d047      	beq.n	80024fc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d144      	bne.n	80024fc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f003 030d 	and.w	r3, r3, #13
 800247c:	2b01      	cmp	r3, #1
 800247e:	d10c      	bne.n	800249a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe ff69 	bl	800135c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2203      	movs	r2, #3
 8002490:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002492:	f7fe fd5f 	bl	8000f54 <HAL_GetTick>
 8002496:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002498:	e029      	b.n	80024ee <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800249e:	f043 0210 	orr.w	r2, r3, #16
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024aa:	f043 0201 	orr.w	r2, r3, #1
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e023      	b.n	80024fe <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80024b6:	f7fe fd4d 	bl	8000f54 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d914      	bls.n	80024ee <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00d      	beq.n	80024ee <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d6:	f043 0210 	orr.w	r2, r3, #16
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e2:	f043 0201 	orr.w	r2, r3, #1
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e007      	b.n	80024fe <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1dc      	bne.n	80024b6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
	...

08002508 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a7a      	ldr	r2, [pc, #488]	@ (8002700 <ADC_ConfigureBoostMode+0x1f8>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d004      	beq.n	8002524 <ADC_ConfigureBoostMode+0x1c>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a79      	ldr	r2, [pc, #484]	@ (8002704 <ADC_ConfigureBoostMode+0x1fc>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d109      	bne.n	8002538 <ADC_ConfigureBoostMode+0x30>
 8002524:	4b78      	ldr	r3, [pc, #480]	@ (8002708 <ADC_ConfigureBoostMode+0x200>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800252c:	2b00      	cmp	r3, #0
 800252e:	bf14      	ite	ne
 8002530:	2301      	movne	r3, #1
 8002532:	2300      	moveq	r3, #0
 8002534:	b2db      	uxtb	r3, r3
 8002536:	e008      	b.n	800254a <ADC_ConfigureBoostMode+0x42>
 8002538:	4b74      	ldr	r3, [pc, #464]	@ (800270c <ADC_ConfigureBoostMode+0x204>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002540:	2b00      	cmp	r3, #0
 8002542:	bf14      	ite	ne
 8002544:	2301      	movne	r3, #1
 8002546:	2300      	moveq	r3, #0
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d01c      	beq.n	8002588 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800254e:	f001 fd9f 	bl	8004090 <HAL_RCC_GetHCLKFreq>
 8002552:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800255c:	d010      	beq.n	8002580 <ADC_ConfigureBoostMode+0x78>
 800255e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002562:	d873      	bhi.n	800264c <ADC_ConfigureBoostMode+0x144>
 8002564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002568:	d002      	beq.n	8002570 <ADC_ConfigureBoostMode+0x68>
 800256a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800256e:	d16d      	bne.n	800264c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	0c1b      	lsrs	r3, r3, #16
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	fbb2 f3f3 	udiv	r3, r2, r3
 800257c:	60fb      	str	r3, [r7, #12]
        break;
 800257e:	e068      	b.n	8002652 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	089b      	lsrs	r3, r3, #2
 8002584:	60fb      	str	r3, [r7, #12]
        break;
 8002586:	e064      	b.n	8002652 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002588:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800258c:	f04f 0100 	mov.w	r1, #0
 8002590:	f002 ffea 	bl	8005568 <HAL_RCCEx_GetPeriphCLKFreq>
 8002594:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800259e:	d051      	beq.n	8002644 <ADC_ConfigureBoostMode+0x13c>
 80025a0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80025a4:	d854      	bhi.n	8002650 <ADC_ConfigureBoostMode+0x148>
 80025a6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80025aa:	d047      	beq.n	800263c <ADC_ConfigureBoostMode+0x134>
 80025ac:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80025b0:	d84e      	bhi.n	8002650 <ADC_ConfigureBoostMode+0x148>
 80025b2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80025b6:	d03d      	beq.n	8002634 <ADC_ConfigureBoostMode+0x12c>
 80025b8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80025bc:	d848      	bhi.n	8002650 <ADC_ConfigureBoostMode+0x148>
 80025be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80025c2:	d033      	beq.n	800262c <ADC_ConfigureBoostMode+0x124>
 80025c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80025c8:	d842      	bhi.n	8002650 <ADC_ConfigureBoostMode+0x148>
 80025ca:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80025ce:	d029      	beq.n	8002624 <ADC_ConfigureBoostMode+0x11c>
 80025d0:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80025d4:	d83c      	bhi.n	8002650 <ADC_ConfigureBoostMode+0x148>
 80025d6:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80025da:	d01a      	beq.n	8002612 <ADC_ConfigureBoostMode+0x10a>
 80025dc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80025e0:	d836      	bhi.n	8002650 <ADC_ConfigureBoostMode+0x148>
 80025e2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80025e6:	d014      	beq.n	8002612 <ADC_ConfigureBoostMode+0x10a>
 80025e8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80025ec:	d830      	bhi.n	8002650 <ADC_ConfigureBoostMode+0x148>
 80025ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025f2:	d00e      	beq.n	8002612 <ADC_ConfigureBoostMode+0x10a>
 80025f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025f8:	d82a      	bhi.n	8002650 <ADC_ConfigureBoostMode+0x148>
 80025fa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80025fe:	d008      	beq.n	8002612 <ADC_ConfigureBoostMode+0x10a>
 8002600:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002604:	d824      	bhi.n	8002650 <ADC_ConfigureBoostMode+0x148>
 8002606:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800260a:	d002      	beq.n	8002612 <ADC_ConfigureBoostMode+0x10a>
 800260c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002610:	d11e      	bne.n	8002650 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	0c9b      	lsrs	r3, r3, #18
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002620:	60fb      	str	r3, [r7, #12]
        break;
 8002622:	e016      	b.n	8002652 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	091b      	lsrs	r3, r3, #4
 8002628:	60fb      	str	r3, [r7, #12]
        break;
 800262a:	e012      	b.n	8002652 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	60fb      	str	r3, [r7, #12]
        break;
 8002632:	e00e      	b.n	8002652 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	099b      	lsrs	r3, r3, #6
 8002638:	60fb      	str	r3, [r7, #12]
        break;
 800263a:	e00a      	b.n	8002652 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	09db      	lsrs	r3, r3, #7
 8002640:	60fb      	str	r3, [r7, #12]
        break;
 8002642:	e006      	b.n	8002652 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	0a1b      	lsrs	r3, r3, #8
 8002648:	60fb      	str	r3, [r7, #12]
        break;
 800264a:	e002      	b.n	8002652 <ADC_ConfigureBoostMode+0x14a>
        break;
 800264c:	bf00      	nop
 800264e:	e000      	b.n	8002652 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002650:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002652:	f7fe fcaf 	bl	8000fb4 <HAL_GetREVID>
 8002656:	4603      	mov	r3, r0
 8002658:	f241 0203 	movw	r2, #4099	@ 0x1003
 800265c:	4293      	cmp	r3, r2
 800265e:	d815      	bhi.n	800268c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4a2b      	ldr	r2, [pc, #172]	@ (8002710 <ADC_ConfigureBoostMode+0x208>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d908      	bls.n	800267a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689a      	ldr	r2, [r3, #8]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002676:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002678:	e03e      	b.n	80026f8 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002688:	609a      	str	r2, [r3, #8]
}
 800268a:	e035      	b.n	80026f8 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	085b      	lsrs	r3, r3, #1
 8002690:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	4a1f      	ldr	r2, [pc, #124]	@ (8002714 <ADC_ConfigureBoostMode+0x20c>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d808      	bhi.n	80026ac <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80026a8:	609a      	str	r2, [r3, #8]
}
 80026aa:	e025      	b.n	80026f8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002718 <ADC_ConfigureBoostMode+0x210>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d80a      	bhi.n	80026ca <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026c6:	609a      	str	r2, [r3, #8]
}
 80026c8:	e016      	b.n	80026f8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	4a13      	ldr	r2, [pc, #76]	@ (800271c <ADC_ConfigureBoostMode+0x214>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d80a      	bhi.n	80026e8 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026e4:	609a      	str	r2, [r3, #8]
}
 80026e6:	e007      	b.n	80026f8 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80026f6:	609a      	str	r2, [r3, #8]
}
 80026f8:	bf00      	nop
 80026fa:	3710      	adds	r7, #16
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40022000 	.word	0x40022000
 8002704:	40022100 	.word	0x40022100
 8002708:	40022300 	.word	0x40022300
 800270c:	58026300 	.word	0x58026300
 8002710:	01312d00 	.word	0x01312d00
 8002714:	005f5e10 	.word	0x005f5e10
 8002718:	00bebc20 	.word	0x00bebc20
 800271c:	017d7840 	.word	0x017d7840

08002720 <LL_ADC_IsEnabled>:
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <LL_ADC_IsEnabled+0x18>
 8002734:	2301      	movs	r3, #1
 8002736:	e000      	b.n	800273a <LL_ADC_IsEnabled+0x1a>
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr

08002746 <LL_ADC_REG_IsConversionOngoing>:
{
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 0304 	and.w	r3, r3, #4
 8002756:	2b04      	cmp	r3, #4
 8002758:	d101      	bne.n	800275e <LL_ADC_REG_IsConversionOngoing+0x18>
 800275a:	2301      	movs	r3, #1
 800275c:	e000      	b.n	8002760 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800276c:	b590      	push	{r4, r7, lr}
 800276e:	b09f      	sub	sp, #124	@ 0x7c
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002776:	2300      	movs	r3, #0
 8002778:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002782:	2b01      	cmp	r3, #1
 8002784:	d101      	bne.n	800278a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002786:	2302      	movs	r3, #2
 8002788:	e0be      	b.n	8002908 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2201      	movs	r2, #1
 800278e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002792:	2300      	movs	r3, #0
 8002794:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002796:	2300      	movs	r3, #0
 8002798:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a5c      	ldr	r2, [pc, #368]	@ (8002910 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d102      	bne.n	80027aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80027a4:	4b5b      	ldr	r3, [pc, #364]	@ (8002914 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80027a6:	60bb      	str	r3, [r7, #8]
 80027a8:	e001      	b.n	80027ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80027aa:	2300      	movs	r3, #0
 80027ac:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d10b      	bne.n	80027cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b8:	f043 0220 	orr.w	r2, r3, #32
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e09d      	b.n	8002908 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ffb9 	bl	8002746 <LL_ADC_REG_IsConversionOngoing>
 80027d4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff ffb3 	bl	8002746 <LL_ADC_REG_IsConversionOngoing>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d17f      	bne.n	80028e6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80027e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d17c      	bne.n	80028e6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a47      	ldr	r2, [pc, #284]	@ (8002910 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d004      	beq.n	8002800 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a46      	ldr	r2, [pc, #280]	@ (8002914 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d101      	bne.n	8002804 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002800:	4b45      	ldr	r3, [pc, #276]	@ (8002918 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002802:	e000      	b.n	8002806 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002804:	4b45      	ldr	r3, [pc, #276]	@ (800291c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002806:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d039      	beq.n	8002884 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002810:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	431a      	orrs	r2, r3
 800281e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002820:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a3a      	ldr	r2, [pc, #232]	@ (8002910 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d004      	beq.n	8002836 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a38      	ldr	r2, [pc, #224]	@ (8002914 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d10e      	bne.n	8002854 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002836:	4836      	ldr	r0, [pc, #216]	@ (8002910 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002838:	f7ff ff72 	bl	8002720 <LL_ADC_IsEnabled>
 800283c:	4604      	mov	r4, r0
 800283e:	4835      	ldr	r0, [pc, #212]	@ (8002914 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002840:	f7ff ff6e 	bl	8002720 <LL_ADC_IsEnabled>
 8002844:	4603      	mov	r3, r0
 8002846:	4323      	orrs	r3, r4
 8002848:	2b00      	cmp	r3, #0
 800284a:	bf0c      	ite	eq
 800284c:	2301      	moveq	r3, #1
 800284e:	2300      	movne	r3, #0
 8002850:	b2db      	uxtb	r3, r3
 8002852:	e008      	b.n	8002866 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002854:	4832      	ldr	r0, [pc, #200]	@ (8002920 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002856:	f7ff ff63 	bl	8002720 <LL_ADC_IsEnabled>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	bf0c      	ite	eq
 8002860:	2301      	moveq	r3, #1
 8002862:	2300      	movne	r3, #0
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d047      	beq.n	80028fa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800286a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	4b2d      	ldr	r3, [pc, #180]	@ (8002924 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002870:	4013      	ands	r3, r2
 8002872:	683a      	ldr	r2, [r7, #0]
 8002874:	6811      	ldr	r1, [r2, #0]
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	6892      	ldr	r2, [r2, #8]
 800287a:	430a      	orrs	r2, r1
 800287c:	431a      	orrs	r2, r3
 800287e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002880:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002882:	e03a      	b.n	80028fa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002884:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800288c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800288e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a1e      	ldr	r2, [pc, #120]	@ (8002910 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d004      	beq.n	80028a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a1d      	ldr	r2, [pc, #116]	@ (8002914 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d10e      	bne.n	80028c2 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80028a4:	481a      	ldr	r0, [pc, #104]	@ (8002910 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80028a6:	f7ff ff3b 	bl	8002720 <LL_ADC_IsEnabled>
 80028aa:	4604      	mov	r4, r0
 80028ac:	4819      	ldr	r0, [pc, #100]	@ (8002914 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80028ae:	f7ff ff37 	bl	8002720 <LL_ADC_IsEnabled>
 80028b2:	4603      	mov	r3, r0
 80028b4:	4323      	orrs	r3, r4
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	bf0c      	ite	eq
 80028ba:	2301      	moveq	r3, #1
 80028bc:	2300      	movne	r3, #0
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	e008      	b.n	80028d4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80028c2:	4817      	ldr	r0, [pc, #92]	@ (8002920 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80028c4:	f7ff ff2c 	bl	8002720 <LL_ADC_IsEnabled>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	bf0c      	ite	eq
 80028ce:	2301      	moveq	r3, #1
 80028d0:	2300      	movne	r3, #0
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d010      	beq.n	80028fa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80028d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	4b11      	ldr	r3, [pc, #68]	@ (8002924 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80028de:	4013      	ands	r3, r2
 80028e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80028e2:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80028e4:	e009      	b.n	80028fa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ea:	f043 0220 	orr.w	r2, r3, #32
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80028f8:	e000      	b.n	80028fc <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80028fa:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002904:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002908:	4618      	mov	r0, r3
 800290a:	377c      	adds	r7, #124	@ 0x7c
 800290c:	46bd      	mov	sp, r7
 800290e:	bd90      	pop	{r4, r7, pc}
 8002910:	40022000 	.word	0x40022000
 8002914:	40022100 	.word	0x40022100
 8002918:	40022300 	.word	0x40022300
 800291c:	58026300 	.word	0x58026300
 8002920:	58026000 	.word	0x58026000
 8002924:	fffff0e0 	.word	0xfffff0e0

08002928 <__NVIC_SetPriorityGrouping>:
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002938:	4b0b      	ldr	r3, [pc, #44]	@ (8002968 <__NVIC_SetPriorityGrouping+0x40>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002944:	4013      	ands	r3, r2
 8002946:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002950:	4b06      	ldr	r3, [pc, #24]	@ (800296c <__NVIC_SetPriorityGrouping+0x44>)
 8002952:	4313      	orrs	r3, r2
 8002954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002956:	4a04      	ldr	r2, [pc, #16]	@ (8002968 <__NVIC_SetPriorityGrouping+0x40>)
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	60d3      	str	r3, [r2, #12]
}
 800295c:	bf00      	nop
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	e000ed00 	.word	0xe000ed00
 800296c:	05fa0000 	.word	0x05fa0000

08002970 <__NVIC_GetPriorityGrouping>:
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002974:	4b04      	ldr	r3, [pc, #16]	@ (8002988 <__NVIC_GetPriorityGrouping+0x18>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	0a1b      	lsrs	r3, r3, #8
 800297a:	f003 0307 	and.w	r3, r3, #7
}
 800297e:	4618      	mov	r0, r3
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	e000ed00 	.word	0xe000ed00

0800298c <__NVIC_SetPriority>:
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	6039      	str	r1, [r7, #0]
 8002996:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002998:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800299c:	2b00      	cmp	r3, #0
 800299e:	db0a      	blt.n	80029b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	b2da      	uxtb	r2, r3
 80029a4:	490c      	ldr	r1, [pc, #48]	@ (80029d8 <__NVIC_SetPriority+0x4c>)
 80029a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029aa:	0112      	lsls	r2, r2, #4
 80029ac:	b2d2      	uxtb	r2, r2
 80029ae:	440b      	add	r3, r1
 80029b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80029b4:	e00a      	b.n	80029cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	4908      	ldr	r1, [pc, #32]	@ (80029dc <__NVIC_SetPriority+0x50>)
 80029bc:	88fb      	ldrh	r3, [r7, #6]
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	3b04      	subs	r3, #4
 80029c4:	0112      	lsls	r2, r2, #4
 80029c6:	b2d2      	uxtb	r2, r2
 80029c8:	440b      	add	r3, r1
 80029ca:	761a      	strb	r2, [r3, #24]
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	e000e100 	.word	0xe000e100
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <NVIC_EncodePriority>:
{
 80029e0:	b480      	push	{r7}
 80029e2:	b089      	sub	sp, #36	@ 0x24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	f1c3 0307 	rsb	r3, r3, #7
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	bf28      	it	cs
 80029fe:	2304      	movcs	r3, #4
 8002a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3304      	adds	r3, #4
 8002a06:	2b06      	cmp	r3, #6
 8002a08:	d902      	bls.n	8002a10 <NVIC_EncodePriority+0x30>
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3b03      	subs	r3, #3
 8002a0e:	e000      	b.n	8002a12 <NVIC_EncodePriority+0x32>
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a14:	f04f 32ff 	mov.w	r2, #4294967295
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43da      	mvns	r2, r3
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	401a      	ands	r2, r3
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a28:	f04f 31ff 	mov.w	r1, #4294967295
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a32:	43d9      	mvns	r1, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a38:	4313      	orrs	r3, r2
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3724      	adds	r7, #36	@ 0x24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
	...

08002a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a58:	d301      	bcc.n	8002a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e00f      	b.n	8002a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a88 <SysTick_Config+0x40>)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a66:	210f      	movs	r1, #15
 8002a68:	f04f 30ff 	mov.w	r0, #4294967295
 8002a6c:	f7ff ff8e 	bl	800298c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a70:	4b05      	ldr	r3, [pc, #20]	@ (8002a88 <SysTick_Config+0x40>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a76:	4b04      	ldr	r3, [pc, #16]	@ (8002a88 <SysTick_Config+0x40>)
 8002a78:	2207      	movs	r2, #7
 8002a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	e000e010 	.word	0xe000e010

08002a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff ff47 	bl	8002928 <__NVIC_SetPriorityGrouping>
}
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b086      	sub	sp, #24
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	60b9      	str	r1, [r7, #8]
 8002aac:	607a      	str	r2, [r7, #4]
 8002aae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ab0:	f7ff ff5e 	bl	8002970 <__NVIC_GetPriorityGrouping>
 8002ab4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	68b9      	ldr	r1, [r7, #8]
 8002aba:	6978      	ldr	r0, [r7, #20]
 8002abc:	f7ff ff90 	bl	80029e0 <NVIC_EncodePriority>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ac6:	4611      	mov	r1, r2
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff ff5f 	bl	800298c <__NVIC_SetPriority>
}
 8002ace:	bf00      	nop
 8002ad0:	3718      	adds	r7, #24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b082      	sub	sp, #8
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f7ff ffb2 	bl	8002a48 <SysTick_Config>
 8002ae4:	4603      	mov	r3, r0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
	...

08002af0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002af4:	f3bf 8f5f 	dmb	sy
}
 8002af8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002afa:	4b07      	ldr	r3, [pc, #28]	@ (8002b18 <HAL_MPU_Disable+0x28>)
 8002afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afe:	4a06      	ldr	r2, [pc, #24]	@ (8002b18 <HAL_MPU_Disable+0x28>)
 8002b00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b04:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002b06:	4b05      	ldr	r3, [pc, #20]	@ (8002b1c <HAL_MPU_Disable+0x2c>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	605a      	str	r2, [r3, #4]
}
 8002b0c:	bf00      	nop
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	e000ed00 	.word	0xe000ed00
 8002b1c:	e000ed90 	.word	0xe000ed90

08002b20 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002b28:	4a0b      	ldr	r2, [pc, #44]	@ (8002b58 <HAL_MPU_Enable+0x38>)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f043 0301 	orr.w	r3, r3, #1
 8002b30:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002b32:	4b0a      	ldr	r3, [pc, #40]	@ (8002b5c <HAL_MPU_Enable+0x3c>)
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b36:	4a09      	ldr	r2, [pc, #36]	@ (8002b5c <HAL_MPU_Enable+0x3c>)
 8002b38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b3c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002b3e:	f3bf 8f4f 	dsb	sy
}
 8002b42:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b44:	f3bf 8f6f 	isb	sy
}
 8002b48:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002b4a:	bf00      	nop
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	e000ed90 	.word	0xe000ed90
 8002b5c:	e000ed00 	.word	0xe000ed00

08002b60 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	785a      	ldrb	r2, [r3, #1]
 8002b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bdc <HAL_MPU_ConfigRegion+0x7c>)
 8002b6e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002b70:	4b1a      	ldr	r3, [pc, #104]	@ (8002bdc <HAL_MPU_ConfigRegion+0x7c>)
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	4a19      	ldr	r2, [pc, #100]	@ (8002bdc <HAL_MPU_ConfigRegion+0x7c>)
 8002b76:	f023 0301 	bic.w	r3, r3, #1
 8002b7a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002b7c:	4a17      	ldr	r2, [pc, #92]	@ (8002bdc <HAL_MPU_ConfigRegion+0x7c>)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	7b1b      	ldrb	r3, [r3, #12]
 8002b88:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	7adb      	ldrb	r3, [r3, #11]
 8002b8e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	7a9b      	ldrb	r3, [r3, #10]
 8002b96:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002b98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	7b5b      	ldrb	r3, [r3, #13]
 8002b9e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002ba0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	7b9b      	ldrb	r3, [r3, #14]
 8002ba6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ba8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	7bdb      	ldrb	r3, [r3, #15]
 8002bae:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002bb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	7a5b      	ldrb	r3, [r3, #9]
 8002bb6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002bb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	7a1b      	ldrb	r3, [r3, #8]
 8002bbe:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002bc0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	7812      	ldrb	r2, [r2, #0]
 8002bc6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bc8:	4a04      	ldr	r2, [pc, #16]	@ (8002bdc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002bca:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bcc:	6113      	str	r3, [r2, #16]
}
 8002bce:	bf00      	nop
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	e000ed90 	.word	0xe000ed90

08002be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b089      	sub	sp, #36	@ 0x24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002bee:	4b89      	ldr	r3, [pc, #548]	@ (8002e14 <HAL_GPIO_Init+0x234>)
 8002bf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002bf2:	e194      	b.n	8002f1e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	2101      	movs	r1, #1
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002c00:	4013      	ands	r3, r2
 8002c02:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f000 8186 	beq.w	8002f18 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d005      	beq.n	8002c24 <HAL_GPIO_Init+0x44>
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f003 0303 	and.w	r3, r3, #3
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d130      	bne.n	8002c86 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	2203      	movs	r2, #3
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	68da      	ldr	r2, [r3, #12]
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43db      	mvns	r3, r3
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	4013      	ands	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	091b      	lsrs	r3, r3, #4
 8002c70:	f003 0201 	and.w	r2, r3, #1
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f003 0303 	and.w	r3, r3, #3
 8002c8e:	2b03      	cmp	r3, #3
 8002c90:	d017      	beq.n	8002cc2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	2203      	movs	r2, #3
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	43db      	mvns	r3, r3
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	689a      	ldr	r2, [r3, #8]
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d123      	bne.n	8002d16 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	08da      	lsrs	r2, r3, #3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	3208      	adds	r2, #8
 8002cd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	220f      	movs	r2, #15
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	691a      	ldr	r2, [r3, #16]
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	f003 0307 	and.w	r3, r3, #7
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	08da      	lsrs	r2, r3, #3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	3208      	adds	r2, #8
 8002d10:	69b9      	ldr	r1, [r7, #24]
 8002d12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	2203      	movs	r2, #3
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	43db      	mvns	r3, r3
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f003 0203 	and.w	r2, r3, #3
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	f000 80e0 	beq.w	8002f18 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d58:	4b2f      	ldr	r3, [pc, #188]	@ (8002e18 <HAL_GPIO_Init+0x238>)
 8002d5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002d5e:	4a2e      	ldr	r2, [pc, #184]	@ (8002e18 <HAL_GPIO_Init+0x238>)
 8002d60:	f043 0302 	orr.w	r3, r3, #2
 8002d64:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002d68:	4b2b      	ldr	r3, [pc, #172]	@ (8002e18 <HAL_GPIO_Init+0x238>)
 8002d6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d76:	4a29      	ldr	r2, [pc, #164]	@ (8002e1c <HAL_GPIO_Init+0x23c>)
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	089b      	lsrs	r3, r3, #2
 8002d7c:	3302      	adds	r3, #2
 8002d7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	f003 0303 	and.w	r3, r3, #3
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	220f      	movs	r2, #15
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	43db      	mvns	r3, r3
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	4013      	ands	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a20      	ldr	r2, [pc, #128]	@ (8002e20 <HAL_GPIO_Init+0x240>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d052      	beq.n	8002e48 <HAL_GPIO_Init+0x268>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a1f      	ldr	r2, [pc, #124]	@ (8002e24 <HAL_GPIO_Init+0x244>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d031      	beq.n	8002e0e <HAL_GPIO_Init+0x22e>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a1e      	ldr	r2, [pc, #120]	@ (8002e28 <HAL_GPIO_Init+0x248>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d02b      	beq.n	8002e0a <HAL_GPIO_Init+0x22a>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e2c <HAL_GPIO_Init+0x24c>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d025      	beq.n	8002e06 <HAL_GPIO_Init+0x226>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a1c      	ldr	r2, [pc, #112]	@ (8002e30 <HAL_GPIO_Init+0x250>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d01f      	beq.n	8002e02 <HAL_GPIO_Init+0x222>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a1b      	ldr	r2, [pc, #108]	@ (8002e34 <HAL_GPIO_Init+0x254>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d019      	beq.n	8002dfe <HAL_GPIO_Init+0x21e>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a1a      	ldr	r2, [pc, #104]	@ (8002e38 <HAL_GPIO_Init+0x258>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d013      	beq.n	8002dfa <HAL_GPIO_Init+0x21a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a19      	ldr	r2, [pc, #100]	@ (8002e3c <HAL_GPIO_Init+0x25c>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d00d      	beq.n	8002df6 <HAL_GPIO_Init+0x216>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a18      	ldr	r2, [pc, #96]	@ (8002e40 <HAL_GPIO_Init+0x260>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d007      	beq.n	8002df2 <HAL_GPIO_Init+0x212>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a17      	ldr	r2, [pc, #92]	@ (8002e44 <HAL_GPIO_Init+0x264>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d101      	bne.n	8002dee <HAL_GPIO_Init+0x20e>
 8002dea:	2309      	movs	r3, #9
 8002dec:	e02d      	b.n	8002e4a <HAL_GPIO_Init+0x26a>
 8002dee:	230a      	movs	r3, #10
 8002df0:	e02b      	b.n	8002e4a <HAL_GPIO_Init+0x26a>
 8002df2:	2308      	movs	r3, #8
 8002df4:	e029      	b.n	8002e4a <HAL_GPIO_Init+0x26a>
 8002df6:	2307      	movs	r3, #7
 8002df8:	e027      	b.n	8002e4a <HAL_GPIO_Init+0x26a>
 8002dfa:	2306      	movs	r3, #6
 8002dfc:	e025      	b.n	8002e4a <HAL_GPIO_Init+0x26a>
 8002dfe:	2305      	movs	r3, #5
 8002e00:	e023      	b.n	8002e4a <HAL_GPIO_Init+0x26a>
 8002e02:	2304      	movs	r3, #4
 8002e04:	e021      	b.n	8002e4a <HAL_GPIO_Init+0x26a>
 8002e06:	2303      	movs	r3, #3
 8002e08:	e01f      	b.n	8002e4a <HAL_GPIO_Init+0x26a>
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	e01d      	b.n	8002e4a <HAL_GPIO_Init+0x26a>
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e01b      	b.n	8002e4a <HAL_GPIO_Init+0x26a>
 8002e12:	bf00      	nop
 8002e14:	58000080 	.word	0x58000080
 8002e18:	58024400 	.word	0x58024400
 8002e1c:	58000400 	.word	0x58000400
 8002e20:	58020000 	.word	0x58020000
 8002e24:	58020400 	.word	0x58020400
 8002e28:	58020800 	.word	0x58020800
 8002e2c:	58020c00 	.word	0x58020c00
 8002e30:	58021000 	.word	0x58021000
 8002e34:	58021400 	.word	0x58021400
 8002e38:	58021800 	.word	0x58021800
 8002e3c:	58021c00 	.word	0x58021c00
 8002e40:	58022000 	.word	0x58022000
 8002e44:	58022400 	.word	0x58022400
 8002e48:	2300      	movs	r3, #0
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	f002 0203 	and.w	r2, r2, #3
 8002e50:	0092      	lsls	r2, r2, #2
 8002e52:	4093      	lsls	r3, r2
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e5a:	4938      	ldr	r1, [pc, #224]	@ (8002f3c <HAL_GPIO_Init+0x35c>)
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	089b      	lsrs	r3, r3, #2
 8002e60:	3302      	adds	r3, #2
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	43db      	mvns	r3, r3
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	4013      	ands	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002e8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002e96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	69ba      	ldr	r2, [r7, #24]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002ebc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d003      	beq.n	8002ee8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	4013      	ands	r3, r2
 8002efc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	fa22 f303 	lsr.w	r3, r2, r3
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f47f ae63 	bne.w	8002bf4 <HAL_GPIO_Init+0x14>
  }
}
 8002f2e:	bf00      	nop
 8002f30:	bf00      	nop
 8002f32:	3724      	adds	r7, #36	@ 0x24
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	58000400 	.word	0x58000400

08002f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	460b      	mov	r3, r1
 8002f4a:	807b      	strh	r3, [r7, #2]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f50:	787b      	ldrb	r3, [r7, #1]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d003      	beq.n	8002f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f56:	887a      	ldrh	r2, [r7, #2]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002f5c:	e003      	b.n	8002f66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002f5e:	887b      	ldrh	r3, [r7, #2]
 8002f60:	041a      	lsls	r2, r3, #16
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	619a      	str	r2, [r3, #24]
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
	...

08002f74 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002f7c:	4b19      	ldr	r3, [pc, #100]	@ (8002fe4 <HAL_PWREx_ConfigSupply+0x70>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f003 0304 	and.w	r3, r3, #4
 8002f84:	2b04      	cmp	r3, #4
 8002f86:	d00a      	beq.n	8002f9e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002f88:	4b16      	ldr	r3, [pc, #88]	@ (8002fe4 <HAL_PWREx_ConfigSupply+0x70>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d001      	beq.n	8002f9a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e01f      	b.n	8002fda <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	e01d      	b.n	8002fda <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002f9e:	4b11      	ldr	r3, [pc, #68]	@ (8002fe4 <HAL_PWREx_ConfigSupply+0x70>)
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	f023 0207 	bic.w	r2, r3, #7
 8002fa6:	490f      	ldr	r1, [pc, #60]	@ (8002fe4 <HAL_PWREx_ConfigSupply+0x70>)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002fae:	f7fd ffd1 	bl	8000f54 <HAL_GetTick>
 8002fb2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002fb4:	e009      	b.n	8002fca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002fb6:	f7fd ffcd 	bl	8000f54 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002fc4:	d901      	bls.n	8002fca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e007      	b.n	8002fda <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002fca:	4b06      	ldr	r3, [pc, #24]	@ (8002fe4 <HAL_PWREx_ConfigSupply+0x70>)
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fd6:	d1ee      	bne.n	8002fb6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	58024800 	.word	0x58024800

08002fe8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af02      	add	r7, sp, #8
 8002fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002ff0:	f7fd ffb0 	bl	8000f54 <HAL_GetTick>
 8002ff4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d101      	bne.n	8003000 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e05f      	b.n	80030c0 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003006:	b2db      	uxtb	r3, r3
 8003008:	2b00      	cmp	r3, #0
 800300a:	d107      	bne.n	800301c <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f7fd fc57 	bl	80008c0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003012:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 f85a 	bl	80030d0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	3b01      	subs	r3, #1
 800302c:	021a      	lsls	r2, r3, #8
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	430a      	orrs	r2, r1
 8003034:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2200      	movs	r2, #0
 8003040:	2120      	movs	r1, #32
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 f852 	bl	80030ec <QSPI_WaitFlagStateUntilTimeout>
 8003048:	4603      	mov	r3, r0
 800304a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800304c:	7afb      	ldrb	r3, [r7, #11]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d135      	bne.n	80030be <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	4b1b      	ldr	r3, [pc, #108]	@ (80030c8 <HAL_QSPI_Init+0xe0>)
 800305a:	4013      	ands	r3, r2
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6852      	ldr	r2, [r2, #4]
 8003060:	0611      	lsls	r1, r2, #24
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	68d2      	ldr	r2, [r2, #12]
 8003066:	4311      	orrs	r1, r2
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	69d2      	ldr	r2, [r2, #28]
 800306c:	4311      	orrs	r1, r2
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	6a12      	ldr	r2, [r2, #32]
 8003072:	4311      	orrs	r1, r2
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6812      	ldr	r2, [r2, #0]
 8003078:	430b      	orrs	r3, r1
 800307a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	4b12      	ldr	r3, [pc, #72]	@ (80030cc <HAL_QSPI_Init+0xe4>)
 8003084:	4013      	ands	r3, r2
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6912      	ldr	r2, [r2, #16]
 800308a:	0411      	lsls	r1, r2, #16
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6952      	ldr	r2, [r2, #20]
 8003090:	4311      	orrs	r1, r2
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6992      	ldr	r2, [r2, #24]
 8003096:	4311      	orrs	r1, r2
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	6812      	ldr	r2, [r2, #0]
 800309c:	430b      	orrs	r3, r1
 800309e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f042 0201 	orr.w	r2, r2, #1
 80030ae:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80030be:	7afb      	ldrb	r3, [r7, #11]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3710      	adds	r7, #16
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	00ffff2f 	.word	0x00ffff2f
 80030cc:	ffe0f8fe 	.word	0xffe0f8fe

080030d0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	683a      	ldr	r2, [r7, #0]
 80030de:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	603b      	str	r3, [r7, #0]
 80030f8:	4613      	mov	r3, r2
 80030fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80030fc:	e01a      	b.n	8003134 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003104:	d016      	beq.n	8003134 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003106:	f7fd ff25 	bl	8000f54 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	429a      	cmp	r2, r3
 8003114:	d302      	bcc.n	800311c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d10b      	bne.n	8003134 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2204      	movs	r2, #4
 8003120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003128:	f043 0201 	orr.w	r2, r3, #1
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e00e      	b.n	8003152 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689a      	ldr	r2, [r3, #8]
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	4013      	ands	r3, r2
 800313e:	2b00      	cmp	r3, #0
 8003140:	bf14      	ite	ne
 8003142:	2301      	movne	r3, #1
 8003144:	2300      	moveq	r3, #0
 8003146:	b2db      	uxtb	r3, r3
 8003148:	461a      	mov	r2, r3
 800314a:	79fb      	ldrb	r3, [r7, #7]
 800314c:	429a      	cmp	r2, r3
 800314e:	d1d6      	bne.n	80030fe <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b08c      	sub	sp, #48	@ 0x30
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d102      	bne.n	8003170 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	f000 bc48 	b.w	8003a00 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b00      	cmp	r3, #0
 800317a:	f000 8088 	beq.w	800328e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800317e:	4b99      	ldr	r3, [pc, #612]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003186:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003188:	4b96      	ldr	r3, [pc, #600]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 800318a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800318c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800318e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003190:	2b10      	cmp	r3, #16
 8003192:	d007      	beq.n	80031a4 <HAL_RCC_OscConfig+0x48>
 8003194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003196:	2b18      	cmp	r3, #24
 8003198:	d111      	bne.n	80031be <HAL_RCC_OscConfig+0x62>
 800319a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800319c:	f003 0303 	and.w	r3, r3, #3
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d10c      	bne.n	80031be <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a4:	4b8f      	ldr	r3, [pc, #572]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d06d      	beq.n	800328c <HAL_RCC_OscConfig+0x130>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d169      	bne.n	800328c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	f000 bc21 	b.w	8003a00 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031c6:	d106      	bne.n	80031d6 <HAL_RCC_OscConfig+0x7a>
 80031c8:	4b86      	ldr	r3, [pc, #536]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a85      	ldr	r2, [pc, #532]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80031ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d2:	6013      	str	r3, [r2, #0]
 80031d4:	e02e      	b.n	8003234 <HAL_RCC_OscConfig+0xd8>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d10c      	bne.n	80031f8 <HAL_RCC_OscConfig+0x9c>
 80031de:	4b81      	ldr	r3, [pc, #516]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a80      	ldr	r2, [pc, #512]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80031e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	4b7e      	ldr	r3, [pc, #504]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a7d      	ldr	r2, [pc, #500]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80031f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	e01d      	b.n	8003234 <HAL_RCC_OscConfig+0xd8>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003200:	d10c      	bne.n	800321c <HAL_RCC_OscConfig+0xc0>
 8003202:	4b78      	ldr	r3, [pc, #480]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a77      	ldr	r2, [pc, #476]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003208:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800320c:	6013      	str	r3, [r2, #0]
 800320e:	4b75      	ldr	r3, [pc, #468]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a74      	ldr	r2, [pc, #464]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	e00b      	b.n	8003234 <HAL_RCC_OscConfig+0xd8>
 800321c:	4b71      	ldr	r3, [pc, #452]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a70      	ldr	r2, [pc, #448]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003222:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003226:	6013      	str	r3, [r2, #0]
 8003228:	4b6e      	ldr	r3, [pc, #440]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a6d      	ldr	r2, [pc, #436]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 800322e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003232:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d013      	beq.n	8003264 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323c:	f7fd fe8a 	bl	8000f54 <HAL_GetTick>
 8003240:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003244:	f7fd fe86 	bl	8000f54 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b64      	cmp	r3, #100	@ 0x64
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e3d4      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003256:	4b63      	ldr	r3, [pc, #396]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d0f0      	beq.n	8003244 <HAL_RCC_OscConfig+0xe8>
 8003262:	e014      	b.n	800328e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003264:	f7fd fe76 	bl	8000f54 <HAL_GetTick>
 8003268:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800326c:	f7fd fe72 	bl	8000f54 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b64      	cmp	r3, #100	@ 0x64
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e3c0      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800327e:	4b59      	ldr	r3, [pc, #356]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1f0      	bne.n	800326c <HAL_RCC_OscConfig+0x110>
 800328a:	e000      	b.n	800328e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800328c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b00      	cmp	r3, #0
 8003298:	f000 80ca 	beq.w	8003430 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800329c:	4b51      	ldr	r3, [pc, #324]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032a4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80032a6:	4b4f      	ldr	r3, [pc, #316]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80032a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032aa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80032ac:	6a3b      	ldr	r3, [r7, #32]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d007      	beq.n	80032c2 <HAL_RCC_OscConfig+0x166>
 80032b2:	6a3b      	ldr	r3, [r7, #32]
 80032b4:	2b18      	cmp	r3, #24
 80032b6:	d156      	bne.n	8003366 <HAL_RCC_OscConfig+0x20a>
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f003 0303 	and.w	r3, r3, #3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d151      	bne.n	8003366 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032c2:	4b48      	ldr	r3, [pc, #288]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0304 	and.w	r3, r3, #4
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d005      	beq.n	80032da <HAL_RCC_OscConfig+0x17e>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e392      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80032da:	4b42      	ldr	r3, [pc, #264]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f023 0219 	bic.w	r2, r3, #25
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	493f      	ldr	r1, [pc, #252]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ec:	f7fd fe32 	bl	8000f54 <HAL_GetTick>
 80032f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032f4:	f7fd fe2e 	bl	8000f54 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e37c      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003306:	4b37      	ldr	r3, [pc, #220]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0304 	and.w	r3, r3, #4
 800330e:	2b00      	cmp	r3, #0
 8003310:	d0f0      	beq.n	80032f4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003312:	f7fd fe4f 	bl	8000fb4 <HAL_GetREVID>
 8003316:	4603      	mov	r3, r0
 8003318:	f241 0203 	movw	r2, #4099	@ 0x1003
 800331c:	4293      	cmp	r3, r2
 800331e:	d817      	bhi.n	8003350 <HAL_RCC_OscConfig+0x1f4>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	691b      	ldr	r3, [r3, #16]
 8003324:	2b40      	cmp	r3, #64	@ 0x40
 8003326:	d108      	bne.n	800333a <HAL_RCC_OscConfig+0x1de>
 8003328:	4b2e      	ldr	r3, [pc, #184]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003330:	4a2c      	ldr	r2, [pc, #176]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003336:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003338:	e07a      	b.n	8003430 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800333a:	4b2a      	ldr	r3, [pc, #168]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	031b      	lsls	r3, r3, #12
 8003348:	4926      	ldr	r1, [pc, #152]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 800334a:	4313      	orrs	r3, r2
 800334c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800334e:	e06f      	b.n	8003430 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003350:	4b24      	ldr	r3, [pc, #144]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	061b      	lsls	r3, r3, #24
 800335e:	4921      	ldr	r1, [pc, #132]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003360:	4313      	orrs	r3, r2
 8003362:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003364:	e064      	b.n	8003430 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d047      	beq.n	80033fe <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800336e:	4b1d      	ldr	r3, [pc, #116]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f023 0219 	bic.w	r2, r3, #25
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	491a      	ldr	r1, [pc, #104]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 800337c:	4313      	orrs	r3, r2
 800337e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003380:	f7fd fde8 	bl	8000f54 <HAL_GetTick>
 8003384:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003388:	f7fd fde4 	bl	8000f54 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b02      	cmp	r3, #2
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e332      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800339a:	4b12      	ldr	r3, [pc, #72]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0304 	and.w	r3, r3, #4
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d0f0      	beq.n	8003388 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a6:	f7fd fe05 	bl	8000fb4 <HAL_GetREVID>
 80033aa:	4603      	mov	r3, r0
 80033ac:	f241 0203 	movw	r2, #4099	@ 0x1003
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d819      	bhi.n	80033e8 <HAL_RCC_OscConfig+0x28c>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	691b      	ldr	r3, [r3, #16]
 80033b8:	2b40      	cmp	r3, #64	@ 0x40
 80033ba:	d108      	bne.n	80033ce <HAL_RCC_OscConfig+0x272>
 80033bc:	4b09      	ldr	r3, [pc, #36]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80033c4:	4a07      	ldr	r2, [pc, #28]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80033c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033ca:	6053      	str	r3, [r2, #4]
 80033cc:	e030      	b.n	8003430 <HAL_RCC_OscConfig+0x2d4>
 80033ce:	4b05      	ldr	r3, [pc, #20]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	031b      	lsls	r3, r3, #12
 80033dc:	4901      	ldr	r1, [pc, #4]	@ (80033e4 <HAL_RCC_OscConfig+0x288>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	604b      	str	r3, [r1, #4]
 80033e2:	e025      	b.n	8003430 <HAL_RCC_OscConfig+0x2d4>
 80033e4:	58024400 	.word	0x58024400
 80033e8:	4b9a      	ldr	r3, [pc, #616]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	061b      	lsls	r3, r3, #24
 80033f6:	4997      	ldr	r1, [pc, #604]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	604b      	str	r3, [r1, #4]
 80033fc:	e018      	b.n	8003430 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033fe:	4b95      	ldr	r3, [pc, #596]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a94      	ldr	r2, [pc, #592]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003404:	f023 0301 	bic.w	r3, r3, #1
 8003408:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340a:	f7fd fda3 	bl	8000f54 <HAL_GetTick>
 800340e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003410:	e008      	b.n	8003424 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003412:	f7fd fd9f 	bl	8000f54 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e2ed      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003424:	4b8b      	ldr	r3, [pc, #556]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0304 	and.w	r3, r3, #4
 800342c:	2b00      	cmp	r3, #0
 800342e:	d1f0      	bne.n	8003412 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0310 	and.w	r3, r3, #16
 8003438:	2b00      	cmp	r3, #0
 800343a:	f000 80a9 	beq.w	8003590 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800343e:	4b85      	ldr	r3, [pc, #532]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003446:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003448:	4b82      	ldr	r3, [pc, #520]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 800344a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	2b08      	cmp	r3, #8
 8003452:	d007      	beq.n	8003464 <HAL_RCC_OscConfig+0x308>
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	2b18      	cmp	r3, #24
 8003458:	d13a      	bne.n	80034d0 <HAL_RCC_OscConfig+0x374>
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f003 0303 	and.w	r3, r3, #3
 8003460:	2b01      	cmp	r3, #1
 8003462:	d135      	bne.n	80034d0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003464:	4b7b      	ldr	r3, [pc, #492]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800346c:	2b00      	cmp	r3, #0
 800346e:	d005      	beq.n	800347c <HAL_RCC_OscConfig+0x320>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	69db      	ldr	r3, [r3, #28]
 8003474:	2b80      	cmp	r3, #128	@ 0x80
 8003476:	d001      	beq.n	800347c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e2c1      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800347c:	f7fd fd9a 	bl	8000fb4 <HAL_GetREVID>
 8003480:	4603      	mov	r3, r0
 8003482:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003486:	4293      	cmp	r3, r2
 8003488:	d817      	bhi.n	80034ba <HAL_RCC_OscConfig+0x35e>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	2b20      	cmp	r3, #32
 8003490:	d108      	bne.n	80034a4 <HAL_RCC_OscConfig+0x348>
 8003492:	4b70      	ldr	r3, [pc, #448]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800349a:	4a6e      	ldr	r2, [pc, #440]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 800349c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80034a0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80034a2:	e075      	b.n	8003590 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80034a4:	4b6b      	ldr	r3, [pc, #428]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	069b      	lsls	r3, r3, #26
 80034b2:	4968      	ldr	r1, [pc, #416]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80034b8:	e06a      	b.n	8003590 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80034ba:	4b66      	ldr	r3, [pc, #408]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	061b      	lsls	r3, r3, #24
 80034c8:	4962      	ldr	r1, [pc, #392]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80034ce:	e05f      	b.n	8003590 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	69db      	ldr	r3, [r3, #28]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d042      	beq.n	800355e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80034d8:	4b5e      	ldr	r3, [pc, #376]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a5d      	ldr	r2, [pc, #372]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80034de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e4:	f7fd fd36 	bl	8000f54 <HAL_GetTick>
 80034e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80034ec:	f7fd fd32 	bl	8000f54 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e280      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80034fe:	4b55      	ldr	r3, [pc, #340]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003506:	2b00      	cmp	r3, #0
 8003508:	d0f0      	beq.n	80034ec <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800350a:	f7fd fd53 	bl	8000fb4 <HAL_GetREVID>
 800350e:	4603      	mov	r3, r0
 8003510:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003514:	4293      	cmp	r3, r2
 8003516:	d817      	bhi.n	8003548 <HAL_RCC_OscConfig+0x3ec>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a1b      	ldr	r3, [r3, #32]
 800351c:	2b20      	cmp	r3, #32
 800351e:	d108      	bne.n	8003532 <HAL_RCC_OscConfig+0x3d6>
 8003520:	4b4c      	ldr	r3, [pc, #304]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003528:	4a4a      	ldr	r2, [pc, #296]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 800352a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800352e:	6053      	str	r3, [r2, #4]
 8003530:	e02e      	b.n	8003590 <HAL_RCC_OscConfig+0x434>
 8003532:	4b48      	ldr	r3, [pc, #288]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a1b      	ldr	r3, [r3, #32]
 800353e:	069b      	lsls	r3, r3, #26
 8003540:	4944      	ldr	r1, [pc, #272]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003542:	4313      	orrs	r3, r2
 8003544:	604b      	str	r3, [r1, #4]
 8003546:	e023      	b.n	8003590 <HAL_RCC_OscConfig+0x434>
 8003548:	4b42      	ldr	r3, [pc, #264]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	061b      	lsls	r3, r3, #24
 8003556:	493f      	ldr	r1, [pc, #252]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003558:	4313      	orrs	r3, r2
 800355a:	60cb      	str	r3, [r1, #12]
 800355c:	e018      	b.n	8003590 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800355e:	4b3d      	ldr	r3, [pc, #244]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a3c      	ldr	r2, [pc, #240]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003564:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003568:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800356a:	f7fd fcf3 	bl	8000f54 <HAL_GetTick>
 800356e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003570:	e008      	b.n	8003584 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003572:	f7fd fcef 	bl	8000f54 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d901      	bls.n	8003584 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e23d      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003584:	4b33      	ldr	r3, [pc, #204]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1f0      	bne.n	8003572 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0308 	and.w	r3, r3, #8
 8003598:	2b00      	cmp	r3, #0
 800359a:	d036      	beq.n	800360a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d019      	beq.n	80035d8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80035a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80035aa:	f043 0301 	orr.w	r3, r3, #1
 80035ae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b0:	f7fd fcd0 	bl	8000f54 <HAL_GetTick>
 80035b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b8:	f7fd fccc 	bl	8000f54 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e21a      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80035ca:	4b22      	ldr	r3, [pc, #136]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80035cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0f0      	beq.n	80035b8 <HAL_RCC_OscConfig+0x45c>
 80035d6:	e018      	b.n	800360a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80035da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 80035de:	f023 0301 	bic.w	r3, r3, #1
 80035e2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e4:	f7fd fcb6 	bl	8000f54 <HAL_GetTick>
 80035e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035ec:	f7fd fcb2 	bl	8000f54 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e200      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035fe:	4b15      	ldr	r3, [pc, #84]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003600:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1f0      	bne.n	80035ec <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0320 	and.w	r3, r3, #32
 8003612:	2b00      	cmp	r3, #0
 8003614:	d039      	beq.n	800368a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d01c      	beq.n	8003658 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800361e:	4b0d      	ldr	r3, [pc, #52]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a0c      	ldr	r2, [pc, #48]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003624:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003628:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800362a:	f7fd fc93 	bl	8000f54 <HAL_GetTick>
 800362e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003630:	e008      	b.n	8003644 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003632:	f7fd fc8f 	bl	8000f54 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e1dd      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003644:	4b03      	ldr	r3, [pc, #12]	@ (8003654 <HAL_RCC_OscConfig+0x4f8>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0f0      	beq.n	8003632 <HAL_RCC_OscConfig+0x4d6>
 8003650:	e01b      	b.n	800368a <HAL_RCC_OscConfig+0x52e>
 8003652:	bf00      	nop
 8003654:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003658:	4b9b      	ldr	r3, [pc, #620]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a9a      	ldr	r2, [pc, #616]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800365e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003662:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003664:	f7fd fc76 	bl	8000f54 <HAL_GetTick>
 8003668:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800366a:	e008      	b.n	800367e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800366c:	f7fd fc72 	bl	8000f54 <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	2b02      	cmp	r3, #2
 8003678:	d901      	bls.n	800367e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e1c0      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800367e:	4b92      	ldr	r3, [pc, #584]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1f0      	bne.n	800366c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0304 	and.w	r3, r3, #4
 8003692:	2b00      	cmp	r3, #0
 8003694:	f000 8081 	beq.w	800379a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003698:	4b8c      	ldr	r3, [pc, #560]	@ (80038cc <HAL_RCC_OscConfig+0x770>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a8b      	ldr	r2, [pc, #556]	@ (80038cc <HAL_RCC_OscConfig+0x770>)
 800369e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036a4:	f7fd fc56 	bl	8000f54 <HAL_GetTick>
 80036a8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036ac:	f7fd fc52 	bl	8000f54 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b64      	cmp	r3, #100	@ 0x64
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e1a0      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036be:	4b83      	ldr	r3, [pc, #524]	@ (80038cc <HAL_RCC_OscConfig+0x770>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d0f0      	beq.n	80036ac <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d106      	bne.n	80036e0 <HAL_RCC_OscConfig+0x584>
 80036d2:	4b7d      	ldr	r3, [pc, #500]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80036d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d6:	4a7c      	ldr	r2, [pc, #496]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80036d8:	f043 0301 	orr.w	r3, r3, #1
 80036dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80036de:	e02d      	b.n	800373c <HAL_RCC_OscConfig+0x5e0>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10c      	bne.n	8003702 <HAL_RCC_OscConfig+0x5a6>
 80036e8:	4b77      	ldr	r3, [pc, #476]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80036ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ec:	4a76      	ldr	r2, [pc, #472]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80036ee:	f023 0301 	bic.w	r3, r3, #1
 80036f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036f4:	4b74      	ldr	r3, [pc, #464]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80036f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f8:	4a73      	ldr	r2, [pc, #460]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80036fa:	f023 0304 	bic.w	r3, r3, #4
 80036fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003700:	e01c      	b.n	800373c <HAL_RCC_OscConfig+0x5e0>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	2b05      	cmp	r3, #5
 8003708:	d10c      	bne.n	8003724 <HAL_RCC_OscConfig+0x5c8>
 800370a:	4b6f      	ldr	r3, [pc, #444]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800370c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800370e:	4a6e      	ldr	r2, [pc, #440]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003710:	f043 0304 	orr.w	r3, r3, #4
 8003714:	6713      	str	r3, [r2, #112]	@ 0x70
 8003716:	4b6c      	ldr	r3, [pc, #432]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800371a:	4a6b      	ldr	r2, [pc, #428]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800371c:	f043 0301 	orr.w	r3, r3, #1
 8003720:	6713      	str	r3, [r2, #112]	@ 0x70
 8003722:	e00b      	b.n	800373c <HAL_RCC_OscConfig+0x5e0>
 8003724:	4b68      	ldr	r3, [pc, #416]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003728:	4a67      	ldr	r2, [pc, #412]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800372a:	f023 0301 	bic.w	r3, r3, #1
 800372e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003730:	4b65      	ldr	r3, [pc, #404]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003734:	4a64      	ldr	r2, [pc, #400]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003736:	f023 0304 	bic.w	r3, r3, #4
 800373a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d015      	beq.n	8003770 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003744:	f7fd fc06 	bl	8000f54 <HAL_GetTick>
 8003748:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800374a:	e00a      	b.n	8003762 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800374c:	f7fd fc02 	bl	8000f54 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800375a:	4293      	cmp	r3, r2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e14e      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003762:	4b59      	ldr	r3, [pc, #356]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d0ee      	beq.n	800374c <HAL_RCC_OscConfig+0x5f0>
 800376e:	e014      	b.n	800379a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003770:	f7fd fbf0 	bl	8000f54 <HAL_GetTick>
 8003774:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003776:	e00a      	b.n	800378e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003778:	f7fd fbec 	bl	8000f54 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003786:	4293      	cmp	r3, r2
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e138      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800378e:	4b4e      	ldr	r3, [pc, #312]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1ee      	bne.n	8003778 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 812d 	beq.w	80039fe <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80037a4:	4b48      	ldr	r3, [pc, #288]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037ac:	2b18      	cmp	r3, #24
 80037ae:	f000 80bd 	beq.w	800392c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	f040 809e 	bne.w	80038f8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037bc:	4b42      	ldr	r3, [pc, #264]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a41      	ldr	r2, [pc, #260]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80037c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c8:	f7fd fbc4 	bl	8000f54 <HAL_GetTick>
 80037cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80037ce:	e008      	b.n	80037e2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d0:	f7fd fbc0 	bl	8000f54 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e10e      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80037e2:	4b39      	ldr	r3, [pc, #228]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1f0      	bne.n	80037d0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037ee:	4b36      	ldr	r3, [pc, #216]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80037f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037f2:	4b37      	ldr	r3, [pc, #220]	@ (80038d0 <HAL_RCC_OscConfig+0x774>)
 80037f4:	4013      	ands	r3, r2
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80037fe:	0112      	lsls	r2, r2, #4
 8003800:	430a      	orrs	r2, r1
 8003802:	4931      	ldr	r1, [pc, #196]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003804:	4313      	orrs	r3, r2
 8003806:	628b      	str	r3, [r1, #40]	@ 0x28
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380c:	3b01      	subs	r3, #1
 800380e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003816:	3b01      	subs	r3, #1
 8003818:	025b      	lsls	r3, r3, #9
 800381a:	b29b      	uxth	r3, r3
 800381c:	431a      	orrs	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003822:	3b01      	subs	r3, #1
 8003824:	041b      	lsls	r3, r3, #16
 8003826:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003830:	3b01      	subs	r3, #1
 8003832:	061b      	lsls	r3, r3, #24
 8003834:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003838:	4923      	ldr	r1, [pc, #140]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800383a:	4313      	orrs	r3, r2
 800383c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800383e:	4b22      	ldr	r3, [pc, #136]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003842:	4a21      	ldr	r2, [pc, #132]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003844:	f023 0301 	bic.w	r3, r3, #1
 8003848:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800384a:	4b1f      	ldr	r3, [pc, #124]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800384c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800384e:	4b21      	ldr	r3, [pc, #132]	@ (80038d4 <HAL_RCC_OscConfig+0x778>)
 8003850:	4013      	ands	r3, r2
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003856:	00d2      	lsls	r2, r2, #3
 8003858:	491b      	ldr	r1, [pc, #108]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800385a:	4313      	orrs	r3, r2
 800385c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800385e:	4b1a      	ldr	r3, [pc, #104]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003862:	f023 020c 	bic.w	r2, r3, #12
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386a:	4917      	ldr	r1, [pc, #92]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800386c:	4313      	orrs	r3, r2
 800386e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003870:	4b15      	ldr	r3, [pc, #84]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003874:	f023 0202 	bic.w	r2, r3, #2
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387c:	4912      	ldr	r1, [pc, #72]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800387e:	4313      	orrs	r3, r2
 8003880:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003882:	4b11      	ldr	r3, [pc, #68]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003886:	4a10      	ldr	r2, [pc, #64]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800388c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800388e:	4b0e      	ldr	r3, [pc, #56]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003892:	4a0d      	ldr	r2, [pc, #52]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 8003894:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003898:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800389a:	4b0b      	ldr	r3, [pc, #44]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 800389c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800389e:	4a0a      	ldr	r2, [pc, #40]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80038a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80038a6:	4b08      	ldr	r3, [pc, #32]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80038a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038aa:	4a07      	ldr	r2, [pc, #28]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80038ac:	f043 0301 	orr.w	r3, r3, #1
 80038b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038b2:	4b05      	ldr	r3, [pc, #20]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a04      	ldr	r2, [pc, #16]	@ (80038c8 <HAL_RCC_OscConfig+0x76c>)
 80038b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038be:	f7fd fb49 	bl	8000f54 <HAL_GetTick>
 80038c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80038c4:	e011      	b.n	80038ea <HAL_RCC_OscConfig+0x78e>
 80038c6:	bf00      	nop
 80038c8:	58024400 	.word	0x58024400
 80038cc:	58024800 	.word	0x58024800
 80038d0:	fffffc0c 	.word	0xfffffc0c
 80038d4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d8:	f7fd fb3c 	bl	8000f54 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e08a      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80038ea:	4b47      	ldr	r3, [pc, #284]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0x77c>
 80038f6:	e082      	b.n	80039fe <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038f8:	4b43      	ldr	r3, [pc, #268]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a42      	ldr	r2, [pc, #264]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 80038fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003902:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003904:	f7fd fb26 	bl	8000f54 <HAL_GetTick>
 8003908:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800390a:	e008      	b.n	800391e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800390c:	f7fd fb22 	bl	8000f54 <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d901      	bls.n	800391e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e070      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800391e:	4b3a      	ldr	r3, [pc, #232]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d1f0      	bne.n	800390c <HAL_RCC_OscConfig+0x7b0>
 800392a:	e068      	b.n	80039fe <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800392c:	4b36      	ldr	r3, [pc, #216]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 800392e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003930:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003932:	4b35      	ldr	r3, [pc, #212]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 8003934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003936:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393c:	2b01      	cmp	r3, #1
 800393e:	d031      	beq.n	80039a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	f003 0203 	and.w	r2, r3, #3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800394a:	429a      	cmp	r2, r3
 800394c:	d12a      	bne.n	80039a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	091b      	lsrs	r3, r3, #4
 8003952:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800395a:	429a      	cmp	r2, r3
 800395c:	d122      	bne.n	80039a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003968:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800396a:	429a      	cmp	r2, r3
 800396c:	d11a      	bne.n	80039a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	0a5b      	lsrs	r3, r3, #9
 8003972:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800397a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800397c:	429a      	cmp	r2, r3
 800397e:	d111      	bne.n	80039a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	0c1b      	lsrs	r3, r3, #16
 8003984:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800398e:	429a      	cmp	r2, r3
 8003990:	d108      	bne.n	80039a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	0e1b      	lsrs	r3, r3, #24
 8003996:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800399e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d001      	beq.n	80039a8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e02b      	b.n	8003a00 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80039a8:	4b17      	ldr	r3, [pc, #92]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 80039aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039ac:	08db      	lsrs	r3, r3, #3
 80039ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80039b2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d01f      	beq.n	80039fe <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80039be:	4b12      	ldr	r3, [pc, #72]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 80039c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c2:	4a11      	ldr	r2, [pc, #68]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 80039c4:	f023 0301 	bic.w	r3, r3, #1
 80039c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039ca:	f7fd fac3 	bl	8000f54 <HAL_GetTick>
 80039ce:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80039d0:	bf00      	nop
 80039d2:	f7fd fabf 	bl	8000f54 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039da:	4293      	cmp	r3, r2
 80039dc:	d0f9      	beq.n	80039d2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80039de:	4b0a      	ldr	r3, [pc, #40]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 80039e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039e2:	4b0a      	ldr	r3, [pc, #40]	@ (8003a0c <HAL_RCC_OscConfig+0x8b0>)
 80039e4:	4013      	ands	r3, r2
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80039ea:	00d2      	lsls	r2, r2, #3
 80039ec:	4906      	ldr	r1, [pc, #24]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80039f2:	4b05      	ldr	r3, [pc, #20]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 80039f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f6:	4a04      	ldr	r2, [pc, #16]	@ (8003a08 <HAL_RCC_OscConfig+0x8ac>)
 80039f8:	f043 0301 	orr.w	r3, r3, #1
 80039fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3730      	adds	r7, #48	@ 0x30
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	58024400 	.word	0x58024400
 8003a0c:	ffff0007 	.word	0xffff0007

08003a10 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b086      	sub	sp, #24
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d101      	bne.n	8003a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e19c      	b.n	8003d5e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a24:	4b8a      	ldr	r3, [pc, #552]	@ (8003c50 <HAL_RCC_ClockConfig+0x240>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 030f 	and.w	r3, r3, #15
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d910      	bls.n	8003a54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a32:	4b87      	ldr	r3, [pc, #540]	@ (8003c50 <HAL_RCC_ClockConfig+0x240>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f023 020f 	bic.w	r2, r3, #15
 8003a3a:	4985      	ldr	r1, [pc, #532]	@ (8003c50 <HAL_RCC_ClockConfig+0x240>)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a42:	4b83      	ldr	r3, [pc, #524]	@ (8003c50 <HAL_RCC_ClockConfig+0x240>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 030f 	and.w	r3, r3, #15
 8003a4a:	683a      	ldr	r2, [r7, #0]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d001      	beq.n	8003a54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e184      	b.n	8003d5e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0304 	and.w	r3, r3, #4
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d010      	beq.n	8003a82 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	691a      	ldr	r2, [r3, #16]
 8003a64:	4b7b      	ldr	r3, [pc, #492]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d908      	bls.n	8003a82 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a70:	4b78      	ldr	r3, [pc, #480]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003a72:	699b      	ldr	r3, [r3, #24]
 8003a74:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	4975      	ldr	r1, [pc, #468]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0308 	and.w	r3, r3, #8
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d010      	beq.n	8003ab0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695a      	ldr	r2, [r3, #20]
 8003a92:	4b70      	ldr	r3, [pc, #448]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d908      	bls.n	8003ab0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a9e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	496a      	ldr	r1, [pc, #424]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0310 	and.w	r3, r3, #16
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d010      	beq.n	8003ade <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	699a      	ldr	r2, [r3, #24]
 8003ac0:	4b64      	ldr	r3, [pc, #400]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003ac2:	69db      	ldr	r3, [r3, #28]
 8003ac4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d908      	bls.n	8003ade <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003acc:	4b61      	ldr	r3, [pc, #388]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	495e      	ldr	r1, [pc, #376]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0320 	and.w	r3, r3, #32
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d010      	beq.n	8003b0c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	69da      	ldr	r2, [r3, #28]
 8003aee:	4b59      	ldr	r3, [pc, #356]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d908      	bls.n	8003b0c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003afa:	4b56      	ldr	r3, [pc, #344]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	69db      	ldr	r3, [r3, #28]
 8003b06:	4953      	ldr	r1, [pc, #332]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d010      	beq.n	8003b3a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68da      	ldr	r2, [r3, #12]
 8003b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003b1e:	699b      	ldr	r3, [r3, #24]
 8003b20:	f003 030f 	and.w	r3, r3, #15
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d908      	bls.n	8003b3a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b28:	4b4a      	ldr	r3, [pc, #296]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	f023 020f 	bic.w	r2, r3, #15
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	4947      	ldr	r1, [pc, #284]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d055      	beq.n	8003bf2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003b46:	4b43      	ldr	r3, [pc, #268]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	4940      	ldr	r1, [pc, #256]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d107      	bne.n	8003b70 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b60:	4b3c      	ldr	r3, [pc, #240]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d121      	bne.n	8003bb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e0f6      	b.n	8003d5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	2b03      	cmp	r3, #3
 8003b76:	d107      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b78:	4b36      	ldr	r3, [pc, #216]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d115      	bne.n	8003bb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e0ea      	b.n	8003d5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d107      	bne.n	8003ba0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003b90:	4b30      	ldr	r3, [pc, #192]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d109      	bne.n	8003bb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e0de      	b.n	8003d5e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ba0:	4b2c      	ldr	r3, [pc, #176]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0304 	and.w	r3, r3, #4
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d101      	bne.n	8003bb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e0d6      	b.n	8003d5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bb0:	4b28      	ldr	r3, [pc, #160]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	f023 0207 	bic.w	r2, r3, #7
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	4925      	ldr	r1, [pc, #148]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bc2:	f7fd f9c7 	bl	8000f54 <HAL_GetTick>
 8003bc6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bc8:	e00a      	b.n	8003be0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bca:	f7fd f9c3 	bl	8000f54 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e0be      	b.n	8003d5e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003be0:	4b1c      	ldr	r3, [pc, #112]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003be2:	691b      	ldr	r3, [r3, #16]
 8003be4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	00db      	lsls	r3, r3, #3
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d1eb      	bne.n	8003bca <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d010      	beq.n	8003c20 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68da      	ldr	r2, [r3, #12]
 8003c02:	4b14      	ldr	r3, [pc, #80]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	f003 030f 	and.w	r3, r3, #15
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d208      	bcs.n	8003c20 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c0e:	4b11      	ldr	r3, [pc, #68]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	f023 020f 	bic.w	r2, r3, #15
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	490e      	ldr	r1, [pc, #56]	@ (8003c54 <HAL_RCC_ClockConfig+0x244>)
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c20:	4b0b      	ldr	r3, [pc, #44]	@ (8003c50 <HAL_RCC_ClockConfig+0x240>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 030f 	and.w	r3, r3, #15
 8003c28:	683a      	ldr	r2, [r7, #0]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d214      	bcs.n	8003c58 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c2e:	4b08      	ldr	r3, [pc, #32]	@ (8003c50 <HAL_RCC_ClockConfig+0x240>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f023 020f 	bic.w	r2, r3, #15
 8003c36:	4906      	ldr	r1, [pc, #24]	@ (8003c50 <HAL_RCC_ClockConfig+0x240>)
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c3e:	4b04      	ldr	r3, [pc, #16]	@ (8003c50 <HAL_RCC_ClockConfig+0x240>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 030f 	and.w	r3, r3, #15
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d005      	beq.n	8003c58 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e086      	b.n	8003d5e <HAL_RCC_ClockConfig+0x34e>
 8003c50:	52002000 	.word	0x52002000
 8003c54:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0304 	and.w	r3, r3, #4
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d010      	beq.n	8003c86 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	691a      	ldr	r2, [r3, #16]
 8003c68:	4b3f      	ldr	r3, [pc, #252]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d208      	bcs.n	8003c86 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003c74:	4b3c      	ldr	r3, [pc, #240]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003c76:	699b      	ldr	r3, [r3, #24]
 8003c78:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	4939      	ldr	r1, [pc, #228]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0308 	and.w	r3, r3, #8
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d010      	beq.n	8003cb4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	695a      	ldr	r2, [r3, #20]
 8003c96:	4b34      	ldr	r3, [pc, #208]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d208      	bcs.n	8003cb4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003ca2:	4b31      	ldr	r3, [pc, #196]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	492e      	ldr	r1, [pc, #184]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0310 	and.w	r3, r3, #16
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d010      	beq.n	8003ce2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	699a      	ldr	r2, [r3, #24]
 8003cc4:	4b28      	ldr	r3, [pc, #160]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d208      	bcs.n	8003ce2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003cd0:	4b25      	ldr	r3, [pc, #148]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003cd2:	69db      	ldr	r3, [r3, #28]
 8003cd4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	4922      	ldr	r1, [pc, #136]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0320 	and.w	r3, r3, #32
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d010      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	69da      	ldr	r2, [r3, #28]
 8003cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003cf4:	6a1b      	ldr	r3, [r3, #32]
 8003cf6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d208      	bcs.n	8003d10 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003d00:	6a1b      	ldr	r3, [r3, #32]
 8003d02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	69db      	ldr	r3, [r3, #28]
 8003d0a:	4917      	ldr	r1, [pc, #92]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003d10:	f000 f844 	bl	8003d9c <HAL_RCC_GetSysClockFreq>
 8003d14:	4602      	mov	r2, r0
 8003d16:	4b14      	ldr	r3, [pc, #80]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003d18:	699b      	ldr	r3, [r3, #24]
 8003d1a:	0a1b      	lsrs	r3, r3, #8
 8003d1c:	f003 030f 	and.w	r3, r3, #15
 8003d20:	4912      	ldr	r1, [pc, #72]	@ (8003d6c <HAL_RCC_ClockConfig+0x35c>)
 8003d22:	5ccb      	ldrb	r3, [r1, r3]
 8003d24:	f003 031f 	and.w	r3, r3, #31
 8003d28:	fa22 f303 	lsr.w	r3, r2, r3
 8003d2c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003d68 <HAL_RCC_ClockConfig+0x358>)
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	f003 030f 	and.w	r3, r3, #15
 8003d36:	4a0d      	ldr	r2, [pc, #52]	@ (8003d6c <HAL_RCC_ClockConfig+0x35c>)
 8003d38:	5cd3      	ldrb	r3, [r2, r3]
 8003d3a:	f003 031f 	and.w	r3, r3, #31
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	fa22 f303 	lsr.w	r3, r2, r3
 8003d44:	4a0a      	ldr	r2, [pc, #40]	@ (8003d70 <HAL_RCC_ClockConfig+0x360>)
 8003d46:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003d48:	4a0a      	ldr	r2, [pc, #40]	@ (8003d74 <HAL_RCC_ClockConfig+0x364>)
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d78 <HAL_RCC_ClockConfig+0x368>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7fd f8b4 	bl	8000ec0 <HAL_InitTick>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3718      	adds	r7, #24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	58024400 	.word	0x58024400
 8003d6c:	08006bc0 	.word	0x08006bc0
 8003d70:	24000004 	.word	0x24000004
 8003d74:	24000000 	.word	0x24000000
 8003d78:	24000014 	.word	0x24000014

08003d7c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 8003d80:	4b05      	ldr	r3, [pc, #20]	@ (8003d98 <HAL_RCC_EnableCSS+0x1c>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a04      	ldr	r2, [pc, #16]	@ (8003d98 <HAL_RCC_EnableCSS+0x1c>)
 8003d86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003d8a:	6013      	str	r3, [r2, #0]
}
 8003d8c:	bf00      	nop
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	58024400 	.word	0x58024400

08003d9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b089      	sub	sp, #36	@ 0x24
 8003da0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003da2:	4bb3      	ldr	r3, [pc, #716]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003daa:	2b18      	cmp	r3, #24
 8003dac:	f200 8155 	bhi.w	800405a <HAL_RCC_GetSysClockFreq+0x2be>
 8003db0:	a201      	add	r2, pc, #4	@ (adr r2, 8003db8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db6:	bf00      	nop
 8003db8:	08003e1d 	.word	0x08003e1d
 8003dbc:	0800405b 	.word	0x0800405b
 8003dc0:	0800405b 	.word	0x0800405b
 8003dc4:	0800405b 	.word	0x0800405b
 8003dc8:	0800405b 	.word	0x0800405b
 8003dcc:	0800405b 	.word	0x0800405b
 8003dd0:	0800405b 	.word	0x0800405b
 8003dd4:	0800405b 	.word	0x0800405b
 8003dd8:	08003e43 	.word	0x08003e43
 8003ddc:	0800405b 	.word	0x0800405b
 8003de0:	0800405b 	.word	0x0800405b
 8003de4:	0800405b 	.word	0x0800405b
 8003de8:	0800405b 	.word	0x0800405b
 8003dec:	0800405b 	.word	0x0800405b
 8003df0:	0800405b 	.word	0x0800405b
 8003df4:	0800405b 	.word	0x0800405b
 8003df8:	08003e49 	.word	0x08003e49
 8003dfc:	0800405b 	.word	0x0800405b
 8003e00:	0800405b 	.word	0x0800405b
 8003e04:	0800405b 	.word	0x0800405b
 8003e08:	0800405b 	.word	0x0800405b
 8003e0c:	0800405b 	.word	0x0800405b
 8003e10:	0800405b 	.word	0x0800405b
 8003e14:	0800405b 	.word	0x0800405b
 8003e18:	08003e4f 	.word	0x08003e4f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e1c:	4b94      	ldr	r3, [pc, #592]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0320 	and.w	r3, r3, #32
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d009      	beq.n	8003e3c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e28:	4b91      	ldr	r3, [pc, #580]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	08db      	lsrs	r3, r3, #3
 8003e2e:	f003 0303 	and.w	r3, r3, #3
 8003e32:	4a90      	ldr	r2, [pc, #576]	@ (8004074 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003e34:	fa22 f303 	lsr.w	r3, r2, r3
 8003e38:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003e3a:	e111      	b.n	8004060 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003e3c:	4b8d      	ldr	r3, [pc, #564]	@ (8004074 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003e3e:	61bb      	str	r3, [r7, #24]
      break;
 8003e40:	e10e      	b.n	8004060 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003e42:	4b8d      	ldr	r3, [pc, #564]	@ (8004078 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003e44:	61bb      	str	r3, [r7, #24]
      break;
 8003e46:	e10b      	b.n	8004060 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003e48:	4b8c      	ldr	r3, [pc, #560]	@ (800407c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003e4a:	61bb      	str	r3, [r7, #24]
      break;
 8003e4c:	e108      	b.n	8004060 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003e4e:	4b88      	ldr	r3, [pc, #544]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e52:	f003 0303 	and.w	r3, r3, #3
 8003e56:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003e58:	4b85      	ldr	r3, [pc, #532]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e5c:	091b      	lsrs	r3, r3, #4
 8003e5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e62:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003e64:	4b82      	ldr	r3, [pc, #520]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003e6e:	4b80      	ldr	r3, [pc, #512]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e72:	08db      	lsrs	r3, r3, #3
 8003e74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	fb02 f303 	mul.w	r3, r2, r3
 8003e7e:	ee07 3a90 	vmov	s15, r3
 8003e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e86:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f000 80e1 	beq.w	8004054 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	f000 8083 	beq.w	8003fa0 <HAL_RCC_GetSysClockFreq+0x204>
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	f200 80a1 	bhi.w	8003fe4 <HAL_RCC_GetSysClockFreq+0x248>
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <HAL_RCC_GetSysClockFreq+0x114>
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d056      	beq.n	8003f5c <HAL_RCC_GetSysClockFreq+0x1c0>
 8003eae:	e099      	b.n	8003fe4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003eb0:	4b6f      	ldr	r3, [pc, #444]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0320 	and.w	r3, r3, #32
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d02d      	beq.n	8003f18 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ebc:	4b6c      	ldr	r3, [pc, #432]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	08db      	lsrs	r3, r3, #3
 8003ec2:	f003 0303 	and.w	r3, r3, #3
 8003ec6:	4a6b      	ldr	r2, [pc, #428]	@ (8004074 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ecc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	ee07 3a90 	vmov	s15, r3
 8003ed4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	ee07 3a90 	vmov	s15, r3
 8003ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ee2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ee6:	4b62      	ldr	r3, [pc, #392]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eee:	ee07 3a90 	vmov	s15, r3
 8003ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ef6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003efa:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004080 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003efe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f12:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003f16:	e087      	b.n	8004028 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	ee07 3a90 	vmov	s15, r3
 8003f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f22:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004084 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003f26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f2a:	4b51      	ldr	r3, [pc, #324]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f32:	ee07 3a90 	vmov	s15, r3
 8003f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f3a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f3e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004080 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f56:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f5a:	e065      	b.n	8004028 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	ee07 3a90 	vmov	s15, r3
 8003f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f66:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004088 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003f6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f6e:	4b40      	ldr	r3, [pc, #256]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f76:	ee07 3a90 	vmov	s15, r3
 8003f7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f7e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f82:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004080 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f9a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f9e:	e043      	b.n	8004028 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	ee07 3a90 	vmov	s15, r3
 8003fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003faa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800408c <HAL_RCC_GetSysClockFreq+0x2f0>
 8003fae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fb2:	4b2f      	ldr	r3, [pc, #188]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fba:	ee07 3a90 	vmov	s15, r3
 8003fbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fc2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fc6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004080 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fde:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003fe2:	e021      	b.n	8004028 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	ee07 3a90 	vmov	s15, r3
 8003fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fee:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004088 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ffe:	ee07 3a90 	vmov	s15, r3
 8004002:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004006:	ed97 6a02 	vldr	s12, [r7, #8]
 800400a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004080 <HAL_RCC_GetSysClockFreq+0x2e4>
 800400e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004012:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800401a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800401e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004022:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004026:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004028:	4b11      	ldr	r3, [pc, #68]	@ (8004070 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800402a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402c:	0a5b      	lsrs	r3, r3, #9
 800402e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004032:	3301      	adds	r3, #1
 8004034:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	ee07 3a90 	vmov	s15, r3
 800403c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004040:	edd7 6a07 	vldr	s13, [r7, #28]
 8004044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004048:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800404c:	ee17 3a90 	vmov	r3, s15
 8004050:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004052:	e005      	b.n	8004060 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004054:	2300      	movs	r3, #0
 8004056:	61bb      	str	r3, [r7, #24]
      break;
 8004058:	e002      	b.n	8004060 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800405a:	4b07      	ldr	r3, [pc, #28]	@ (8004078 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800405c:	61bb      	str	r3, [r7, #24]
      break;
 800405e:	bf00      	nop
  }

  return sysclockfreq;
 8004060:	69bb      	ldr	r3, [r7, #24]
}
 8004062:	4618      	mov	r0, r3
 8004064:	3724      	adds	r7, #36	@ 0x24
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr
 800406e:	bf00      	nop
 8004070:	58024400 	.word	0x58024400
 8004074:	03d09000 	.word	0x03d09000
 8004078:	003d0900 	.word	0x003d0900
 800407c:	017d7840 	.word	0x017d7840
 8004080:	46000000 	.word	0x46000000
 8004084:	4c742400 	.word	0x4c742400
 8004088:	4a742400 	.word	0x4a742400
 800408c:	4bbebc20 	.word	0x4bbebc20

08004090 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004096:	f7ff fe81 	bl	8003d9c <HAL_RCC_GetSysClockFreq>
 800409a:	4602      	mov	r2, r0
 800409c:	4b10      	ldr	r3, [pc, #64]	@ (80040e0 <HAL_RCC_GetHCLKFreq+0x50>)
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	0a1b      	lsrs	r3, r3, #8
 80040a2:	f003 030f 	and.w	r3, r3, #15
 80040a6:	490f      	ldr	r1, [pc, #60]	@ (80040e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80040a8:	5ccb      	ldrb	r3, [r1, r3]
 80040aa:	f003 031f 	and.w	r3, r3, #31
 80040ae:	fa22 f303 	lsr.w	r3, r2, r3
 80040b2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80040b4:	4b0a      	ldr	r3, [pc, #40]	@ (80040e0 <HAL_RCC_GetHCLKFreq+0x50>)
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	f003 030f 	and.w	r3, r3, #15
 80040bc:	4a09      	ldr	r2, [pc, #36]	@ (80040e4 <HAL_RCC_GetHCLKFreq+0x54>)
 80040be:	5cd3      	ldrb	r3, [r2, r3]
 80040c0:	f003 031f 	and.w	r3, r3, #31
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	fa22 f303 	lsr.w	r3, r2, r3
 80040ca:	4a07      	ldr	r2, [pc, #28]	@ (80040e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80040cc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80040ce:	4a07      	ldr	r2, [pc, #28]	@ (80040ec <HAL_RCC_GetHCLKFreq+0x5c>)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80040d4:	4b04      	ldr	r3, [pc, #16]	@ (80040e8 <HAL_RCC_GetHCLKFreq+0x58>)
 80040d6:	681b      	ldr	r3, [r3, #0]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3708      	adds	r7, #8
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	58024400 	.word	0x58024400
 80040e4:	08006bc0 	.word	0x08006bc0
 80040e8:	24000004 	.word	0x24000004
 80040ec:	24000000 	.word	0x24000000

080040f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80040f4:	f7ff ffcc 	bl	8004090 <HAL_RCC_GetHCLKFreq>
 80040f8:	4602      	mov	r2, r0
 80040fa:	4b06      	ldr	r3, [pc, #24]	@ (8004114 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	091b      	lsrs	r3, r3, #4
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	4904      	ldr	r1, [pc, #16]	@ (8004118 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004106:	5ccb      	ldrb	r3, [r1, r3]
 8004108:	f003 031f 	and.w	r3, r3, #31
 800410c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004110:	4618      	mov	r0, r3
 8004112:	bd80      	pop	{r7, pc}
 8004114:	58024400 	.word	0x58024400
 8004118:	08006bc0 	.word	0x08006bc0

0800411c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8004120:	4b07      	ldr	r3, [pc, #28]	@ (8004140 <HAL_RCC_NMI_IRQHandler+0x24>)
 8004122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004124:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004128:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800412c:	d105      	bne.n	800413a <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800412e:	f000 f809 	bl	8004144 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8004132:	4b03      	ldr	r3, [pc, #12]	@ (8004140 <HAL_RCC_NMI_IRQHandler+0x24>)
 8004134:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004138:	669a      	str	r2, [r3, #104]	@ 0x68
  }
}
 800413a:	bf00      	nop
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	58024400 	.word	0x58024400

08004144 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8004144:	b480      	push	{r7}
 8004146:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8004148:	bf00      	nop
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
	...

08004154 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004154:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004158:	b0ca      	sub	sp, #296	@ 0x128
 800415a:	af00      	add	r7, sp, #0
 800415c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004160:	2300      	movs	r3, #0
 8004162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004166:	2300      	movs	r3, #0
 8004168:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800416c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004174:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004178:	2500      	movs	r5, #0
 800417a:	ea54 0305 	orrs.w	r3, r4, r5
 800417e:	d049      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004184:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004186:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800418a:	d02f      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x98>
 800418c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004190:	d828      	bhi.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004192:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004196:	d01a      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004198:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800419c:	d822      	bhi.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80041a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041a6:	d007      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80041a8:	e01c      	b.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041aa:	4bb8      	ldr	r3, [pc, #736]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ae:	4ab7      	ldr	r2, [pc, #732]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80041b6:	e01a      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80041b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041bc:	3308      	adds	r3, #8
 80041be:	2102      	movs	r1, #2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f002 fb61 	bl	8006888 <RCCEx_PLL2_Config>
 80041c6:	4603      	mov	r3, r0
 80041c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80041cc:	e00f      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d2:	3328      	adds	r3, #40	@ 0x28
 80041d4:	2102      	movs	r1, #2
 80041d6:	4618      	mov	r0, r3
 80041d8:	f002 fc08 	bl	80069ec <RCCEx_PLL3_Config>
 80041dc:	4603      	mov	r3, r0
 80041de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80041e2:	e004      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041ea:	e000      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80041ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10a      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80041f6:	4ba5      	ldr	r3, [pc, #660]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041fa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004204:	4aa1      	ldr	r2, [pc, #644]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004206:	430b      	orrs	r3, r1
 8004208:	6513      	str	r3, [r2, #80]	@ 0x50
 800420a:	e003      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800420c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004210:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004220:	f04f 0900 	mov.w	r9, #0
 8004224:	ea58 0309 	orrs.w	r3, r8, r9
 8004228:	d047      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800422a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004230:	2b04      	cmp	r3, #4
 8004232:	d82a      	bhi.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004234:	a201      	add	r2, pc, #4	@ (adr r2, 800423c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800423a:	bf00      	nop
 800423c:	08004251 	.word	0x08004251
 8004240:	0800425f 	.word	0x0800425f
 8004244:	08004275 	.word	0x08004275
 8004248:	08004293 	.word	0x08004293
 800424c:	08004293 	.word	0x08004293
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004250:	4b8e      	ldr	r3, [pc, #568]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004254:	4a8d      	ldr	r2, [pc, #564]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004256:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800425a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800425c:	e01a      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800425e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004262:	3308      	adds	r3, #8
 8004264:	2100      	movs	r1, #0
 8004266:	4618      	mov	r0, r3
 8004268:	f002 fb0e 	bl	8006888 <RCCEx_PLL2_Config>
 800426c:	4603      	mov	r3, r0
 800426e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004272:	e00f      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004278:	3328      	adds	r3, #40	@ 0x28
 800427a:	2100      	movs	r1, #0
 800427c:	4618      	mov	r0, r3
 800427e:	f002 fbb5 	bl	80069ec <RCCEx_PLL3_Config>
 8004282:	4603      	mov	r3, r0
 8004284:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004288:	e004      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004290:	e000      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004292:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004294:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004298:	2b00      	cmp	r3, #0
 800429a:	d10a      	bne.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800429c:	4b7b      	ldr	r3, [pc, #492]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800429e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a0:	f023 0107 	bic.w	r1, r3, #7
 80042a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042aa:	4a78      	ldr	r2, [pc, #480]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042ac:	430b      	orrs	r3, r1
 80042ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80042b0:	e003      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80042ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80042c6:	f04f 0b00 	mov.w	fp, #0
 80042ca:	ea5a 030b 	orrs.w	r3, sl, fp
 80042ce:	d04c      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80042d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042da:	d030      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80042dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042e0:	d829      	bhi.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80042e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80042e4:	d02d      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80042e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80042e8:	d825      	bhi.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80042ea:	2b80      	cmp	r3, #128	@ 0x80
 80042ec:	d018      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80042ee:	2b80      	cmp	r3, #128	@ 0x80
 80042f0:	d821      	bhi.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d002      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80042f6:	2b40      	cmp	r3, #64	@ 0x40
 80042f8:	d007      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80042fa:	e01c      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042fc:	4b63      	ldr	r3, [pc, #396]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004300:	4a62      	ldr	r2, [pc, #392]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004302:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004306:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004308:	e01c      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800430a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430e:	3308      	adds	r3, #8
 8004310:	2100      	movs	r1, #0
 8004312:	4618      	mov	r0, r3
 8004314:	f002 fab8 	bl	8006888 <RCCEx_PLL2_Config>
 8004318:	4603      	mov	r3, r0
 800431a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800431e:	e011      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004324:	3328      	adds	r3, #40	@ 0x28
 8004326:	2100      	movs	r1, #0
 8004328:	4618      	mov	r0, r3
 800432a:	f002 fb5f 	bl	80069ec <RCCEx_PLL3_Config>
 800432e:	4603      	mov	r3, r0
 8004330:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004334:	e006      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800433c:	e002      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800433e:	bf00      	nop
 8004340:	e000      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004342:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004344:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004348:	2b00      	cmp	r3, #0
 800434a:	d10a      	bne.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800434c:	4b4f      	ldr	r3, [pc, #316]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800434e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004350:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800435a:	4a4c      	ldr	r2, [pc, #304]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800435c:	430b      	orrs	r3, r1
 800435e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004360:	e003      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004362:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004366:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800436a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004372:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004376:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800437a:	2300      	movs	r3, #0
 800437c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004380:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004384:	460b      	mov	r3, r1
 8004386:	4313      	orrs	r3, r2
 8004388:	d053      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800438a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004392:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004396:	d035      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004398:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800439c:	d82e      	bhi.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800439e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80043a2:	d031      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80043a4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80043a8:	d828      	bhi.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80043aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043ae:	d01a      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80043b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043b4:	d822      	bhi.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d003      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80043ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043be:	d007      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80043c0:	e01c      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043c2:	4b32      	ldr	r3, [pc, #200]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c6:	4a31      	ldr	r2, [pc, #196]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80043ce:	e01c      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d4:	3308      	adds	r3, #8
 80043d6:	2100      	movs	r1, #0
 80043d8:	4618      	mov	r0, r3
 80043da:	f002 fa55 	bl	8006888 <RCCEx_PLL2_Config>
 80043de:	4603      	mov	r3, r0
 80043e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80043e4:	e011      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80043e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ea:	3328      	adds	r3, #40	@ 0x28
 80043ec:	2100      	movs	r1, #0
 80043ee:	4618      	mov	r0, r3
 80043f0:	f002 fafc 	bl	80069ec <RCCEx_PLL3_Config>
 80043f4:	4603      	mov	r3, r0
 80043f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80043fa:	e006      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004402:	e002      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004404:	bf00      	nop
 8004406:	e000      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004408:	bf00      	nop
    }

    if (ret == HAL_OK)
 800440a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10b      	bne.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004412:	4b1e      	ldr	r3, [pc, #120]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004416:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800441a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004422:	4a1a      	ldr	r2, [pc, #104]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004424:	430b      	orrs	r3, r1
 8004426:	6593      	str	r3, [r2, #88]	@ 0x58
 8004428:	e003      	b.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800442a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800442e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800443e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004442:	2300      	movs	r3, #0
 8004444:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004448:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800444c:	460b      	mov	r3, r1
 800444e:	4313      	orrs	r3, r2
 8004450:	d056      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004456:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800445a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800445e:	d038      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004460:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004464:	d831      	bhi.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004466:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800446a:	d034      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800446c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004470:	d82b      	bhi.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004472:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004476:	d01d      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004478:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800447c:	d825      	bhi.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800447e:	2b00      	cmp	r3, #0
 8004480:	d006      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004482:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004486:	d00a      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004488:	e01f      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800448a:	bf00      	nop
 800448c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004490:	4ba2      	ldr	r3, [pc, #648]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004494:	4aa1      	ldr	r2, [pc, #644]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004496:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800449a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800449c:	e01c      	b.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800449e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a2:	3308      	adds	r3, #8
 80044a4:	2100      	movs	r1, #0
 80044a6:	4618      	mov	r0, r3
 80044a8:	f002 f9ee 	bl	8006888 <RCCEx_PLL2_Config>
 80044ac:	4603      	mov	r3, r0
 80044ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80044b2:	e011      	b.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b8:	3328      	adds	r3, #40	@ 0x28
 80044ba:	2100      	movs	r1, #0
 80044bc:	4618      	mov	r0, r3
 80044be:	f002 fa95 	bl	80069ec <RCCEx_PLL3_Config>
 80044c2:	4603      	mov	r3, r0
 80044c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044c8:	e006      	b.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044d0:	e002      	b.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80044d2:	bf00      	nop
 80044d4:	e000      	b.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80044d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10b      	bne.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80044e0:	4b8e      	ldr	r3, [pc, #568]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044e4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80044e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80044f0:	4a8a      	ldr	r2, [pc, #552]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044f2:	430b      	orrs	r3, r1
 80044f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80044f6:	e003      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004508:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800450c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004510:	2300      	movs	r3, #0
 8004512:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004516:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800451a:	460b      	mov	r3, r1
 800451c:	4313      	orrs	r3, r2
 800451e:	d03a      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004526:	2b30      	cmp	r3, #48	@ 0x30
 8004528:	d01f      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800452a:	2b30      	cmp	r3, #48	@ 0x30
 800452c:	d819      	bhi.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800452e:	2b20      	cmp	r3, #32
 8004530:	d00c      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004532:	2b20      	cmp	r3, #32
 8004534:	d815      	bhi.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004536:	2b00      	cmp	r3, #0
 8004538:	d019      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800453a:	2b10      	cmp	r3, #16
 800453c:	d111      	bne.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800453e:	4b77      	ldr	r3, [pc, #476]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004542:	4a76      	ldr	r2, [pc, #472]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004544:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004548:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800454a:	e011      	b.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800454c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004550:	3308      	adds	r3, #8
 8004552:	2102      	movs	r1, #2
 8004554:	4618      	mov	r0, r3
 8004556:	f002 f997 	bl	8006888 <RCCEx_PLL2_Config>
 800455a:	4603      	mov	r3, r0
 800455c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004560:	e006      	b.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004568:	e002      	b.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800456a:	bf00      	nop
 800456c:	e000      	b.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800456e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004570:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004574:	2b00      	cmp	r3, #0
 8004576:	d10a      	bne.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004578:	4b68      	ldr	r3, [pc, #416]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800457a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800457c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004586:	4a65      	ldr	r2, [pc, #404]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004588:	430b      	orrs	r3, r1
 800458a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800458c:	e003      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800458e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004592:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80045a2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80045a6:	2300      	movs	r3, #0
 80045a8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80045ac:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80045b0:	460b      	mov	r3, r1
 80045b2:	4313      	orrs	r3, r2
 80045b4:	d051      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80045b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045c0:	d035      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80045c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045c6:	d82e      	bhi.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80045c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80045cc:	d031      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80045ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80045d2:	d828      	bhi.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80045d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045d8:	d01a      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80045da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045de:	d822      	bhi.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d003      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x498>
 80045e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045e8:	d007      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80045ea:	e01c      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ec:	4b4b      	ldr	r3, [pc, #300]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f0:	4a4a      	ldr	r2, [pc, #296]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80045f8:	e01c      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fe:	3308      	adds	r3, #8
 8004600:	2100      	movs	r1, #0
 8004602:	4618      	mov	r0, r3
 8004604:	f002 f940 	bl	8006888 <RCCEx_PLL2_Config>
 8004608:	4603      	mov	r3, r0
 800460a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800460e:	e011      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004614:	3328      	adds	r3, #40	@ 0x28
 8004616:	2100      	movs	r1, #0
 8004618:	4618      	mov	r0, r3
 800461a:	f002 f9e7 	bl	80069ec <RCCEx_PLL3_Config>
 800461e:	4603      	mov	r3, r0
 8004620:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004624:	e006      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800462c:	e002      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800462e:	bf00      	nop
 8004630:	e000      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004632:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10a      	bne.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800463c:	4b37      	ldr	r3, [pc, #220]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800463e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004640:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800464a:	4a34      	ldr	r2, [pc, #208]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800464c:	430b      	orrs	r3, r1
 800464e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004650:	e003      	b.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004656:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800465a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004662:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004666:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800466a:	2300      	movs	r3, #0
 800466c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004670:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004674:	460b      	mov	r3, r1
 8004676:	4313      	orrs	r3, r2
 8004678:	d056      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800467a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800467e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004680:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004684:	d033      	beq.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004686:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800468a:	d82c      	bhi.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800468c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004690:	d02f      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004692:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004696:	d826      	bhi.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004698:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800469c:	d02b      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800469e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046a2:	d820      	bhi.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80046a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046a8:	d012      	beq.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80046aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046ae:	d81a      	bhi.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d022      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80046b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046b8:	d115      	bne.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046be:	3308      	adds	r3, #8
 80046c0:	2101      	movs	r1, #1
 80046c2:	4618      	mov	r0, r3
 80046c4:	f002 f8e0 	bl	8006888 <RCCEx_PLL2_Config>
 80046c8:	4603      	mov	r3, r0
 80046ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80046ce:	e015      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d4:	3328      	adds	r3, #40	@ 0x28
 80046d6:	2101      	movs	r1, #1
 80046d8:	4618      	mov	r0, r3
 80046da:	f002 f987 	bl	80069ec <RCCEx_PLL3_Config>
 80046de:	4603      	mov	r3, r0
 80046e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80046e4:	e00a      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046ec:	e006      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80046ee:	bf00      	nop
 80046f0:	e004      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80046f2:	bf00      	nop
 80046f4:	e002      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80046f6:	bf00      	nop
 80046f8:	e000      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80046fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004700:	2b00      	cmp	r3, #0
 8004702:	d10d      	bne.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004704:	4b05      	ldr	r3, [pc, #20]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004706:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004708:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800470c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004710:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004712:	4a02      	ldr	r2, [pc, #8]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004714:	430b      	orrs	r3, r1
 8004716:	6513      	str	r3, [r2, #80]	@ 0x50
 8004718:	e006      	b.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800471a:	bf00      	nop
 800471c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004720:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004724:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004730:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004734:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004738:	2300      	movs	r3, #0
 800473a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800473e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004742:	460b      	mov	r3, r1
 8004744:	4313      	orrs	r3, r2
 8004746:	d055      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004750:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004754:	d033      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004756:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800475a:	d82c      	bhi.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800475c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004760:	d02f      	beq.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004762:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004766:	d826      	bhi.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004768:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800476c:	d02b      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800476e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004772:	d820      	bhi.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004774:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004778:	d012      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800477a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800477e:	d81a      	bhi.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004780:	2b00      	cmp	r3, #0
 8004782:	d022      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004784:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004788:	d115      	bne.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800478a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478e:	3308      	adds	r3, #8
 8004790:	2101      	movs	r1, #1
 8004792:	4618      	mov	r0, r3
 8004794:	f002 f878 	bl	8006888 <RCCEx_PLL2_Config>
 8004798:	4603      	mov	r3, r0
 800479a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800479e:	e015      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a4:	3328      	adds	r3, #40	@ 0x28
 80047a6:	2101      	movs	r1, #1
 80047a8:	4618      	mov	r0, r3
 80047aa:	f002 f91f 	bl	80069ec <RCCEx_PLL3_Config>
 80047ae:	4603      	mov	r3, r0
 80047b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80047b4:	e00a      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047bc:	e006      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80047be:	bf00      	nop
 80047c0:	e004      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80047c2:	bf00      	nop
 80047c4:	e002      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80047c6:	bf00      	nop
 80047c8:	e000      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80047ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d10b      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80047d4:	4ba3      	ldr	r3, [pc, #652]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047d8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80047dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80047e4:	4a9f      	ldr	r2, [pc, #636]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047e6:	430b      	orrs	r3, r1
 80047e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80047ea:	e003      	b.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80047f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047fc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004800:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004804:	2300      	movs	r3, #0
 8004806:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800480a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800480e:	460b      	mov	r3, r1
 8004810:	4313      	orrs	r3, r2
 8004812:	d037      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800481a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800481e:	d00e      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004820:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004824:	d816      	bhi.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004826:	2b00      	cmp	r3, #0
 8004828:	d018      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800482a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800482e:	d111      	bne.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004830:	4b8c      	ldr	r3, [pc, #560]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004834:	4a8b      	ldr	r2, [pc, #556]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004836:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800483a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800483c:	e00f      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800483e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004842:	3308      	adds	r3, #8
 8004844:	2101      	movs	r1, #1
 8004846:	4618      	mov	r0, r3
 8004848:	f002 f81e 	bl	8006888 <RCCEx_PLL2_Config>
 800484c:	4603      	mov	r3, r0
 800484e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004852:	e004      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800485a:	e000      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800485c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800485e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10a      	bne.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004866:	4b7f      	ldr	r3, [pc, #508]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004868:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800486a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800486e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004874:	4a7b      	ldr	r2, [pc, #492]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004876:	430b      	orrs	r3, r1
 8004878:	6513      	str	r3, [r2, #80]	@ 0x50
 800487a:	e003      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800487c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004880:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004890:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004894:	2300      	movs	r3, #0
 8004896:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800489a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800489e:	460b      	mov	r3, r1
 80048a0:	4313      	orrs	r3, r2
 80048a2:	d039      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80048a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048aa:	2b03      	cmp	r3, #3
 80048ac:	d81c      	bhi.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80048ae:	a201      	add	r2, pc, #4	@ (adr r2, 80048b4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80048b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b4:	080048f1 	.word	0x080048f1
 80048b8:	080048c5 	.word	0x080048c5
 80048bc:	080048d3 	.word	0x080048d3
 80048c0:	080048f1 	.word	0x080048f1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048c4:	4b67      	ldr	r3, [pc, #412]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c8:	4a66      	ldr	r2, [pc, #408]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80048d0:	e00f      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80048d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d6:	3308      	adds	r3, #8
 80048d8:	2102      	movs	r1, #2
 80048da:	4618      	mov	r0, r3
 80048dc:	f001 ffd4 	bl	8006888 <RCCEx_PLL2_Config>
 80048e0:	4603      	mov	r3, r0
 80048e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80048e6:	e004      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048ee:	e000      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80048f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10a      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80048fa:	4b5a      	ldr	r3, [pc, #360]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048fe:	f023 0103 	bic.w	r1, r3, #3
 8004902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004906:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004908:	4a56      	ldr	r2, [pc, #344]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800490a:	430b      	orrs	r3, r1
 800490c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800490e:	e003      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004910:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004914:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004920:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004924:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004928:	2300      	movs	r3, #0
 800492a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800492e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004932:	460b      	mov	r3, r1
 8004934:	4313      	orrs	r3, r2
 8004936:	f000 809f 	beq.w	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800493a:	4b4b      	ldr	r3, [pc, #300]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a4a      	ldr	r2, [pc, #296]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004940:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004944:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004946:	f7fc fb05 	bl	8000f54 <HAL_GetTick>
 800494a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800494e:	e00b      	b.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004950:	f7fc fb00 	bl	8000f54 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	2b64      	cmp	r3, #100	@ 0x64
 800495e:	d903      	bls.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004966:	e005      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004968:	4b3f      	ldr	r3, [pc, #252]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0ed      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004974:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004978:	2b00      	cmp	r3, #0
 800497a:	d179      	bne.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800497c:	4b39      	ldr	r3, [pc, #228]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800497e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004984:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004988:	4053      	eors	r3, r2
 800498a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800498e:	2b00      	cmp	r3, #0
 8004990:	d015      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004992:	4b34      	ldr	r3, [pc, #208]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004996:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800499a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800499e:	4b31      	ldr	r3, [pc, #196]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049a2:	4a30      	ldr	r2, [pc, #192]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049a8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80049aa:	4b2e      	ldr	r3, [pc, #184]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ae:	4a2d      	ldr	r2, [pc, #180]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049b4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80049b6:	4a2b      	ldr	r2, [pc, #172]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80049bc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80049be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80049c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049ca:	d118      	bne.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049cc:	f7fc fac2 	bl	8000f54 <HAL_GetTick>
 80049d0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80049d4:	e00d      	b.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049d6:	f7fc fabd 	bl	8000f54 <HAL_GetTick>
 80049da:	4602      	mov	r2, r0
 80049dc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80049e0:	1ad2      	subs	r2, r2, r3
 80049e2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d903      	bls.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80049f0:	e005      	b.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80049f2:	4b1c      	ldr	r3, [pc, #112]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0eb      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80049fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d129      	bne.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a16:	d10e      	bne.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004a18:	4b12      	ldr	r3, [pc, #72]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a24:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a28:	091a      	lsrs	r2, r3, #4
 8004a2a:	4b10      	ldr	r3, [pc, #64]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	4a0d      	ldr	r2, [pc, #52]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a30:	430b      	orrs	r3, r1
 8004a32:	6113      	str	r3, [r2, #16]
 8004a34:	e005      	b.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004a36:	4b0b      	ldr	r3, [pc, #44]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a3c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004a40:	6113      	str	r3, [r2, #16]
 8004a42:	4b08      	ldr	r3, [pc, #32]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a44:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a52:	4a04      	ldr	r2, [pc, #16]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a54:	430b      	orrs	r3, r1
 8004a56:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a58:	e00e      	b.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004a62:	e009      	b.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004a64:	58024400 	.word	0x58024400
 8004a68:	58024800 	.word	0x58024800
 8004a6c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a80:	f002 0301 	and.w	r3, r2, #1
 8004a84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a88:	2300      	movs	r3, #0
 8004a8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004a8e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004a92:	460b      	mov	r3, r1
 8004a94:	4313      	orrs	r3, r2
 8004a96:	f000 8089 	beq.w	8004bac <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004aa0:	2b28      	cmp	r3, #40	@ 0x28
 8004aa2:	d86b      	bhi.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004aa4:	a201      	add	r2, pc, #4	@ (adr r2, 8004aac <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aaa:	bf00      	nop
 8004aac:	08004b85 	.word	0x08004b85
 8004ab0:	08004b7d 	.word	0x08004b7d
 8004ab4:	08004b7d 	.word	0x08004b7d
 8004ab8:	08004b7d 	.word	0x08004b7d
 8004abc:	08004b7d 	.word	0x08004b7d
 8004ac0:	08004b7d 	.word	0x08004b7d
 8004ac4:	08004b7d 	.word	0x08004b7d
 8004ac8:	08004b7d 	.word	0x08004b7d
 8004acc:	08004b51 	.word	0x08004b51
 8004ad0:	08004b7d 	.word	0x08004b7d
 8004ad4:	08004b7d 	.word	0x08004b7d
 8004ad8:	08004b7d 	.word	0x08004b7d
 8004adc:	08004b7d 	.word	0x08004b7d
 8004ae0:	08004b7d 	.word	0x08004b7d
 8004ae4:	08004b7d 	.word	0x08004b7d
 8004ae8:	08004b7d 	.word	0x08004b7d
 8004aec:	08004b67 	.word	0x08004b67
 8004af0:	08004b7d 	.word	0x08004b7d
 8004af4:	08004b7d 	.word	0x08004b7d
 8004af8:	08004b7d 	.word	0x08004b7d
 8004afc:	08004b7d 	.word	0x08004b7d
 8004b00:	08004b7d 	.word	0x08004b7d
 8004b04:	08004b7d 	.word	0x08004b7d
 8004b08:	08004b7d 	.word	0x08004b7d
 8004b0c:	08004b85 	.word	0x08004b85
 8004b10:	08004b7d 	.word	0x08004b7d
 8004b14:	08004b7d 	.word	0x08004b7d
 8004b18:	08004b7d 	.word	0x08004b7d
 8004b1c:	08004b7d 	.word	0x08004b7d
 8004b20:	08004b7d 	.word	0x08004b7d
 8004b24:	08004b7d 	.word	0x08004b7d
 8004b28:	08004b7d 	.word	0x08004b7d
 8004b2c:	08004b85 	.word	0x08004b85
 8004b30:	08004b7d 	.word	0x08004b7d
 8004b34:	08004b7d 	.word	0x08004b7d
 8004b38:	08004b7d 	.word	0x08004b7d
 8004b3c:	08004b7d 	.word	0x08004b7d
 8004b40:	08004b7d 	.word	0x08004b7d
 8004b44:	08004b7d 	.word	0x08004b7d
 8004b48:	08004b7d 	.word	0x08004b7d
 8004b4c:	08004b85 	.word	0x08004b85
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b54:	3308      	adds	r3, #8
 8004b56:	2101      	movs	r1, #1
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f001 fe95 	bl	8006888 <RCCEx_PLL2_Config>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004b64:	e00f      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6a:	3328      	adds	r3, #40	@ 0x28
 8004b6c:	2101      	movs	r1, #1
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f001 ff3c 	bl	80069ec <RCCEx_PLL3_Config>
 8004b74:	4603      	mov	r3, r0
 8004b76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004b7a:	e004      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b82:	e000      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004b84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10a      	bne.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004b8e:	4bbf      	ldr	r3, [pc, #764]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b92:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b9c:	4abb      	ldr	r2, [pc, #748]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b9e:	430b      	orrs	r3, r1
 8004ba0:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ba2:	e003      	b.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ba8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb4:	f002 0302 	and.w	r3, r2, #2
 8004bb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004bc2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	d041      	beq.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bd2:	2b05      	cmp	r3, #5
 8004bd4:	d824      	bhi.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bdc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bdc:	08004c29 	.word	0x08004c29
 8004be0:	08004bf5 	.word	0x08004bf5
 8004be4:	08004c0b 	.word	0x08004c0b
 8004be8:	08004c29 	.word	0x08004c29
 8004bec:	08004c29 	.word	0x08004c29
 8004bf0:	08004c29 	.word	0x08004c29
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf8:	3308      	adds	r3, #8
 8004bfa:	2101      	movs	r1, #1
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f001 fe43 	bl	8006888 <RCCEx_PLL2_Config>
 8004c02:	4603      	mov	r3, r0
 8004c04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004c08:	e00f      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c0e:	3328      	adds	r3, #40	@ 0x28
 8004c10:	2101      	movs	r1, #1
 8004c12:	4618      	mov	r0, r3
 8004c14:	f001 feea 	bl	80069ec <RCCEx_PLL3_Config>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004c1e:	e004      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c26:	e000      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d10a      	bne.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004c32:	4b96      	ldr	r3, [pc, #600]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c36:	f023 0107 	bic.w	r1, r3, #7
 8004c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c40:	4a92      	ldr	r2, [pc, #584]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c42:	430b      	orrs	r3, r1
 8004c44:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c46:	e003      	b.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c58:	f002 0304 	and.w	r3, r2, #4
 8004c5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c60:	2300      	movs	r3, #0
 8004c62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c66:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	d044      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c78:	2b05      	cmp	r3, #5
 8004c7a:	d825      	bhi.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c84 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c82:	bf00      	nop
 8004c84:	08004cd1 	.word	0x08004cd1
 8004c88:	08004c9d 	.word	0x08004c9d
 8004c8c:	08004cb3 	.word	0x08004cb3
 8004c90:	08004cd1 	.word	0x08004cd1
 8004c94:	08004cd1 	.word	0x08004cd1
 8004c98:	08004cd1 	.word	0x08004cd1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca0:	3308      	adds	r3, #8
 8004ca2:	2101      	movs	r1, #1
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f001 fdef 	bl	8006888 <RCCEx_PLL2_Config>
 8004caa:	4603      	mov	r3, r0
 8004cac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004cb0:	e00f      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb6:	3328      	adds	r3, #40	@ 0x28
 8004cb8:	2101      	movs	r1, #1
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f001 fe96 	bl	80069ec <RCCEx_PLL3_Config>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004cc6:	e004      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cce:	e000      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004cd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d10b      	bne.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004cda:	4b6c      	ldr	r3, [pc, #432]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cde:	f023 0107 	bic.w	r1, r3, #7
 8004ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cea:	4a68      	ldr	r2, [pc, #416]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cec:	430b      	orrs	r3, r1
 8004cee:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cf0:	e003      	b.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cf6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d02:	f002 0320 	and.w	r3, r2, #32
 8004d06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004d10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d14:	460b      	mov	r3, r1
 8004d16:	4313      	orrs	r3, r2
 8004d18:	d055      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d26:	d033      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004d28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d2c:	d82c      	bhi.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d32:	d02f      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d38:	d826      	bhi.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d3e:	d02b      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004d40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d44:	d820      	bhi.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d4a:	d012      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004d4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d50:	d81a      	bhi.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d022      	beq.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004d56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d5a:	d115      	bne.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d60:	3308      	adds	r3, #8
 8004d62:	2100      	movs	r1, #0
 8004d64:	4618      	mov	r0, r3
 8004d66:	f001 fd8f 	bl	8006888 <RCCEx_PLL2_Config>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004d70:	e015      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d76:	3328      	adds	r3, #40	@ 0x28
 8004d78:	2102      	movs	r1, #2
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f001 fe36 	bl	80069ec <RCCEx_PLL3_Config>
 8004d80:	4603      	mov	r3, r0
 8004d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004d86:	e00a      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d8e:	e006      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d90:	bf00      	nop
 8004d92:	e004      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d94:	bf00      	nop
 8004d96:	e002      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d98:	bf00      	nop
 8004d9a:	e000      	b.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10b      	bne.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004da6:	4b39      	ldr	r3, [pc, #228]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004daa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004db6:	4a35      	ldr	r2, [pc, #212]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004db8:	430b      	orrs	r3, r1
 8004dba:	6553      	str	r3, [r2, #84]	@ 0x54
 8004dbc:	e003      	b.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dce:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004dd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004ddc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004de0:	460b      	mov	r3, r1
 8004de2:	4313      	orrs	r3, r2
 8004de4:	d058      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004dee:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004df2:	d033      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004df4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004df8:	d82c      	bhi.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004dfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dfe:	d02f      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004e00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e04:	d826      	bhi.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e06:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e0a:	d02b      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004e0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e10:	d820      	bhi.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e16:	d012      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004e18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e1c:	d81a      	bhi.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d022      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004e22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e26:	d115      	bne.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e2c:	3308      	adds	r3, #8
 8004e2e:	2100      	movs	r1, #0
 8004e30:	4618      	mov	r0, r3
 8004e32:	f001 fd29 	bl	8006888 <RCCEx_PLL2_Config>
 8004e36:	4603      	mov	r3, r0
 8004e38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004e3c:	e015      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e42:	3328      	adds	r3, #40	@ 0x28
 8004e44:	2102      	movs	r1, #2
 8004e46:	4618      	mov	r0, r3
 8004e48:	f001 fdd0 	bl	80069ec <RCCEx_PLL3_Config>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004e52:	e00a      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e5a:	e006      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004e5c:	bf00      	nop
 8004e5e:	e004      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004e60:	bf00      	nop
 8004e62:	e002      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004e64:	bf00      	nop
 8004e66:	e000      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004e68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10e      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004e72:	4b06      	ldr	r3, [pc, #24]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e76:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e82:	4a02      	ldr	r2, [pc, #8]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e84:	430b      	orrs	r3, r1
 8004e86:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e88:	e006      	b.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004e8a:	bf00      	nop
 8004e8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004ea4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004eae:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	d055      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ebc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004ec0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004ec4:	d033      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004ec6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004eca:	d82c      	bhi.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004ecc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ed0:	d02f      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004ed2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ed6:	d826      	bhi.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004ed8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004edc:	d02b      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004ede:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004ee2:	d820      	bhi.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004ee4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ee8:	d012      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004eea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eee:	d81a      	bhi.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d022      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004ef4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ef8:	d115      	bne.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efe:	3308      	adds	r3, #8
 8004f00:	2100      	movs	r1, #0
 8004f02:	4618      	mov	r0, r3
 8004f04:	f001 fcc0 	bl	8006888 <RCCEx_PLL2_Config>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004f0e:	e015      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f14:	3328      	adds	r3, #40	@ 0x28
 8004f16:	2102      	movs	r1, #2
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f001 fd67 	bl	80069ec <RCCEx_PLL3_Config>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004f24:	e00a      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f2c:	e006      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f2e:	bf00      	nop
 8004f30:	e004      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f32:	bf00      	nop
 8004f34:	e002      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f36:	bf00      	nop
 8004f38:	e000      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d10b      	bne.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004f44:	4ba1      	ldr	r3, [pc, #644]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f48:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004f54:	4a9d      	ldr	r2, [pc, #628]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f56:	430b      	orrs	r3, r1
 8004f58:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f5a:	e003      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6c:	f002 0308 	and.w	r3, r2, #8
 8004f70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f74:	2300      	movs	r3, #0
 8004f76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004f7a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004f7e:	460b      	mov	r3, r1
 8004f80:	4313      	orrs	r3, r2
 8004f82:	d01e      	beq.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f90:	d10c      	bne.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f96:	3328      	adds	r3, #40	@ 0x28
 8004f98:	2102      	movs	r1, #2
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f001 fd26 	bl	80069ec <RCCEx_PLL3_Config>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d002      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004fac:	4b87      	ldr	r3, [pc, #540]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fb0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fbc:	4a83      	ldr	r2, [pc, #524]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fbe:	430b      	orrs	r3, r1
 8004fc0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fca:	f002 0310 	and.w	r3, r2, #16
 8004fce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004fd8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004fdc:	460b      	mov	r3, r1
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	d01e      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fee:	d10c      	bne.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff4:	3328      	adds	r3, #40	@ 0x28
 8004ff6:	2102      	movs	r1, #2
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f001 fcf7 	bl	80069ec <RCCEx_PLL3_Config>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d002      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800500a:	4b70      	ldr	r3, [pc, #448]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800500c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800500e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005016:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800501a:	4a6c      	ldr	r2, [pc, #432]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800501c:	430b      	orrs	r3, r1
 800501e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005028:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800502c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005030:	2300      	movs	r3, #0
 8005032:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005036:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800503a:	460b      	mov	r3, r1
 800503c:	4313      	orrs	r3, r2
 800503e:	d03e      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005044:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005048:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800504c:	d022      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800504e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005052:	d81b      	bhi.n	800508c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005054:	2b00      	cmp	r3, #0
 8005056:	d003      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005058:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800505c:	d00b      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800505e:	e015      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005064:	3308      	adds	r3, #8
 8005066:	2100      	movs	r1, #0
 8005068:	4618      	mov	r0, r3
 800506a:	f001 fc0d 	bl	8006888 <RCCEx_PLL2_Config>
 800506e:	4603      	mov	r3, r0
 8005070:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005074:	e00f      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800507a:	3328      	adds	r3, #40	@ 0x28
 800507c:	2102      	movs	r1, #2
 800507e:	4618      	mov	r0, r3
 8005080:	f001 fcb4 	bl	80069ec <RCCEx_PLL3_Config>
 8005084:	4603      	mov	r3, r0
 8005086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800508a:	e004      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005092:	e000      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005094:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005096:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10b      	bne.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800509e:	4b4b      	ldr	r3, [pc, #300]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050a2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80050a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80050ae:	4a47      	ldr	r2, [pc, #284]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050b0:	430b      	orrs	r3, r1
 80050b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80050b4:	e003      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80050be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80050ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80050cc:	2300      	movs	r3, #0
 80050ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80050d0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80050d4:	460b      	mov	r3, r1
 80050d6:	4313      	orrs	r3, r2
 80050d8:	d03b      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80050da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80050e6:	d01f      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80050e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80050ec:	d818      	bhi.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80050ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050f2:	d003      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80050f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050f8:	d007      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80050fa:	e011      	b.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050fc:	4b33      	ldr	r3, [pc, #204]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005100:	4a32      	ldr	r2, [pc, #200]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005102:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005106:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005108:	e00f      	b.n	800512a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800510a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510e:	3328      	adds	r3, #40	@ 0x28
 8005110:	2101      	movs	r1, #1
 8005112:	4618      	mov	r0, r3
 8005114:	f001 fc6a 	bl	80069ec <RCCEx_PLL3_Config>
 8005118:	4603      	mov	r3, r0
 800511a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800511e:	e004      	b.n	800512a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005126:	e000      	b.n	800512a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800512a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10b      	bne.n	800514a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005132:	4b26      	ldr	r3, [pc, #152]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005136:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800513a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005142:	4a22      	ldr	r2, [pc, #136]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005144:	430b      	orrs	r3, r1
 8005146:	6553      	str	r3, [r2, #84]	@ 0x54
 8005148:	e003      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800514a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800514e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800515e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005160:	2300      	movs	r3, #0
 8005162:	677b      	str	r3, [r7, #116]	@ 0x74
 8005164:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005168:	460b      	mov	r3, r1
 800516a:	4313      	orrs	r3, r2
 800516c:	d034      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800516e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005174:	2b00      	cmp	r3, #0
 8005176:	d003      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005178:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800517c:	d007      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800517e:	e011      	b.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005180:	4b12      	ldr	r3, [pc, #72]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005184:	4a11      	ldr	r2, [pc, #68]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005186:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800518a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800518c:	e00e      	b.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800518e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005192:	3308      	adds	r3, #8
 8005194:	2102      	movs	r1, #2
 8005196:	4618      	mov	r0, r3
 8005198:	f001 fb76 	bl	8006888 <RCCEx_PLL2_Config>
 800519c:	4603      	mov	r3, r0
 800519e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80051a2:	e003      	b.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d10d      	bne.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80051b4:	4b05      	ldr	r3, [pc, #20]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80051bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051c2:	4a02      	ldr	r2, [pc, #8]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051c4:	430b      	orrs	r3, r1
 80051c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051c8:	e006      	b.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80051ca:	bf00      	nop
 80051cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80051d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80051e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051e6:	2300      	movs	r3, #0
 80051e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80051ea:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80051ee:	460b      	mov	r3, r1
 80051f0:	4313      	orrs	r3, r2
 80051f2:	d00c      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80051f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f8:	3328      	adds	r3, #40	@ 0x28
 80051fa:	2102      	movs	r1, #2
 80051fc:	4618      	mov	r0, r3
 80051fe:	f001 fbf5 	bl	80069ec <RCCEx_PLL3_Config>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d002      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800520e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005216:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800521a:	663b      	str	r3, [r7, #96]	@ 0x60
 800521c:	2300      	movs	r3, #0
 800521e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005220:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005224:	460b      	mov	r3, r1
 8005226:	4313      	orrs	r3, r2
 8005228:	d038      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800522a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800522e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005232:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005236:	d018      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005238:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800523c:	d811      	bhi.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800523e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005242:	d014      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005248:	d80b      	bhi.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800524a:	2b00      	cmp	r3, #0
 800524c:	d011      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800524e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005252:	d106      	bne.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005254:	4bc3      	ldr	r3, [pc, #780]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005258:	4ac2      	ldr	r2, [pc, #776]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800525a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800525e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005260:	e008      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005268:	e004      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800526a:	bf00      	nop
 800526c:	e002      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800526e:	bf00      	nop
 8005270:	e000      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005272:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005274:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10b      	bne.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800527c:	4bb9      	ldr	r3, [pc, #740]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800527e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005280:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005288:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800528c:	4ab5      	ldr	r2, [pc, #724]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800528e:	430b      	orrs	r3, r1
 8005290:	6553      	str	r3, [r2, #84]	@ 0x54
 8005292:	e003      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005294:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005298:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800529c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80052a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80052aa:	2300      	movs	r3, #0
 80052ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80052ae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80052b2:	460b      	mov	r3, r1
 80052b4:	4313      	orrs	r3, r2
 80052b6:	d009      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80052b8:	4baa      	ldr	r3, [pc, #680]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052bc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80052c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052c6:	4aa7      	ldr	r2, [pc, #668]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052c8:	430b      	orrs	r3, r1
 80052ca:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80052cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80052d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80052da:	2300      	movs	r3, #0
 80052dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80052de:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80052e2:	460b      	mov	r3, r1
 80052e4:	4313      	orrs	r3, r2
 80052e6:	d00a      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80052e8:	4b9e      	ldr	r3, [pc, #632]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80052f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80052f8:	4a9a      	ldr	r2, [pc, #616]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052fa:	430b      	orrs	r3, r1
 80052fc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80052fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005306:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800530a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800530c:	2300      	movs	r3, #0
 800530e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005310:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005314:	460b      	mov	r3, r1
 8005316:	4313      	orrs	r3, r2
 8005318:	d009      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800531a:	4b92      	ldr	r3, [pc, #584]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800531c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800531e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005326:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005328:	4a8e      	ldr	r2, [pc, #568]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800532a:	430b      	orrs	r3, r1
 800532c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800532e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005336:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800533a:	643b      	str	r3, [r7, #64]	@ 0x40
 800533c:	2300      	movs	r3, #0
 800533e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005340:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005344:	460b      	mov	r3, r1
 8005346:	4313      	orrs	r3, r2
 8005348:	d00e      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800534a:	4b86      	ldr	r3, [pc, #536]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	4a85      	ldr	r2, [pc, #532]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005350:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005354:	6113      	str	r3, [r2, #16]
 8005356:	4b83      	ldr	r3, [pc, #524]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005358:	6919      	ldr	r1, [r3, #16]
 800535a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005362:	4a80      	ldr	r2, [pc, #512]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005364:	430b      	orrs	r3, r1
 8005366:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005370:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005374:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005376:	2300      	movs	r3, #0
 8005378:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800537a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800537e:	460b      	mov	r3, r1
 8005380:	4313      	orrs	r3, r2
 8005382:	d009      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005384:	4b77      	ldr	r3, [pc, #476]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005388:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800538c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005392:	4a74      	ldr	r2, [pc, #464]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005394:	430b      	orrs	r3, r1
 8005396:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800539c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80053a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80053a6:	2300      	movs	r3, #0
 80053a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80053aa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80053ae:	460b      	mov	r3, r1
 80053b0:	4313      	orrs	r3, r2
 80053b2:	d00a      	beq.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80053b4:	4b6b      	ldr	r3, [pc, #428]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053b8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80053bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053c4:	4a67      	ldr	r2, [pc, #412]	@ (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053c6:	430b      	orrs	r3, r1
 80053c8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80053ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d2:	2100      	movs	r1, #0
 80053d4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80053d6:	f003 0301 	and.w	r3, r3, #1
 80053da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053dc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80053e0:	460b      	mov	r3, r1
 80053e2:	4313      	orrs	r3, r2
 80053e4:	d011      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ea:	3308      	adds	r3, #8
 80053ec:	2100      	movs	r1, #0
 80053ee:	4618      	mov	r0, r3
 80053f0:	f001 fa4a 	bl	8006888 <RCCEx_PLL2_Config>
 80053f4:	4603      	mov	r3, r0
 80053f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80053fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005406:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800540a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005412:	2100      	movs	r1, #0
 8005414:	6239      	str	r1, [r7, #32]
 8005416:	f003 0302 	and.w	r3, r3, #2
 800541a:	627b      	str	r3, [r7, #36]	@ 0x24
 800541c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005420:	460b      	mov	r3, r1
 8005422:	4313      	orrs	r3, r2
 8005424:	d011      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542a:	3308      	adds	r3, #8
 800542c:	2101      	movs	r1, #1
 800542e:	4618      	mov	r0, r3
 8005430:	f001 fa2a 	bl	8006888 <RCCEx_PLL2_Config>
 8005434:	4603      	mov	r3, r0
 8005436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800543a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800543e:	2b00      	cmp	r3, #0
 8005440:	d003      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005442:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005446:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800544a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800544e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005452:	2100      	movs	r1, #0
 8005454:	61b9      	str	r1, [r7, #24]
 8005456:	f003 0304 	and.w	r3, r3, #4
 800545a:	61fb      	str	r3, [r7, #28]
 800545c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005460:	460b      	mov	r3, r1
 8005462:	4313      	orrs	r3, r2
 8005464:	d011      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800546a:	3308      	adds	r3, #8
 800546c:	2102      	movs	r1, #2
 800546e:	4618      	mov	r0, r3
 8005470:	f001 fa0a 	bl	8006888 <RCCEx_PLL2_Config>
 8005474:	4603      	mov	r3, r0
 8005476:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800547a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800547e:	2b00      	cmp	r3, #0
 8005480:	d003      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005486:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800548a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005492:	2100      	movs	r1, #0
 8005494:	6139      	str	r1, [r7, #16]
 8005496:	f003 0308 	and.w	r3, r3, #8
 800549a:	617b      	str	r3, [r7, #20]
 800549c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80054a0:	460b      	mov	r3, r1
 80054a2:	4313      	orrs	r3, r2
 80054a4:	d011      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054aa:	3328      	adds	r3, #40	@ 0x28
 80054ac:	2100      	movs	r1, #0
 80054ae:	4618      	mov	r0, r3
 80054b0:	f001 fa9c 	bl	80069ec <RCCEx_PLL3_Config>
 80054b4:	4603      	mov	r3, r0
 80054b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80054ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80054ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d2:	2100      	movs	r1, #0
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	f003 0310 	and.w	r3, r3, #16
 80054da:	60fb      	str	r3, [r7, #12]
 80054dc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80054e0:	460b      	mov	r3, r1
 80054e2:	4313      	orrs	r3, r2
 80054e4:	d011      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ea:	3328      	adds	r3, #40	@ 0x28
 80054ec:	2101      	movs	r1, #1
 80054ee:	4618      	mov	r0, r3
 80054f0:	f001 fa7c 	bl	80069ec <RCCEx_PLL3_Config>
 80054f4:	4603      	mov	r3, r0
 80054f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80054fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005506:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800550a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005512:	2100      	movs	r1, #0
 8005514:	6039      	str	r1, [r7, #0]
 8005516:	f003 0320 	and.w	r3, r3, #32
 800551a:	607b      	str	r3, [r7, #4]
 800551c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005520:	460b      	mov	r3, r1
 8005522:	4313      	orrs	r3, r2
 8005524:	d011      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800552a:	3328      	adds	r3, #40	@ 0x28
 800552c:	2102      	movs	r1, #2
 800552e:	4618      	mov	r0, r3
 8005530:	f001 fa5c 	bl	80069ec <RCCEx_PLL3_Config>
 8005534:	4603      	mov	r3, r0
 8005536:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800553a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800553e:	2b00      	cmp	r3, #0
 8005540:	d003      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005546:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800554a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800554e:	2b00      	cmp	r3, #0
 8005550:	d101      	bne.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005552:	2300      	movs	r3, #0
 8005554:	e000      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
}
 8005558:	4618      	mov	r0, r3
 800555a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800555e:	46bd      	mov	sp, r7
 8005560:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005564:	58024400 	.word	0x58024400

08005568 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b090      	sub	sp, #64	@ 0x40
 800556c:	af00      	add	r7, sp, #0
 800556e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005572:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005576:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800557a:	430b      	orrs	r3, r1
 800557c:	f040 8094 	bne.w	80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005580:	4b9e      	ldr	r3, [pc, #632]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800558a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558c:	2b04      	cmp	r3, #4
 800558e:	f200 8087 	bhi.w	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005592:	a201      	add	r2, pc, #4	@ (adr r2, 8005598 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005598:	080055ad 	.word	0x080055ad
 800559c:	080055d5 	.word	0x080055d5
 80055a0:	080055fd 	.word	0x080055fd
 80055a4:	08005699 	.word	0x08005699
 80055a8:	08005625 	.word	0x08005625
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80055ac:	4b93      	ldr	r3, [pc, #588]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055b8:	d108      	bne.n	80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80055ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80055be:	4618      	mov	r0, r3
 80055c0:	f001 f810 	bl	80065e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80055c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80055c8:	f000 bd45 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80055cc:	2300      	movs	r3, #0
 80055ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055d0:	f000 bd41 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80055d4:	4b89      	ldr	r3, [pc, #548]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055e0:	d108      	bne.n	80055f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055e2:	f107 0318 	add.w	r3, r7, #24
 80055e6:	4618      	mov	r0, r3
 80055e8:	f000 fd54 	bl	8006094 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80055f0:	f000 bd31 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80055f4:	2300      	movs	r3, #0
 80055f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055f8:	f000 bd2d 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80055fc:	4b7f      	ldr	r3, [pc, #508]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005604:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005608:	d108      	bne.n	800561c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800560a:	f107 030c 	add.w	r3, r7, #12
 800560e:	4618      	mov	r0, r3
 8005610:	f000 fe94 	bl	800633c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005618:	f000 bd1d 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800561c:	2300      	movs	r3, #0
 800561e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005620:	f000 bd19 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005624:	4b75      	ldr	r3, [pc, #468]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005628:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800562c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800562e:	4b73      	ldr	r3, [pc, #460]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0304 	and.w	r3, r3, #4
 8005636:	2b04      	cmp	r3, #4
 8005638:	d10c      	bne.n	8005654 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800563a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800563c:	2b00      	cmp	r3, #0
 800563e:	d109      	bne.n	8005654 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005640:	4b6e      	ldr	r3, [pc, #440]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	08db      	lsrs	r3, r3, #3
 8005646:	f003 0303 	and.w	r3, r3, #3
 800564a:	4a6d      	ldr	r2, [pc, #436]	@ (8005800 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800564c:	fa22 f303 	lsr.w	r3, r2, r3
 8005650:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005652:	e01f      	b.n	8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005654:	4b69      	ldr	r3, [pc, #420]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800565c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005660:	d106      	bne.n	8005670 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8005662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005664:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005668:	d102      	bne.n	8005670 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800566a:	4b66      	ldr	r3, [pc, #408]	@ (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800566c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800566e:	e011      	b.n	8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005670:	4b62      	ldr	r3, [pc, #392]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005678:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800567c:	d106      	bne.n	800568c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800567e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005680:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005684:	d102      	bne.n	800568c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005686:	4b60      	ldr	r3, [pc, #384]	@ (8005808 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005688:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800568a:	e003      	b.n	8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800568c:	2300      	movs	r3, #0
 800568e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005690:	f000 bce1 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005694:	f000 bcdf 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005698:	4b5c      	ldr	r3, [pc, #368]	@ (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800569a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800569c:	f000 bcdb 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80056a0:	2300      	movs	r3, #0
 80056a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056a4:	f000 bcd7 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80056a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056ac:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80056b0:	430b      	orrs	r3, r1
 80056b2:	f040 80ad 	bne.w	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80056b6:	4b51      	ldr	r3, [pc, #324]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056ba:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80056be:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80056c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056c6:	d056      	beq.n	8005776 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80056c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056ce:	f200 8090 	bhi.w	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80056d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d4:	2bc0      	cmp	r3, #192	@ 0xc0
 80056d6:	f000 8088 	beq.w	80057ea <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80056da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056dc:	2bc0      	cmp	r3, #192	@ 0xc0
 80056de:	f200 8088 	bhi.w	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80056e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e4:	2b80      	cmp	r3, #128	@ 0x80
 80056e6:	d032      	beq.n	800574e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80056e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ea:	2b80      	cmp	r3, #128	@ 0x80
 80056ec:	f200 8081 	bhi.w	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80056f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80056f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f8:	2b40      	cmp	r3, #64	@ 0x40
 80056fa:	d014      	beq.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80056fc:	e079      	b.n	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80056fe:	4b3f      	ldr	r3, [pc, #252]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005706:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800570a:	d108      	bne.n	800571e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800570c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005710:	4618      	mov	r0, r3
 8005712:	f000 ff67 	bl	80065e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005718:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800571a:	f000 bc9c 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800571e:	2300      	movs	r3, #0
 8005720:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005722:	f000 bc98 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005726:	4b35      	ldr	r3, [pc, #212]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800572e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005732:	d108      	bne.n	8005746 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005734:	f107 0318 	add.w	r3, r7, #24
 8005738:	4618      	mov	r0, r3
 800573a:	f000 fcab 	bl	8006094 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005742:	f000 bc88 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005746:	2300      	movs	r3, #0
 8005748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800574a:	f000 bc84 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800574e:	4b2b      	ldr	r3, [pc, #172]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005756:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800575a:	d108      	bne.n	800576e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800575c:	f107 030c 	add.w	r3, r7, #12
 8005760:	4618      	mov	r0, r3
 8005762:	f000 fdeb 	bl	800633c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800576a:	f000 bc74 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800576e:	2300      	movs	r3, #0
 8005770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005772:	f000 bc70 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005776:	4b21      	ldr	r3, [pc, #132]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800577a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800577e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005780:	4b1e      	ldr	r3, [pc, #120]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0304 	and.w	r3, r3, #4
 8005788:	2b04      	cmp	r3, #4
 800578a:	d10c      	bne.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800578c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800578e:	2b00      	cmp	r3, #0
 8005790:	d109      	bne.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005792:	4b1a      	ldr	r3, [pc, #104]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	08db      	lsrs	r3, r3, #3
 8005798:	f003 0303 	and.w	r3, r3, #3
 800579c:	4a18      	ldr	r2, [pc, #96]	@ (8005800 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800579e:	fa22 f303 	lsr.w	r3, r2, r3
 80057a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057a4:	e01f      	b.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80057a6:	4b15      	ldr	r3, [pc, #84]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057b2:	d106      	bne.n	80057c2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80057b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057ba:	d102      	bne.n	80057c2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80057bc:	4b11      	ldr	r3, [pc, #68]	@ (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80057be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057c0:	e011      	b.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80057c2:	4b0e      	ldr	r3, [pc, #56]	@ (80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057ce:	d106      	bne.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80057d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057d6:	d102      	bne.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80057d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005808 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80057da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057dc:	e003      	b.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80057de:	2300      	movs	r3, #0
 80057e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80057e2:	f000 bc38 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80057e6:	f000 bc36 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80057ea:	4b08      	ldr	r3, [pc, #32]	@ (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80057ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057ee:	f000 bc32 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80057f2:	2300      	movs	r3, #0
 80057f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057f6:	f000 bc2e 	b.w	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80057fa:	bf00      	nop
 80057fc:	58024400 	.word	0x58024400
 8005800:	03d09000 	.word	0x03d09000
 8005804:	003d0900 	.word	0x003d0900
 8005808:	017d7840 	.word	0x017d7840
 800580c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005810:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005814:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005818:	430b      	orrs	r3, r1
 800581a:	f040 809c 	bne.w	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800581e:	4b9e      	ldr	r3, [pc, #632]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005822:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005826:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800582e:	d054      	beq.n	80058da <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8005830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005832:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005836:	f200 808b 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800583a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005840:	f000 8083 	beq.w	800594a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8005844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005846:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800584a:	f200 8081 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800584e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005850:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005854:	d02f      	beq.n	80058b6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8005856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005858:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800585c:	d878      	bhi.n	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800585e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005860:	2b00      	cmp	r3, #0
 8005862:	d004      	beq.n	800586e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8005864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005866:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800586a:	d012      	beq.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800586c:	e070      	b.n	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800586e:	4b8a      	ldr	r3, [pc, #552]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005876:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800587a:	d107      	bne.n	800588c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800587c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005880:	4618      	mov	r0, r3
 8005882:	f000 feaf 	bl	80065e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800588a:	e3e4      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800588c:	2300      	movs	r3, #0
 800588e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005890:	e3e1      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005892:	4b81      	ldr	r3, [pc, #516]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800589a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800589e:	d107      	bne.n	80058b0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058a0:	f107 0318 	add.w	r3, r7, #24
 80058a4:	4618      	mov	r0, r3
 80058a6:	f000 fbf5 	bl	8006094 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80058ae:	e3d2      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80058b0:	2300      	movs	r3, #0
 80058b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058b4:	e3cf      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80058b6:	4b78      	ldr	r3, [pc, #480]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058c2:	d107      	bne.n	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80058c4:	f107 030c 	add.w	r3, r7, #12
 80058c8:	4618      	mov	r0, r3
 80058ca:	f000 fd37 	bl	800633c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80058d2:	e3c0      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80058d4:	2300      	movs	r3, #0
 80058d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058d8:	e3bd      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80058da:	4b6f      	ldr	r3, [pc, #444]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80058e2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80058e4:	4b6c      	ldr	r3, [pc, #432]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0304 	and.w	r3, r3, #4
 80058ec:	2b04      	cmp	r3, #4
 80058ee:	d10c      	bne.n	800590a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80058f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d109      	bne.n	800590a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80058f6:	4b68      	ldr	r3, [pc, #416]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	08db      	lsrs	r3, r3, #3
 80058fc:	f003 0303 	and.w	r3, r3, #3
 8005900:	4a66      	ldr	r2, [pc, #408]	@ (8005a9c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005902:	fa22 f303 	lsr.w	r3, r2, r3
 8005906:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005908:	e01e      	b.n	8005948 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800590a:	4b63      	ldr	r3, [pc, #396]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005912:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005916:	d106      	bne.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8005918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800591a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800591e:	d102      	bne.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005920:	4b5f      	ldr	r3, [pc, #380]	@ (8005aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005922:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005924:	e010      	b.n	8005948 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005926:	4b5c      	ldr	r3, [pc, #368]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800592e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005932:	d106      	bne.n	8005942 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8005934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005936:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800593a:	d102      	bne.n	8005942 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800593c:	4b59      	ldr	r3, [pc, #356]	@ (8005aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800593e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005940:	e002      	b.n	8005948 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005942:	2300      	movs	r3, #0
 8005944:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005946:	e386      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005948:	e385      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800594a:	4b57      	ldr	r3, [pc, #348]	@ (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800594c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800594e:	e382      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005950:	2300      	movs	r3, #0
 8005952:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005954:	e37f      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005956:	e9d7 2300 	ldrd	r2, r3, [r7]
 800595a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800595e:	430b      	orrs	r3, r1
 8005960:	f040 80a7 	bne.w	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005964:	4b4c      	ldr	r3, [pc, #304]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005968:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800596c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800596e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005970:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005974:	d055      	beq.n	8005a22 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8005976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005978:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800597c:	f200 8096 	bhi.w	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005982:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005986:	f000 8084 	beq.w	8005a92 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800598a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005990:	f200 808c 	bhi.w	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005996:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800599a:	d030      	beq.n	80059fe <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800599c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059a2:	f200 8083 	bhi.w	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80059a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d004      	beq.n	80059b6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80059ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059b2:	d012      	beq.n	80059da <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80059b4:	e07a      	b.n	8005aac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80059b6:	4b38      	ldr	r3, [pc, #224]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059c2:	d107      	bne.n	80059d4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80059c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fe0b 	bl	80065e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80059ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80059d2:	e340      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80059d4:	2300      	movs	r3, #0
 80059d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059d8:	e33d      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80059da:	4b2f      	ldr	r3, [pc, #188]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059e6:	d107      	bne.n	80059f8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059e8:	f107 0318 	add.w	r3, r7, #24
 80059ec:	4618      	mov	r0, r3
 80059ee:	f000 fb51 	bl	8006094 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80059f6:	e32e      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80059f8:	2300      	movs	r3, #0
 80059fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059fc:	e32b      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80059fe:	4b26      	ldr	r3, [pc, #152]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a0a:	d107      	bne.n	8005a1c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a0c:	f107 030c 	add.w	r3, r7, #12
 8005a10:	4618      	mov	r0, r3
 8005a12:	f000 fc93 	bl	800633c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a1a:	e31c      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a20:	e319      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005a22:	4b1d      	ldr	r3, [pc, #116]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a26:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005a2a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0304 	and.w	r3, r3, #4
 8005a34:	2b04      	cmp	r3, #4
 8005a36:	d10c      	bne.n	8005a52 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8005a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d109      	bne.n	8005a52 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a3e:	4b16      	ldr	r3, [pc, #88]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	08db      	lsrs	r3, r3, #3
 8005a44:	f003 0303 	and.w	r3, r3, #3
 8005a48:	4a14      	ldr	r2, [pc, #80]	@ (8005a9c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8005a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a50:	e01e      	b.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005a52:	4b11      	ldr	r3, [pc, #68]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a5e:	d106      	bne.n	8005a6e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8005a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a66:	d102      	bne.n	8005a6e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005a68:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a6c:	e010      	b.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a7a:	d106      	bne.n	8005a8a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8005a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a82:	d102      	bne.n	8005a8a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005a84:	4b07      	ldr	r3, [pc, #28]	@ (8005aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a88:	e002      	b.n	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005a8e:	e2e2      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005a90:	e2e1      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005a92:	4b05      	ldr	r3, [pc, #20]	@ (8005aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a96:	e2de      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005a98:	58024400 	.word	0x58024400
 8005a9c:	03d09000 	.word	0x03d09000
 8005aa0:	003d0900 	.word	0x003d0900
 8005aa4:	017d7840 	.word	0x017d7840
 8005aa8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8005aac:	2300      	movs	r3, #0
 8005aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ab0:	e2d1      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005ab2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ab6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005aba:	430b      	orrs	r3, r1
 8005abc:	f040 809c 	bne.w	8005bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005ac0:	4b93      	ldr	r3, [pc, #588]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ac4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005ac8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005acc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ad0:	d054      	beq.n	8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ad8:	f200 808b 	bhi.w	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ade:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005ae2:	f000 8083 	beq.w	8005bec <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8005ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ae8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005aec:	f200 8081 	bhi.w	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005af2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005af6:	d02f      	beq.n	8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8005af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005afa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005afe:	d878      	bhi.n	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d004      	beq.n	8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b0c:	d012      	beq.n	8005b34 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8005b0e:	e070      	b.n	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005b10:	4b7f      	ldr	r3, [pc, #508]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b18:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b1c:	d107      	bne.n	8005b2e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005b1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b22:	4618      	mov	r0, r3
 8005b24:	f000 fd5e 	bl	80065e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b2c:	e293      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b32:	e290      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b34:	4b76      	ldr	r3, [pc, #472]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b40:	d107      	bne.n	8005b52 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b42:	f107 0318 	add.w	r3, r7, #24
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 faa4 	bl	8006094 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b50:	e281      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b52:	2300      	movs	r3, #0
 8005b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b56:	e27e      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005b58:	4b6d      	ldr	r3, [pc, #436]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b64:	d107      	bne.n	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b66:	f107 030c 	add.w	r3, r7, #12
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f000 fbe6 	bl	800633c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b74:	e26f      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b76:	2300      	movs	r3, #0
 8005b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b7a:	e26c      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005b7c:	4b64      	ldr	r3, [pc, #400]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b80:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005b84:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005b86:	4b62      	ldr	r3, [pc, #392]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0304 	and.w	r3, r3, #4
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	d10c      	bne.n	8005bac <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8005b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d109      	bne.n	8005bac <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b98:	4b5d      	ldr	r3, [pc, #372]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	08db      	lsrs	r3, r3, #3
 8005b9e:	f003 0303 	and.w	r3, r3, #3
 8005ba2:	4a5c      	ldr	r2, [pc, #368]	@ (8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005baa:	e01e      	b.n	8005bea <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005bac:	4b58      	ldr	r3, [pc, #352]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bb8:	d106      	bne.n	8005bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bc0:	d102      	bne.n	8005bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005bc2:	4b55      	ldr	r3, [pc, #340]	@ (8005d18 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bc6:	e010      	b.n	8005bea <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005bc8:	4b51      	ldr	r3, [pc, #324]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bd4:	d106      	bne.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8005bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005bdc:	d102      	bne.n	8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005bde:	4b4f      	ldr	r3, [pc, #316]	@ (8005d1c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005be2:	e002      	b.n	8005bea <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005be4:	2300      	movs	r3, #0
 8005be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005be8:	e235      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005bea:	e234      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005bec:	4b4c      	ldr	r3, [pc, #304]	@ (8005d20 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8005bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bf0:	e231      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bf6:	e22e      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005bf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bfc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005c00:	430b      	orrs	r3, r1
 8005c02:	f040 808f 	bne.w	8005d24 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005c06:	4b42      	ldr	r3, [pc, #264]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c0a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8005c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c12:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c16:	d06b      	beq.n	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8005c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c1e:	d874      	bhi.n	8005d0a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c26:	d056      	beq.n	8005cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8005c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c2a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c2e:	d86c      	bhi.n	8005d0a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c32:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c36:	d03b      	beq.n	8005cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8005c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c3a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c3e:	d864      	bhi.n	8005d0a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c46:	d021      	beq.n	8005c8c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c4e:	d85c      	bhi.n	8005d0a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d004      	beq.n	8005c60 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8005c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c5c:	d004      	beq.n	8005c68 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8005c5e:	e054      	b.n	8005d0a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8005c60:	f7fe fa46 	bl	80040f0 <HAL_RCC_GetPCLK1Freq>
 8005c64:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005c66:	e1f6      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005c68:	4b29      	ldr	r3, [pc, #164]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c74:	d107      	bne.n	8005c86 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c76:	f107 0318 	add.w	r3, r7, #24
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f000 fa0a 	bl	8006094 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c84:	e1e7      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c86:	2300      	movs	r3, #0
 8005c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c8a:	e1e4      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005c8c:	4b20      	ldr	r3, [pc, #128]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c98:	d107      	bne.n	8005caa <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c9a:	f107 030c 	add.w	r3, r7, #12
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f000 fb4c 	bl	800633c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ca8:	e1d5      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005caa:	2300      	movs	r3, #0
 8005cac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cae:	e1d2      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005cb0:	4b17      	ldr	r3, [pc, #92]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0304 	and.w	r3, r3, #4
 8005cb8:	2b04      	cmp	r3, #4
 8005cba:	d109      	bne.n	8005cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005cbc:	4b14      	ldr	r3, [pc, #80]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	08db      	lsrs	r3, r3, #3
 8005cc2:	f003 0303 	and.w	r3, r3, #3
 8005cc6:	4a13      	ldr	r2, [pc, #76]	@ (8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8005ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005cce:	e1c2      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cd4:	e1bf      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ce2:	d102      	bne.n	8005cea <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8005ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8005d18 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ce8:	e1b5      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005cea:	2300      	movs	r3, #0
 8005cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cee:	e1b2      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005cf0:	4b07      	ldr	r3, [pc, #28]	@ (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005cfc:	d102      	bne.n	8005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8005cfe:	4b07      	ldr	r3, [pc, #28]	@ (8005d1c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d02:	e1a8      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d04:	2300      	movs	r3, #0
 8005d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d08:	e1a5      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d0e:	e1a2      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005d10:	58024400 	.word	0x58024400
 8005d14:	03d09000 	.word	0x03d09000
 8005d18:	003d0900 	.word	0x003d0900
 8005d1c:	017d7840 	.word	0x017d7840
 8005d20:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005d24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d28:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005d2c:	430b      	orrs	r3, r1
 8005d2e:	d173      	bne.n	8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005d30:	4b9c      	ldr	r3, [pc, #624]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005d38:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d40:	d02f      	beq.n	8005da2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8005d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d48:	d863      	bhi.n	8005e12 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8005d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d004      	beq.n	8005d5a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8005d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d56:	d012      	beq.n	8005d7e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8005d58:	e05b      	b.n	8005e12 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005d5a:	4b92      	ldr	r3, [pc, #584]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d66:	d107      	bne.n	8005d78 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d68:	f107 0318 	add.w	r3, r7, #24
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f000 f991 	bl	8006094 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d76:	e16e      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d7c:	e16b      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d7e:	4b89      	ldr	r3, [pc, #548]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d8a:	d107      	bne.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d8c:	f107 030c 	add.w	r3, r7, #12
 8005d90:	4618      	mov	r0, r3
 8005d92:	f000 fad3 	bl	800633c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d9a:	e15c      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005da0:	e159      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005da2:	4b80      	ldr	r3, [pc, #512]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005da6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005daa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005dac:	4b7d      	ldr	r3, [pc, #500]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 0304 	and.w	r3, r3, #4
 8005db4:	2b04      	cmp	r3, #4
 8005db6:	d10c      	bne.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8005db8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d109      	bne.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005dbe:	4b79      	ldr	r3, [pc, #484]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	08db      	lsrs	r3, r3, #3
 8005dc4:	f003 0303 	and.w	r3, r3, #3
 8005dc8:	4a77      	ldr	r2, [pc, #476]	@ (8005fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005dca:	fa22 f303 	lsr.w	r3, r2, r3
 8005dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dd0:	e01e      	b.n	8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005dd2:	4b74      	ldr	r3, [pc, #464]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dde:	d106      	bne.n	8005dee <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8005de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005de6:	d102      	bne.n	8005dee <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005de8:	4b70      	ldr	r3, [pc, #448]	@ (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005dec:	e010      	b.n	8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005dee:	4b6d      	ldr	r3, [pc, #436]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005df6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005dfa:	d106      	bne.n	8005e0a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8005dfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e02:	d102      	bne.n	8005e0a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005e04:	4b6a      	ldr	r3, [pc, #424]	@ (8005fb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e08:	e002      	b.n	8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005e0e:	e122      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005e10:	e121      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005e12:	2300      	movs	r3, #0
 8005e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e16:	e11e      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005e18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e1c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005e20:	430b      	orrs	r3, r1
 8005e22:	d133      	bne.n	8005e8c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005e24:	4b5f      	ldr	r3, [pc, #380]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e2c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d004      	beq.n	8005e3e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e3a:	d012      	beq.n	8005e62 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8005e3c:	e023      	b.n	8005e86 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005e3e:	4b59      	ldr	r3, [pc, #356]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e4a:	d107      	bne.n	8005e5c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005e4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e50:	4618      	mov	r0, r3
 8005e52:	f000 fbc7 	bl	80065e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e5a:	e0fc      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e60:	e0f9      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e62:	4b50      	ldr	r3, [pc, #320]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e6e:	d107      	bne.n	8005e80 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e70:	f107 0318 	add.w	r3, r7, #24
 8005e74:	4618      	mov	r0, r3
 8005e76:	f000 f90d 	bl	8006094 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005e7a:	6a3b      	ldr	r3, [r7, #32]
 8005e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e7e:	e0ea      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e80:	2300      	movs	r3, #0
 8005e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e84:	e0e7      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005e86:	2300      	movs	r3, #0
 8005e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e8a:	e0e4      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005e8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e90:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005e94:	430b      	orrs	r3, r1
 8005e96:	f040 808d 	bne.w	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005e9a:	4b42      	ldr	r3, [pc, #264]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e9e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8005ea2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ea6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005eaa:	d06b      	beq.n	8005f84 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8005eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005eb2:	d874      	bhi.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eba:	d056      	beq.n	8005f6a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8005ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ec2:	d86c      	bhi.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005eca:	d03b      	beq.n	8005f44 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8005ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ece:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005ed2:	d864      	bhi.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005eda:	d021      	beq.n	8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ede:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ee2:	d85c      	bhi.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d004      	beq.n	8005ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8005eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ef0:	d004      	beq.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8005ef2:	e054      	b.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8005ef4:	f000 f8b8 	bl	8006068 <HAL_RCCEx_GetD3PCLK1Freq>
 8005ef8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005efa:	e0ac      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005efc:	4b29      	ldr	r3, [pc, #164]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f08:	d107      	bne.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f0a:	f107 0318 	add.w	r3, r7, #24
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f000 f8c0 	bl	8006094 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f18:	e09d      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f1e:	e09a      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005f20:	4b20      	ldr	r3, [pc, #128]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f2c:	d107      	bne.n	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005f2e:	f107 030c 	add.w	r3, r7, #12
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 fa02 	bl	800633c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f3c:	e08b      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f42:	e088      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005f44:	4b17      	ldr	r3, [pc, #92]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 0304 	and.w	r3, r3, #4
 8005f4c:	2b04      	cmp	r3, #4
 8005f4e:	d109      	bne.n	8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f50:	4b14      	ldr	r3, [pc, #80]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	08db      	lsrs	r3, r3, #3
 8005f56:	f003 0303 	and.w	r3, r3, #3
 8005f5a:	4a13      	ldr	r2, [pc, #76]	@ (8005fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8005f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f62:	e078      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f64:	2300      	movs	r3, #0
 8005f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f68:	e075      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f76:	d102      	bne.n	8005f7e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8005f78:	4b0c      	ldr	r3, [pc, #48]	@ (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f7c:	e06b      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f82:	e068      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005f84:	4b07      	ldr	r3, [pc, #28]	@ (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f90:	d102      	bne.n	8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8005f92:	4b07      	ldr	r3, [pc, #28]	@ (8005fb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f96:	e05e      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f9c:	e05b      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fa2:	e058      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005fa4:	58024400 	.word	0x58024400
 8005fa8:	03d09000 	.word	0x03d09000
 8005fac:	003d0900 	.word	0x003d0900
 8005fb0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005fb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fb8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8005fbc:	430b      	orrs	r3, r1
 8005fbe:	d148      	bne.n	8006052 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005fc0:	4b27      	ldr	r3, [pc, #156]	@ (8006060 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005fc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fc4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005fc8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fd0:	d02a      	beq.n	8006028 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8005fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fd8:	d838      	bhi.n	800604c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8005fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d004      	beq.n	8005fea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8005fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fe6:	d00d      	beq.n	8006004 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8005fe8:	e030      	b.n	800604c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005fea:	4b1d      	ldr	r3, [pc, #116]	@ (8006060 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ff2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ff6:	d102      	bne.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8005ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8006064 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8005ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ffc:	e02b      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ffe:	2300      	movs	r3, #0
 8006000:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006002:	e028      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006004:	4b16      	ldr	r3, [pc, #88]	@ (8006060 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800600c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006010:	d107      	bne.n	8006022 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006012:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006016:	4618      	mov	r0, r3
 8006018:	f000 fae4 	bl	80065e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800601c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800601e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006020:	e019      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006022:	2300      	movs	r3, #0
 8006024:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006026:	e016      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006028:	4b0d      	ldr	r3, [pc, #52]	@ (8006060 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006030:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006034:	d107      	bne.n	8006046 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006036:	f107 0318 	add.w	r3, r7, #24
 800603a:	4618      	mov	r0, r3
 800603c:	f000 f82a 	bl	8006094 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006044:	e007      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006046:	2300      	movs	r3, #0
 8006048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800604a:	e004      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800604c:	2300      	movs	r3, #0
 800604e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006050:	e001      	b.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006052:	2300      	movs	r3, #0
 8006054:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006058:	4618      	mov	r0, r3
 800605a:	3740      	adds	r7, #64	@ 0x40
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	58024400 	.word	0x58024400
 8006064:	017d7840 	.word	0x017d7840

08006068 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800606c:	f7fe f810 	bl	8004090 <HAL_RCC_GetHCLKFreq>
 8006070:	4602      	mov	r2, r0
 8006072:	4b06      	ldr	r3, [pc, #24]	@ (800608c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006074:	6a1b      	ldr	r3, [r3, #32]
 8006076:	091b      	lsrs	r3, r3, #4
 8006078:	f003 0307 	and.w	r3, r3, #7
 800607c:	4904      	ldr	r1, [pc, #16]	@ (8006090 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800607e:	5ccb      	ldrb	r3, [r1, r3]
 8006080:	f003 031f 	and.w	r3, r3, #31
 8006084:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006088:	4618      	mov	r0, r3
 800608a:	bd80      	pop	{r7, pc}
 800608c:	58024400 	.word	0x58024400
 8006090:	08006bc0 	.word	0x08006bc0

08006094 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006094:	b480      	push	{r7}
 8006096:	b089      	sub	sp, #36	@ 0x24
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800609c:	4ba1      	ldr	r3, [pc, #644]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800609e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a0:	f003 0303 	and.w	r3, r3, #3
 80060a4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80060a6:	4b9f      	ldr	r3, [pc, #636]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060aa:	0b1b      	lsrs	r3, r3, #12
 80060ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060b0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80060b2:	4b9c      	ldr	r3, [pc, #624]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b6:	091b      	lsrs	r3, r3, #4
 80060b8:	f003 0301 	and.w	r3, r3, #1
 80060bc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80060be:	4b99      	ldr	r3, [pc, #612]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c2:	08db      	lsrs	r3, r3, #3
 80060c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	fb02 f303 	mul.w	r3, r2, r3
 80060ce:	ee07 3a90 	vmov	s15, r3
 80060d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f000 8111 	beq.w	8006304 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	2b02      	cmp	r3, #2
 80060e6:	f000 8083 	beq.w	80061f0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	f200 80a1 	bhi.w	8006234 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d003      	beq.n	8006100 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d056      	beq.n	80061ac <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80060fe:	e099      	b.n	8006234 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006100:	4b88      	ldr	r3, [pc, #544]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f003 0320 	and.w	r3, r3, #32
 8006108:	2b00      	cmp	r3, #0
 800610a:	d02d      	beq.n	8006168 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800610c:	4b85      	ldr	r3, [pc, #532]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	08db      	lsrs	r3, r3, #3
 8006112:	f003 0303 	and.w	r3, r3, #3
 8006116:	4a84      	ldr	r2, [pc, #528]	@ (8006328 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006118:	fa22 f303 	lsr.w	r3, r2, r3
 800611c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	ee07 3a90 	vmov	s15, r3
 8006124:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	ee07 3a90 	vmov	s15, r3
 800612e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006132:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006136:	4b7b      	ldr	r3, [pc, #492]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800613a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800613e:	ee07 3a90 	vmov	s15, r3
 8006142:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006146:	ed97 6a03 	vldr	s12, [r7, #12]
 800614a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800632c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800614e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006152:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006156:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800615a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800615e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006162:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006166:	e087      	b.n	8006278 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	ee07 3a90 	vmov	s15, r3
 800616e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006172:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006330 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800617a:	4b6a      	ldr	r3, [pc, #424]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800617c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800617e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006182:	ee07 3a90 	vmov	s15, r3
 8006186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800618a:	ed97 6a03 	vldr	s12, [r7, #12]
 800618e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800632c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800619a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800619e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061aa:	e065      	b.n	8006278 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	ee07 3a90 	vmov	s15, r3
 80061b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006334 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80061ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061be:	4b59      	ldr	r3, [pc, #356]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061c6:	ee07 3a90 	vmov	s15, r3
 80061ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80061d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800632c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061ee:	e043      	b.n	8006278 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	ee07 3a90 	vmov	s15, r3
 80061f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006338 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80061fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006202:	4b48      	ldr	r3, [pc, #288]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800620a:	ee07 3a90 	vmov	s15, r3
 800620e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006212:	ed97 6a03 	vldr	s12, [r7, #12]
 8006216:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800632c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800621a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800621e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800622a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800622e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006232:	e021      	b.n	8006278 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	ee07 3a90 	vmov	s15, r3
 800623a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800623e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006334 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006246:	4b37      	ldr	r3, [pc, #220]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800624a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800624e:	ee07 3a90 	vmov	s15, r3
 8006252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006256:	ed97 6a03 	vldr	s12, [r7, #12]
 800625a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800632c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800625e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006266:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800626a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800626e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006272:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006276:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006278:	4b2a      	ldr	r3, [pc, #168]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800627a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627c:	0a5b      	lsrs	r3, r3, #9
 800627e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006282:	ee07 3a90 	vmov	s15, r3
 8006286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800628a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800628e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006292:	edd7 6a07 	vldr	s13, [r7, #28]
 8006296:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800629a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800629e:	ee17 2a90 	vmov	r2, s15
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80062a6:	4b1f      	ldr	r3, [pc, #124]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062aa:	0c1b      	lsrs	r3, r3, #16
 80062ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062b0:	ee07 3a90 	vmov	s15, r3
 80062b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80062c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062cc:	ee17 2a90 	vmov	r2, s15
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80062d4:	4b13      	ldr	r3, [pc, #76]	@ (8006324 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d8:	0e1b      	lsrs	r3, r3, #24
 80062da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062de:	ee07 3a90 	vmov	s15, r3
 80062e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80062f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062fa:	ee17 2a90 	vmov	r2, s15
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006302:	e008      	b.n	8006316 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	609a      	str	r2, [r3, #8]
}
 8006316:	bf00      	nop
 8006318:	3724      	adds	r7, #36	@ 0x24
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	58024400 	.word	0x58024400
 8006328:	03d09000 	.word	0x03d09000
 800632c:	46000000 	.word	0x46000000
 8006330:	4c742400 	.word	0x4c742400
 8006334:	4a742400 	.word	0x4a742400
 8006338:	4bbebc20 	.word	0x4bbebc20

0800633c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800633c:	b480      	push	{r7}
 800633e:	b089      	sub	sp, #36	@ 0x24
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006344:	4ba1      	ldr	r3, [pc, #644]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006348:	f003 0303 	and.w	r3, r3, #3
 800634c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800634e:	4b9f      	ldr	r3, [pc, #636]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006352:	0d1b      	lsrs	r3, r3, #20
 8006354:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006358:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800635a:	4b9c      	ldr	r3, [pc, #624]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800635c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800635e:	0a1b      	lsrs	r3, r3, #8
 8006360:	f003 0301 	and.w	r3, r3, #1
 8006364:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006366:	4b99      	ldr	r3, [pc, #612]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800636a:	08db      	lsrs	r3, r3, #3
 800636c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006370:	693a      	ldr	r2, [r7, #16]
 8006372:	fb02 f303 	mul.w	r3, r2, r3
 8006376:	ee07 3a90 	vmov	s15, r3
 800637a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800637e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	2b00      	cmp	r3, #0
 8006386:	f000 8111 	beq.w	80065ac <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	2b02      	cmp	r3, #2
 800638e:	f000 8083 	beq.w	8006498 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006392:	69bb      	ldr	r3, [r7, #24]
 8006394:	2b02      	cmp	r3, #2
 8006396:	f200 80a1 	bhi.w	80064dc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d003      	beq.n	80063a8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d056      	beq.n	8006454 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80063a6:	e099      	b.n	80064dc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063a8:	4b88      	ldr	r3, [pc, #544]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0320 	and.w	r3, r3, #32
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d02d      	beq.n	8006410 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063b4:	4b85      	ldr	r3, [pc, #532]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	08db      	lsrs	r3, r3, #3
 80063ba:	f003 0303 	and.w	r3, r3, #3
 80063be:	4a84      	ldr	r2, [pc, #528]	@ (80065d0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80063c0:	fa22 f303 	lsr.w	r3, r2, r3
 80063c4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	ee07 3a90 	vmov	s15, r3
 80063cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	ee07 3a90 	vmov	s15, r3
 80063d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063de:	4b7b      	ldr	r3, [pc, #492]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063e6:	ee07 3a90 	vmov	s15, r3
 80063ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80063f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80065d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80063f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006402:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800640a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800640e:	e087      	b.n	8006520 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	ee07 3a90 	vmov	s15, r3
 8006416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800641a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80065d8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800641e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006422:	4b6a      	ldr	r3, [pc, #424]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800642a:	ee07 3a90 	vmov	s15, r3
 800642e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006432:	ed97 6a03 	vldr	s12, [r7, #12]
 8006436:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80065d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800643a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800643e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006442:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006446:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800644a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800644e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006452:	e065      	b.n	8006520 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	ee07 3a90 	vmov	s15, r3
 800645a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800645e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80065dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006462:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006466:	4b59      	ldr	r3, [pc, #356]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800646e:	ee07 3a90 	vmov	s15, r3
 8006472:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006476:	ed97 6a03 	vldr	s12, [r7, #12]
 800647a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80065d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800647e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006482:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006486:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800648a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800648e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006492:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006496:	e043      	b.n	8006520 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	ee07 3a90 	vmov	s15, r3
 800649e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80065e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80064a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064aa:	4b48      	ldr	r3, [pc, #288]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064b2:	ee07 3a90 	vmov	s15, r3
 80064b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80064be:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80065d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80064c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064da:	e021      	b.n	8006520 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	ee07 3a90 	vmov	s15, r3
 80064e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80065dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80064ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064ee:	4b37      	ldr	r3, [pc, #220]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064f6:	ee07 3a90 	vmov	s15, r3
 80064fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006502:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80065d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006506:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800650a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800650e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006512:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800651a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800651e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006520:	4b2a      	ldr	r3, [pc, #168]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006524:	0a5b      	lsrs	r3, r3, #9
 8006526:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800652a:	ee07 3a90 	vmov	s15, r3
 800652e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006532:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006536:	ee37 7a87 	vadd.f32	s14, s15, s14
 800653a:	edd7 6a07 	vldr	s13, [r7, #28]
 800653e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006542:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006546:	ee17 2a90 	vmov	r2, s15
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800654e:	4b1f      	ldr	r3, [pc, #124]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006552:	0c1b      	lsrs	r3, r3, #16
 8006554:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006558:	ee07 3a90 	vmov	s15, r3
 800655c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006560:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006564:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006568:	edd7 6a07 	vldr	s13, [r7, #28]
 800656c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006570:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006574:	ee17 2a90 	vmov	r2, s15
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800657c:	4b13      	ldr	r3, [pc, #76]	@ (80065cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800657e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006580:	0e1b      	lsrs	r3, r3, #24
 8006582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006586:	ee07 3a90 	vmov	s15, r3
 800658a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800658e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006592:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006596:	edd7 6a07 	vldr	s13, [r7, #28]
 800659a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800659e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065a2:	ee17 2a90 	vmov	r2, s15
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80065aa:	e008      	b.n	80065be <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	609a      	str	r2, [r3, #8]
}
 80065be:	bf00      	nop
 80065c0:	3724      	adds	r7, #36	@ 0x24
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	58024400 	.word	0x58024400
 80065d0:	03d09000 	.word	0x03d09000
 80065d4:	46000000 	.word	0x46000000
 80065d8:	4c742400 	.word	0x4c742400
 80065dc:	4a742400 	.word	0x4a742400
 80065e0:	4bbebc20 	.word	0x4bbebc20

080065e4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b089      	sub	sp, #36	@ 0x24
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80065ec:	4ba0      	ldr	r3, [pc, #640]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80065ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f0:	f003 0303 	and.w	r3, r3, #3
 80065f4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80065f6:	4b9e      	ldr	r3, [pc, #632]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80065f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065fa:	091b      	lsrs	r3, r3, #4
 80065fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006600:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006602:	4b9b      	ldr	r3, [pc, #620]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800660c:	4b98      	ldr	r3, [pc, #608]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800660e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006610:	08db      	lsrs	r3, r3, #3
 8006612:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006616:	693a      	ldr	r2, [r7, #16]
 8006618:	fb02 f303 	mul.w	r3, r2, r3
 800661c:	ee07 3a90 	vmov	s15, r3
 8006620:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006624:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 8111 	beq.w	8006852 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	2b02      	cmp	r3, #2
 8006634:	f000 8083 	beq.w	800673e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	2b02      	cmp	r3, #2
 800663c:	f200 80a1 	bhi.w	8006782 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d003      	beq.n	800664e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	2b01      	cmp	r3, #1
 800664a:	d056      	beq.n	80066fa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800664c:	e099      	b.n	8006782 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800664e:	4b88      	ldr	r3, [pc, #544]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f003 0320 	and.w	r3, r3, #32
 8006656:	2b00      	cmp	r3, #0
 8006658:	d02d      	beq.n	80066b6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800665a:	4b85      	ldr	r3, [pc, #532]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	08db      	lsrs	r3, r3, #3
 8006660:	f003 0303 	and.w	r3, r3, #3
 8006664:	4a83      	ldr	r2, [pc, #524]	@ (8006874 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006666:	fa22 f303 	lsr.w	r3, r2, r3
 800666a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	ee07 3a90 	vmov	s15, r3
 8006672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	ee07 3a90 	vmov	s15, r3
 800667c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006680:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006684:	4b7a      	ldr	r3, [pc, #488]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006688:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800668c:	ee07 3a90 	vmov	s15, r3
 8006690:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006694:	ed97 6a03 	vldr	s12, [r7, #12]
 8006698:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8006878 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800669c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066b0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80066b4:	e087      	b.n	80067c6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	ee07 3a90 	vmov	s15, r3
 80066bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066c0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800687c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80066c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066c8:	4b69      	ldr	r3, [pc, #420]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066d0:	ee07 3a90 	vmov	s15, r3
 80066d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80066dc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8006878 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80066e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066f4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066f8:	e065      	b.n	80067c6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	ee07 3a90 	vmov	s15, r3
 8006700:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006704:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8006880 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006708:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800670c:	4b58      	ldr	r3, [pc, #352]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800670e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006714:	ee07 3a90 	vmov	s15, r3
 8006718:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800671c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006720:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8006878 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006724:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006728:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800672c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006730:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006738:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800673c:	e043      	b.n	80067c6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	ee07 3a90 	vmov	s15, r3
 8006744:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006748:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8006884 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800674c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006750:	4b47      	ldr	r3, [pc, #284]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006758:	ee07 3a90 	vmov	s15, r3
 800675c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006760:	ed97 6a03 	vldr	s12, [r7, #12]
 8006764:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8006878 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006768:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800676c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006770:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006774:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800677c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006780:	e021      	b.n	80067c6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	ee07 3a90 	vmov	s15, r3
 8006788:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800678c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800687c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006790:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006794:	4b36      	ldr	r3, [pc, #216]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800679c:	ee07 3a90 	vmov	s15, r3
 80067a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067a4:	ed97 6a03 	vldr	s12, [r7, #12]
 80067a8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006878 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80067ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067c0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067c4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80067c6:	4b2a      	ldr	r3, [pc, #168]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80067c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067ca:	0a5b      	lsrs	r3, r3, #9
 80067cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067d0:	ee07 3a90 	vmov	s15, r3
 80067d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80067e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067ec:	ee17 2a90 	vmov	r2, s15
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80067f4:	4b1e      	ldr	r3, [pc, #120]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80067f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f8:	0c1b      	lsrs	r3, r3, #16
 80067fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067fe:	ee07 3a90 	vmov	s15, r3
 8006802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006806:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800680a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800680e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006812:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006816:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800681a:	ee17 2a90 	vmov	r2, s15
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006822:	4b13      	ldr	r3, [pc, #76]	@ (8006870 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006826:	0e1b      	lsrs	r3, r3, #24
 8006828:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800682c:	ee07 3a90 	vmov	s15, r3
 8006830:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006834:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006838:	ee37 7a87 	vadd.f32	s14, s15, s14
 800683c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006840:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006844:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006848:	ee17 2a90 	vmov	r2, s15
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006850:	e008      	b.n	8006864 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	609a      	str	r2, [r3, #8]
}
 8006864:	bf00      	nop
 8006866:	3724      	adds	r7, #36	@ 0x24
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr
 8006870:	58024400 	.word	0x58024400
 8006874:	03d09000 	.word	0x03d09000
 8006878:	46000000 	.word	0x46000000
 800687c:	4c742400 	.word	0x4c742400
 8006880:	4a742400 	.word	0x4a742400
 8006884:	4bbebc20 	.word	0x4bbebc20

08006888 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006892:	2300      	movs	r3, #0
 8006894:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006896:	4b53      	ldr	r3, [pc, #332]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 8006898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800689a:	f003 0303 	and.w	r3, r3, #3
 800689e:	2b03      	cmp	r3, #3
 80068a0:	d101      	bne.n	80068a6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e099      	b.n	80069da <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80068a6:	4b4f      	ldr	r3, [pc, #316]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a4e      	ldr	r2, [pc, #312]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 80068ac:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80068b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068b2:	f7fa fb4f 	bl	8000f54 <HAL_GetTick>
 80068b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80068b8:	e008      	b.n	80068cc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80068ba:	f7fa fb4b 	bl	8000f54 <HAL_GetTick>
 80068be:	4602      	mov	r2, r0
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	1ad3      	subs	r3, r2, r3
 80068c4:	2b02      	cmp	r3, #2
 80068c6:	d901      	bls.n	80068cc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80068c8:	2303      	movs	r3, #3
 80068ca:	e086      	b.n	80069da <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80068cc:	4b45      	ldr	r3, [pc, #276]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d1f0      	bne.n	80068ba <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80068d8:	4b42      	ldr	r3, [pc, #264]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 80068da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068dc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	031b      	lsls	r3, r3, #12
 80068e6:	493f      	ldr	r1, [pc, #252]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 80068e8:	4313      	orrs	r3, r2
 80068ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	3b01      	subs	r3, #1
 80068f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	3b01      	subs	r3, #1
 80068fc:	025b      	lsls	r3, r3, #9
 80068fe:	b29b      	uxth	r3, r3
 8006900:	431a      	orrs	r2, r3
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	68db      	ldr	r3, [r3, #12]
 8006906:	3b01      	subs	r3, #1
 8006908:	041b      	lsls	r3, r3, #16
 800690a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	691b      	ldr	r3, [r3, #16]
 8006914:	3b01      	subs	r3, #1
 8006916:	061b      	lsls	r3, r3, #24
 8006918:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800691c:	4931      	ldr	r1, [pc, #196]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 800691e:	4313      	orrs	r3, r2
 8006920:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006922:	4b30      	ldr	r3, [pc, #192]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 8006924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006926:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	695b      	ldr	r3, [r3, #20]
 800692e:	492d      	ldr	r1, [pc, #180]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 8006930:	4313      	orrs	r3, r2
 8006932:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006934:	4b2b      	ldr	r3, [pc, #172]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 8006936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006938:	f023 0220 	bic.w	r2, r3, #32
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	4928      	ldr	r1, [pc, #160]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 8006942:	4313      	orrs	r3, r2
 8006944:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006946:	4b27      	ldr	r3, [pc, #156]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 8006948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694a:	4a26      	ldr	r2, [pc, #152]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 800694c:	f023 0310 	bic.w	r3, r3, #16
 8006950:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006952:	4b24      	ldr	r3, [pc, #144]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 8006954:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006956:	4b24      	ldr	r3, [pc, #144]	@ (80069e8 <RCCEx_PLL2_Config+0x160>)
 8006958:	4013      	ands	r3, r2
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	69d2      	ldr	r2, [r2, #28]
 800695e:	00d2      	lsls	r2, r2, #3
 8006960:	4920      	ldr	r1, [pc, #128]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 8006962:	4313      	orrs	r3, r2
 8006964:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006966:	4b1f      	ldr	r3, [pc, #124]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 8006968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696a:	4a1e      	ldr	r2, [pc, #120]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 800696c:	f043 0310 	orr.w	r3, r3, #16
 8006970:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d106      	bne.n	8006986 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006978:	4b1a      	ldr	r3, [pc, #104]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 800697a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800697c:	4a19      	ldr	r2, [pc, #100]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 800697e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006982:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006984:	e00f      	b.n	80069a6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	2b01      	cmp	r3, #1
 800698a:	d106      	bne.n	800699a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800698c:	4b15      	ldr	r3, [pc, #84]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 800698e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006990:	4a14      	ldr	r2, [pc, #80]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 8006992:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006996:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006998:	e005      	b.n	80069a6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800699a:	4b12      	ldr	r3, [pc, #72]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 800699c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699e:	4a11      	ldr	r2, [pc, #68]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 80069a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80069a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80069a6:	4b0f      	ldr	r3, [pc, #60]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a0e      	ldr	r2, [pc, #56]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 80069ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80069b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069b2:	f7fa facf 	bl	8000f54 <HAL_GetTick>
 80069b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80069b8:	e008      	b.n	80069cc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80069ba:	f7fa facb 	bl	8000f54 <HAL_GetTick>
 80069be:	4602      	mov	r2, r0
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	d901      	bls.n	80069cc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80069c8:	2303      	movs	r3, #3
 80069ca:	e006      	b.n	80069da <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80069cc:	4b05      	ldr	r3, [pc, #20]	@ (80069e4 <RCCEx_PLL2_Config+0x15c>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d0f0      	beq.n	80069ba <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3710      	adds	r7, #16
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	58024400 	.word	0x58024400
 80069e8:	ffff0007 	.word	0xffff0007

080069ec <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80069f6:	2300      	movs	r3, #0
 80069f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80069fa:	4b53      	ldr	r3, [pc, #332]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 80069fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069fe:	f003 0303 	and.w	r3, r3, #3
 8006a02:	2b03      	cmp	r3, #3
 8006a04:	d101      	bne.n	8006a0a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e099      	b.n	8006b3e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006a0a:	4b4f      	ldr	r3, [pc, #316]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a4e      	ldr	r2, [pc, #312]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006a10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a16:	f7fa fa9d 	bl	8000f54 <HAL_GetTick>
 8006a1a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006a1c:	e008      	b.n	8006a30 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006a1e:	f7fa fa99 	bl	8000f54 <HAL_GetTick>
 8006a22:	4602      	mov	r2, r0
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d901      	bls.n	8006a30 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	e086      	b.n	8006b3e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006a30:	4b45      	ldr	r3, [pc, #276]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d1f0      	bne.n	8006a1e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006a3c:	4b42      	ldr	r3, [pc, #264]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a40:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	051b      	lsls	r3, r3, #20
 8006a4a:	493f      	ldr	r1, [pc, #252]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	3b01      	subs	r3, #1
 8006a56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	025b      	lsls	r3, r3, #9
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	431a      	orrs	r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	041b      	lsls	r3, r3, #16
 8006a6e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006a72:	431a      	orrs	r2, r3
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	3b01      	subs	r3, #1
 8006a7a:	061b      	lsls	r3, r3, #24
 8006a7c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006a80:	4931      	ldr	r1, [pc, #196]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006a82:	4313      	orrs	r3, r2
 8006a84:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006a86:	4b30      	ldr	r3, [pc, #192]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	492d      	ldr	r1, [pc, #180]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006a94:	4313      	orrs	r3, r2
 8006a96:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006a98:	4b2b      	ldr	r3, [pc, #172]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a9c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	699b      	ldr	r3, [r3, #24]
 8006aa4:	4928      	ldr	r1, [pc, #160]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006aaa:	4b27      	ldr	r3, [pc, #156]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aae:	4a26      	ldr	r2, [pc, #152]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006ab0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ab4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006ab6:	4b24      	ldr	r3, [pc, #144]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006ab8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006aba:	4b24      	ldr	r3, [pc, #144]	@ (8006b4c <RCCEx_PLL3_Config+0x160>)
 8006abc:	4013      	ands	r3, r2
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	69d2      	ldr	r2, [r2, #28]
 8006ac2:	00d2      	lsls	r2, r2, #3
 8006ac4:	4920      	ldr	r1, [pc, #128]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006aca:	4b1f      	ldr	r3, [pc, #124]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ace:	4a1e      	ldr	r2, [pc, #120]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006ad0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ad4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d106      	bne.n	8006aea <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006adc:	4b1a      	ldr	r3, [pc, #104]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae0:	4a19      	ldr	r2, [pc, #100]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006ae2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006ae6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ae8:	e00f      	b.n	8006b0a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d106      	bne.n	8006afe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006af0:	4b15      	ldr	r3, [pc, #84]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af4:	4a14      	ldr	r2, [pc, #80]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006af6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006afa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006afc:	e005      	b.n	8006b0a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006afe:	4b12      	ldr	r3, [pc, #72]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b02:	4a11      	ldr	r2, [pc, #68]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006b04:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b08:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a0e      	ldr	r2, [pc, #56]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006b10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b16:	f7fa fa1d 	bl	8000f54 <HAL_GetTick>
 8006b1a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006b1c:	e008      	b.n	8006b30 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006b1e:	f7fa fa19 	bl	8000f54 <HAL_GetTick>
 8006b22:	4602      	mov	r2, r0
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	2b02      	cmp	r3, #2
 8006b2a:	d901      	bls.n	8006b30 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	e006      	b.n	8006b3e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006b30:	4b05      	ldr	r3, [pc, #20]	@ (8006b48 <RCCEx_PLL3_Config+0x15c>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d0f0      	beq.n	8006b1e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3710      	adds	r7, #16
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	58024400 	.word	0x58024400
 8006b4c:	ffff0007 	.word	0xffff0007

08006b50 <memset>:
 8006b50:	4402      	add	r2, r0
 8006b52:	4603      	mov	r3, r0
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d100      	bne.n	8006b5a <memset+0xa>
 8006b58:	4770      	bx	lr
 8006b5a:	f803 1b01 	strb.w	r1, [r3], #1
 8006b5e:	e7f9      	b.n	8006b54 <memset+0x4>

08006b60 <__libc_init_array>:
 8006b60:	b570      	push	{r4, r5, r6, lr}
 8006b62:	4d0d      	ldr	r5, [pc, #52]	@ (8006b98 <__libc_init_array+0x38>)
 8006b64:	4c0d      	ldr	r4, [pc, #52]	@ (8006b9c <__libc_init_array+0x3c>)
 8006b66:	1b64      	subs	r4, r4, r5
 8006b68:	10a4      	asrs	r4, r4, #2
 8006b6a:	2600      	movs	r6, #0
 8006b6c:	42a6      	cmp	r6, r4
 8006b6e:	d109      	bne.n	8006b84 <__libc_init_array+0x24>
 8006b70:	4d0b      	ldr	r5, [pc, #44]	@ (8006ba0 <__libc_init_array+0x40>)
 8006b72:	4c0c      	ldr	r4, [pc, #48]	@ (8006ba4 <__libc_init_array+0x44>)
 8006b74:	f000 f818 	bl	8006ba8 <_init>
 8006b78:	1b64      	subs	r4, r4, r5
 8006b7a:	10a4      	asrs	r4, r4, #2
 8006b7c:	2600      	movs	r6, #0
 8006b7e:	42a6      	cmp	r6, r4
 8006b80:	d105      	bne.n	8006b8e <__libc_init_array+0x2e>
 8006b82:	bd70      	pop	{r4, r5, r6, pc}
 8006b84:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b88:	4798      	blx	r3
 8006b8a:	3601      	adds	r6, #1
 8006b8c:	e7ee      	b.n	8006b6c <__libc_init_array+0xc>
 8006b8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b92:	4798      	blx	r3
 8006b94:	3601      	adds	r6, #1
 8006b96:	e7f2      	b.n	8006b7e <__libc_init_array+0x1e>
 8006b98:	08006bd8 	.word	0x08006bd8
 8006b9c:	08006bd8 	.word	0x08006bd8
 8006ba0:	08006bd8 	.word	0x08006bd8
 8006ba4:	08006bdc 	.word	0x08006bdc

08006ba8 <_init>:
 8006ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006baa:	bf00      	nop
 8006bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bae:	bc08      	pop	{r3}
 8006bb0:	469e      	mov	lr, r3
 8006bb2:	4770      	bx	lr

08006bb4 <_fini>:
 8006bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bb6:	bf00      	nop
 8006bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bba:	bc08      	pop	{r3}
 8006bbc:	469e      	mov	lr, r3
 8006bbe:	4770      	bx	lr
