[INFO]: Run Directory: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running linter (Verilator) (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/synthesis/linter.log)...
[INFO]: 0 errors found by linter
[WARNING]: 9 warnings found by linter
[INFO]: Running Synthesis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/synthesis/2-sta.log)...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 988.54 and height 476.0.
[INFO]: Running IO Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/floorplan/4-place_io.log)...
[INFO]: Performing Manual Macro Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/placement/5-macro_placement.log)...
[INFO]: Running Tap/Decap Insertion (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/floorplan/6-tap.log)...
[INFO]: Power planning with power {vccd1 vdda1} and ground {vssd1 vssa1}...
[INFO]: Generating PDN (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/floorplan/7-pdn.log)...
[INFO]: Running Global Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/placement/8-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/placement/9-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/placement/10-resizer.log)...
[INFO]: Running Detailed Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/placement/11-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/placement/12-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/cts/13-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/cts/14-cts_sta.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/cts/15-resizer.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/routing/16-resizer_design.log)...
[ERROR]: during executing openroad script /openlane/scripts/openroad/resizer_routing_design.tcl
[ERROR]: Log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/logs/routing/16-resizer_design.log
[ERROR]: Last 10 lines:
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0019] Found 0 clock nets.
[WARNING GRT-0035] Pin core_flat/SEL2 is outside die area.
[WARNING GRT-0035] Pin core_flat/AIN2 is outside die area.
[WARNING GRT-0035] Pin core_flat/DIGITALIN2 is outside die area.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[ERROR GRT-0039] Found pin SEL2 outside die area in instance core_flat.
Error: resizer_routing_design.tcl, 46 GRT-0039
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/issue_reproducible' if you're going to submit an issue.
[ERROR]: Step 16 (routing) failed with error:
-code 1 -level 0 -errorcode NONE -errorinfo {
    while executing
"throw_error"
    (procedure "run_tcl_script" line 219)
    invoked from within
"run_tcl_script -tool openroad -no_consume {*}$args"
    (procedure "run_openroad_script" line 2)
    invoked from within
"run_openroad_script $::env(SCRIPTS_DIR)/openroad/resizer_routing_design.tcl -indexed_log $log -save "dir=$::env(routing_tmpfiles),def,sdc,odb,netlist,..."
    (procedure "run_resizer_design_routing" line 9)
    invoked from within
"run_resizer_design_routing"
    (procedure "run_routing" line 8)
    invoked from within
"run_routing"
    (procedure "run_routing_step" line 7)
    invoked from within
"run_routing_step"} -errorline 1
[INFO]: Saving current set of views in '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/results/final'...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/reports/manufacturability.rpt'.
[INFO]: Created metrics report at '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_03_20_27/reports/metrics.csv'.
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
[INFO]: The failure may have been because of the following warnings:
