Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  Segment_7.vo
Sim SDF file          :  Segment_7__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Segment_7_run_msim_gate_verilog.do already exists - backing up current file as Segment_7_run_msim_gate_verilog.do.bak4
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do Segment_7_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {Segment_7.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 22:35:05 on Mar 28,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Segment_7.vo 
ModelSim-Altera Info: # -- Compiling module Segment_7
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	Segment_7
ModelSim-Altera Info: # End time: 22:35:05 on Mar 28,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0328_Hw/Segment_7 {C:/FPGA/0328_Hw/Segment_7/Segment_7_tb.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 22:35:05 on Mar 28,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/0328_Hw/Segment_7" C:/FPGA/0328_Hw/Segment_7/Segment_7_tb.v 
ModelSim-Altera Info: # -- Compiling module Segment_7_tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	Segment_7_tb
ModelSim-Altera Info: # End time: 22:35:05 on Mar 28,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  Segment_7_tb
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" Segment_7_tb 
ModelSim-Altera Info: # Start time: 22:35:05 on Mar 28,2022
ModelSim-Altera Info: # Loading work.Segment_7_tb
ModelSim-Altera Info: # Loading work.Segment_7
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run 250 us
ModelSim-Altera Info: # ** Note: $stop    : C:/FPGA/0328_Hw/Segment_7/Segment_7_tb.v(21)
ModelSim-Altera Info: #    Time: 250 us  Iteration: 0  Instance: /Segment_7_tb
ModelSim-Altera Info: # Break in Module Segment_7_tb at C:/FPGA/0328_Hw/Segment_7/Segment_7_tb.v line 21
ModelSim-Altera Info: # End time: 22:35:46 on Mar 28,2022, Elapsed time: 0:00:41
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
