INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado Projects/ECGR 5146/Lab4_RippleCarryAdder/Lab4_RippleCarryAdder.srcs/sources_1/new/fullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado Projects/ECGR 5146/Lab4_RippleCarryAdder/Lab4_RippleCarryAdder.srcs/sources_1/new/halfAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'halfAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado Projects/ECGR 5146/Lab4_RippleCarryAdder/Lab4_RippleCarryAdder.srcs/sources_1/new/rippleCarryAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rippleCarryAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado Projects/ECGR 5146/Lab4_RippleCarryAdder/Lab4_RippleCarryAdder.srcs/sim_1/new/rippleCarryAdderTestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rippleCarryAdderTestbench'
