Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 12 16:50:59 2025
| Host         : Akshay running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 164 register/latch pins with no clock driven by root clock pin: clk_6p25M_gen/slow_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 460 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.491        0.000                      0                 1227        0.100        0.000                      0                 1227        4.500        0.000                       0                   537  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.491        0.000                      0                 1170        0.100        0.000                      0                 1170        4.500        0.000                       0                   537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.836        0.000                      0                   57        2.057        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.580ns (8.121%)  route 6.562ns (91.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.766    11.301    deb_C/reset_trigger_p
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124    11.425 r  deb_C/JB_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.796    12.221    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/OPMODE[0]
    SLICE_X32Y61         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.432    14.773    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X32Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.712    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.580ns (8.121%)  route 6.562ns (91.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.766    11.301    deb_C/reset_trigger_p
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124    11.425 r  deb_C/JB_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.796    12.221    mouse_inst/i_mouse_ctl/OPMODE[0]
    SLICE_X32Y61         FDRE                                         r  mouse_inst/i_mouse_ctl/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.432    14.773    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  mouse_inst/i_mouse_ctl/write_data_reg/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X32Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.712    mouse_inst/i_mouse_ctl/write_data_reg
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 quadratic_inst/digit_b_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/coeff_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 3.253ns (44.467%)  route 4.063ns (55.533%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.545     5.066    quadratic_inst/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  quadratic_inst/digit_b_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.478     5.544 r  quadratic_inst/digit_b_reg[2][3]/Q
                         net (fo=6, routed)           0.920     6.464    quadratic_inst/digit_b_reg[2]_3[3]
    SLICE_X36Y24         LUT3 (Prop_lut3_I1_O)        0.301     6.765 r  quadratic_inst/coeff_b[9]_i_15/O
                         net (fo=1, routed)           0.000     6.765    quadratic_inst/coeff_b[9]_i_15_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.345 r  quadratic_inst/coeff_b_reg[9]_i_9/O[2]
                         net (fo=2, routed)           0.612     7.957    quadratic_inst/coeff_b_reg[9]_i_9_n_5
    SLICE_X37Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     8.520 r  quadratic_inst/coeff_b_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.529    quadratic_inst/coeff_b_reg[8]_i_5_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  quadratic_inst/coeff_b_reg[9]_i_7/O[0]
                         net (fo=1, routed)           0.676     9.427    quadratic_inst_n_35
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554     9.981 f  coeff_b_reg[8]_i_2/O[3]
                         net (fo=2, routed)           0.801    10.782    quadratic_inst/coeff_b2[6]
    SLICE_X46Y23         LUT6 (Prop_lut6_I0_O)        0.307    11.089 r  quadratic_inst/coeff_b[9]_i_4/O
                         net (fo=2, routed)           0.477    11.566    quadratic_inst/coeff_b[9]_i_4_n_0
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.690 r  quadratic_inst/coeff_b[10]_i_4/O
                         net (fo=1, routed)           0.568    12.258    quadratic_inst/coeff_b[10]_i_4_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.124    12.382 r  quadratic_inst/coeff_b[10]_i_2/O
                         net (fo=1, routed)           0.000    12.382    quadratic_inst/coeff_b[10]_i_2_n_0
    SLICE_X49Y23         FDRE                                         r  quadratic_inst/coeff_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.436    14.777    quadratic_inst/clk_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  quadratic_inst/coeff_b_reg[10]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X49Y23         FDRE (Setup_fdre_C_D)        0.029    15.031    quadratic_inst/coeff_b_reg[10]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 0.580ns (8.443%)  route 6.290ns (91.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.766    11.301    deb_C/reset_trigger_p
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124    11.425 r  deb_C/JB_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.524    11.949    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/OPMODE[0]
    SLICE_X31Y62         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.772    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.711    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 0.580ns (8.443%)  route 6.290ns (91.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.766    11.301    deb_C/reset_trigger_p
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124    11.425 r  deb_C/JB_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.524    11.949    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/OPMODE[0]
    SLICE_X31Y62         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.772    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.711    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 0.580ns (8.443%)  route 6.290ns (91.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.766    11.301    deb_C/reset_trigger_p
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124    11.425 r  deb_C/JB_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.524    11.949    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/OPMODE[0]
    SLICE_X31Y62         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.772    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.711    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 0.580ns (8.443%)  route 6.290ns (91.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.766    11.301    deb_C/reset_trigger_p
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124    11.425 r  deb_C/JB_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.524    11.949    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/OPMODE[0]
    SLICE_X31Y62         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.772    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X31Y62         FDRE (Setup_fdre_C_CE)      -0.205    14.711    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 quadratic_inst/digit_a_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quadratic_inst/coeff_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 3.299ns (46.566%)  route 3.786ns (53.434%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.548     5.069    quadratic_inst/clk_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  quadratic_inst/digit_a_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 r  quadratic_inst/digit_a_reg[2][3]/Q
                         net (fo=6, routed)           0.650     6.138    quadratic_inst/digit_a_reg[2]_0[3]
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.299     6.437 r  quadratic_inst/coeff_a[9]_i_15/O
                         net (fo=1, routed)           0.000     6.437    quadratic_inst/coeff_a[9]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.984 r  quadratic_inst/coeff_a_reg[9]_i_8/O[2]
                         net (fo=2, routed)           0.504     7.488    quadratic_inst/coeff_a_reg[9]_i_8_n_5
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.302     7.790 r  quadratic_inst/coeff_a[5]_i_10/O
                         net (fo=1, routed)           0.000     7.790    quadratic_inst/coeff_a[5]_i_10_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.191 r  quadratic_inst/coeff_a_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.191    quadratic_inst/coeff_a_reg[5]_i_6_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.413 r  quadratic_inst/coeff_a_reg[9]_i_6/O[0]
                         net (fo=1, routed)           0.450     8.863    quadratic_inst_n_25
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554     9.417 f  coeff_a_reg[5]_i_3/O[3]
                         net (fo=2, routed)           1.068    10.485    quadratic_inst/coeff_a2[6]
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.307    10.792 r  quadratic_inst/coeff_a[9]_i_3/O
                         net (fo=2, routed)           0.652    11.444    quadratic_inst/coeff_a[9]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.568 r  quadratic_inst/coeff_a[10]_i_5/O
                         net (fo=1, routed)           0.462    12.030    quadratic_inst/coeff_a[10]_i_5_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I1_O)        0.124    12.154 r  quadratic_inst/coeff_a[10]_i_2/O
                         net (fo=1, routed)           0.000    12.154    quadratic_inst/p_1_in[10]
    SLICE_X51Y28         FDRE                                         r  quadratic_inst/coeff_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.440    14.781    quadratic_inst/clk_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  quadratic_inst/coeff_a_reg[10]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.029    15.035    quadratic_inst/coeff_a_reg[10]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.580ns (8.631%)  route 6.140ns (91.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.766    11.301    deb_C/reset_trigger_p
    SLICE_X28Y62         LUT1 (Prop_lut1_I0_O)        0.124    11.425 r  deb_C/JB_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.374    11.799    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/OPMODE[0]
    SLICE_X31Y63         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.430    14.771    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X31Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.710    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 0.580ns (8.722%)  route 6.070ns (91.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.558    11.093    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.217 r  mouse_inst/i_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.512    11.729    mouse_inst/i_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X31Y61         FDRE                                         r  mouse_inst/i_mouse_ctl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.432    14.773    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  mouse_inst/i_mouse_ctl/tx_data_reg[0]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X31Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.712    mouse_inst/i_mouse_ctl/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  2.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 deb_L/tick_1ms_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_L/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.092%)  route 0.267ns (58.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.557     1.440    deb_L/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  deb_L/tick_1ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  deb_L/tick_1ms_reg/Q
                         net (fo=5, routed)           0.267     1.848    deb_L/tick_1ms
    SLICE_X36Y17         LUT3 (Prop_lut3_I1_O)        0.045     1.893 r  deb_L/pb_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.893    deb_L/pb_out_i_1__2_n_0
    SLICE_X36Y17         FDRE                                         r  deb_L/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.824     1.951    deb_L/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  deb_L/pb_out_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.091     1.793    deb_L/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk_6p25M_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25M_gen/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.447    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_6p25M_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25M_gen/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25M_gen/COUNT_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25M_gen/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25M_gen/COUNT_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk_6p25M_gen/COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    clk_6p25M_gen/COUNT_reg[20]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  clk_6p25M_gen/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.830     1.958    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk_6p25M_gen/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25M_gen/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk_6p25M_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25M_gen/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.447    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_6p25M_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25M_gen/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25M_gen/COUNT_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25M_gen/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25M_gen/COUNT_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk_6p25M_gen/COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    clk_6p25M_gen/COUNT_reg[20]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  clk_6p25M_gen/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.830     1.958    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk_6p25M_gen/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25M_gen/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_6p25M_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25M_gen/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.447    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_6p25M_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25M_gen/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25M_gen/COUNT_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25M_gen/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25M_gen/COUNT_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk_6p25M_gen/COUNT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    clk_6p25M_gen/COUNT_reg[20]_i_1_n_6
    SLICE_X31Y50         FDRE                                         r  clk_6p25M_gen/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.830     1.958    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk_6p25M_gen/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25M_gen/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_6p25M_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25M_gen/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.447    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_6p25M_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25M_gen/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25M_gen/COUNT_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25M_gen/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25M_gen/COUNT_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clk_6p25M_gen/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    clk_6p25M_gen/COUNT_reg[20]_i_1_n_4
    SLICE_X31Y50         FDRE                                         r  clk_6p25M_gen/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.830     1.958    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk_6p25M_gen/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25M_gen/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk_6p25M_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25M_gen/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.447    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_6p25M_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25M_gen/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25M_gen/COUNT_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25M_gen/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25M_gen/COUNT_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk_6p25M_gen/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk_6p25M_gen/COUNT_reg[20]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  clk_6p25M_gen/COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    clk_6p25M_gen/COUNT_reg[24]_i_1_n_7
    SLICE_X31Y51         FDRE                                         r  clk_6p25M_gen/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.830     1.958    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clk_6p25M_gen/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25M_gen/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mouse_inst/i_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.557     1.440    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y64         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.070     1.652    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/data_inter
    SLICE_X28Y64         LUT4 (Prop_lut4_I1_O)        0.045     1.697 r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.697    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X28Y64         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.826     1.953    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X28Y64         FDRE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism             -0.500     1.453    
    SLICE_X28Y64         FDRE (Hold_fdre_C_D)         0.092     1.545    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_6p25M_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25M_gen/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.447    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_6p25M_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25M_gen/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25M_gen/COUNT_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25M_gen/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25M_gen/COUNT_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk_6p25M_gen/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk_6p25M_gen/COUNT_reg[20]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  clk_6p25M_gen/COUNT_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    clk_6p25M_gen/COUNT_reg[24]_i_1_n_5
    SLICE_X31Y51         FDRE                                         r  clk_6p25M_gen/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.830     1.958    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clk_6p25M_gen/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25M_gen/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.825%)  route 0.110ns (37.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.557     1.440    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X32Y63         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.110     1.691    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[8]
    SLICE_X30Y63         LUT4 (Prop_lut4_I0_O)        0.045     1.736 r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.736    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1_n_0
    SLICE_X30Y63         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.824     1.952    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y63         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X30Y63         FDCE (Hold_fdce_C_D)         0.121     1.576    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clk_6p25M_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25M_gen/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.447    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_6p25M_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_6p25M_gen/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    clk_6p25M_gen/COUNT_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk_6p25M_gen/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk_6p25M_gen/COUNT_reg[16]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk_6p25M_gen/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk_6p25M_gen/COUNT_reg[20]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  clk_6p25M_gen/COUNT_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    clk_6p25M_gen/COUNT_reg[24]_i_1_n_6
    SLICE_X31Y51         FDRE                                         r  clk_6p25M_gen/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.830     1.958    clk_6p25M_gen/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clk_6p25M_gen/COUNT_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_6p25M_gen/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y20   FSM_sequential_current_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y21   clear_menu_selection_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   clk_6p25M_gen/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clk_6p25M_gen/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clk_6p25M_gen/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   clk_6p25M_gen/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   clk_6p25M_gen/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   clk_6p25M_gen/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   clk_6p25M_gen/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk_6p25M_gen/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_6p25M_gen/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_6p25M_gen/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clk_6p25M_gen/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clk_6p25M_gen/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clk_6p25M_gen/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clk_6p25M_gen/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   clk_6p25M_gen/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   clk_6p25M_gen/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   clk_6p25M_gen/COUNT_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   clear_menu_selection_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   clk_6p25M_gen/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   clk_6p25M_gen/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   clk_6p25M_gen/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   clk_6p25M_gen/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   clk_6p25M_gen/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   clk_6p25M_gen/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   clk_6p25M_gen/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   clk_6p25M_gen/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   clk_6p25M_gen/COUNT_reg[28]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 0.456ns (6.825%)  route 6.226ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         6.226    11.761    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X30Y62         FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.772    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y62         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X30Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.597    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 0.456ns (6.825%)  route 6.226ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         6.226    11.761    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X30Y62         FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.772    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y62         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X30Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.597    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 0.456ns (6.825%)  route 6.226ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         6.226    11.761    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X30Y62         FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.772    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y62         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X30Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.597    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 0.456ns (6.825%)  route 6.226ns (93.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         6.226    11.761    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X30Y62         FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.772    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y62         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X30Y62         FDCE (Recov_fdce_C_CLR)     -0.319    14.597    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.456ns (7.064%)  route 5.999ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.999    11.535    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X28Y62         FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.433    14.774    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X28Y62         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X28Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.513    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.456ns (7.123%)  route 5.946ns (92.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.946    11.481    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X30Y63         FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.430    14.771    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y63         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X30Y63         FDCE (Recov_fdce_C_CLR)     -0.319    14.596    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.456ns (7.123%)  route 5.946ns (92.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.946    11.481    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X30Y63         FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.430    14.771    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y63         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X30Y63         FDCE (Recov_fdce_C_CLR)     -0.319    14.596    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.456ns (7.123%)  route 5.946ns (92.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.946    11.481    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/reset_trigger_p
    SLICE_X30Y63         FDCE                                         f  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.430    14.771    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y63         FDCE                                         r  mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X30Y63         FDCE (Recov_fdce_C_CLR)     -0.319    14.596    mouse_inst/i_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.456ns (7.406%)  route 5.702ns (92.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.702    11.237    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X33Y61         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.432    14.773    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X33Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.456ns (7.406%)  route 5.702ns (92.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.558     5.079    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         5.702    11.237    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X33Y61         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.432    14.773    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X33Y61         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X33Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  3.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.057ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[35]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.141ns (6.237%)  route 2.120ns (93.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.558     1.441    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         2.120     3.702    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X30Y59         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.828     1.956    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X30Y59         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[35]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X30Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.645    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.141ns (6.237%)  route 2.120ns (93.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.558     1.441    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         2.120     3.702    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X31Y59         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.828     1.956    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X31Y59         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[24]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X31Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.620    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.141ns (6.237%)  route 2.120ns (93.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.558     1.441    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         2.120     3.702    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X31Y59         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.828     1.956    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X31Y59         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[25]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X31Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.620    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.141ns (6.237%)  route 2.120ns (93.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.558     1.441    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         2.120     3.702    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X31Y59         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.828     1.956    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X31Y59         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[26]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X31Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.620    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.141ns (6.237%)  route 2.120ns (93.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.558     1.441    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         2.120     3.702    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X31Y59         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.828     1.956    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X31Y59         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[27]/C
                         clock pessimism             -0.244     1.712    
    SLICE_X31Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.620    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.129ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.141ns (6.048%)  route 2.190ns (93.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.558     1.441    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         2.190     3.773    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X30Y60         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.827     1.955    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X30Y60         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[17]/C
                         clock pessimism             -0.244     1.711    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.644    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.129ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.141ns (6.048%)  route 2.190ns (93.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.558     1.441    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         2.190     3.773    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X30Y60         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.827     1.955    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X30Y60         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[18]/C
                         clock pessimism             -0.244     1.711    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.644    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.129ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.141ns (6.048%)  route 2.190ns (93.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.558     1.441    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         2.190     3.773    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X30Y60         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.827     1.955    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X30Y60         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.244     1.711    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.644    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.154ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.141ns (6.048%)  route 2.190ns (93.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.558     1.441    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         2.190     3.773    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X31Y60         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.827     1.955    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X31Y60         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.244     1.711    
    SLICE_X31Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.154ns  (arrival time - required time)
  Source:                 deb_C/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.141ns (6.048%)  route 2.190ns (93.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.558     1.441    deb_C/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  deb_C/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  deb_C/pb_out_reg/Q
                         net (fo=283, routed)         2.190     3.773    mouse_inst/i_mouse_ctl/reset_trigger_p
    SLICE_X31Y60         FDCE                                         f  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.827     1.955    mouse_inst/i_mouse_ctl/clk_IBUF_BUFG
    SLICE_X31Y60         FDCE                                         r  mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[22]/C
                         clock pessimism             -0.244     1.711    
    SLICE_X31Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    mouse_inst/i_mouse_ctl/FSM_onehot_state_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  2.154    





