\BOOKMARK [0][-]{chapter*.1}{Abstract}{}% 1
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 2
\BOOKMARK [1][-]{section.1.1}{Simulation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.2}{Related Work}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.2.1}{Sampling Based Approach}{section.1.2}% 5
\BOOKMARK [2][-]{subsection.1.2.2}{Host Compiled Simulation}{section.1.2}% 6
\BOOKMARK [1][-]{section.1.3}{Focus}{chapter.1}% 7
\BOOKMARK [2][-]{subsection.1.3.1}{Simple Example}{section.1.3}% 8
\BOOKMARK [1][-]{section.1.4}{Thesis Outline}{chapter.1}% 9
\BOOKMARK [0][-]{chapter.2}{Background}{}% 10
\BOOKMARK [1][-]{section.2.1}{Basics of Computer Architecture}{chapter.2}% 11
\BOOKMARK [2][-]{subsection.2.1.1}{Pipeline Execution}{section.2.1}% 12
\BOOKMARK [2][-]{subsection.2.1.2}{Cache Hierarchy}{section.2.1}% 13
\BOOKMARK [2][-]{subsection.2.1.3}{Branch Prediction}{section.2.1}% 14
\BOOKMARK [1][-]{section.2.2}{ARM Cortex A5 Processor}{chapter.2}% 15
\BOOKMARK [2][-]{subsection.2.2.1}{Processor Pipeline}{section.2.2}% 16
\BOOKMARK [2][-]{subsection.2.2.2}{Cache Hierarchy}{section.2.2}% 17
\BOOKMARK [2][-]{subsection.2.2.3}{Branch Prediction Unit}{section.2.2}% 18
\BOOKMARK [1][-]{section.2.3}{Bare Metal Applications on ARM}{chapter.2}% 19
\BOOKMARK [1][-]{section.2.4}{Cross-Compiling using GCC}{chapter.2}% 20
\BOOKMARK [1][-]{section.2.5}{Compiler Optimizations}{chapter.2}% 21
\BOOKMARK [2][-]{subsection.2.5.1}{Partial or Full Loop Unrolling}{section.2.5}% 22
\BOOKMARK [2][-]{subsection.2.5.2}{Conditional Execution}{section.2.5}% 23
\BOOKMARK [2][-]{subsection.2.5.3}{Code Rearrangement}{section.2.5}% 24
\BOOKMARK [1][-]{section.2.6}{Extracting Debug Information from GDB}{chapter.2}% 25
\BOOKMARK [0][-]{chapter.3}{Host Compiled Simulation}{}% 26
\BOOKMARK [1][-]{section.3.1}{Simple Example}{chapter.3}% 27
\BOOKMARK [1][-]{section.3.2}{The Approach}{chapter.3}% 28
\BOOKMARK [1][-]{section.3.3}{Mapping between Source and Binary Code}{chapter.3}% 29
\BOOKMARK [1][-]{section.3.4}{Extracting Debug Information from GDB}{chapter.3}% 30
\BOOKMARK [1][-]{section.3.5}{Data Cache Simulation}{chapter.3}% 31
\BOOKMARK [2][-]{subsection.3.5.1}{Memory Access Reconstruction}{section.3.5}% 32
\BOOKMARK [2][-]{subsection.3.5.2}{Annotation for Data Cache Simulation}{section.3.5}% 33
\BOOKMARK [2][-]{subsection.3.5.3}{Implementation of Cache Simulator}{section.3.5}% 34
\BOOKMARK [1][-]{section.3.6}{Instruction Cache Simulation}{chapter.3}% 35
\BOOKMARK [1][-]{section.3.7}{Annotation for Execution Time in Pipeline}{chapter.3}% 36
\BOOKMARK [1][-]{section.3.8}{Annotation for Branch Prediction}{chapter.3}% 37
\BOOKMARK [0][-]{chapter.4}{Implementation}{}% 38
\BOOKMARK [0][-]{chapter.5}{Results}{}% 39
\BOOKMARK [0][-]{chapter.6}{Conclusion}{}% 40
\BOOKMARK [0][-]{appendix*.8}{List of Figures}{}% 41
\BOOKMARK [0][-]{appendix*.9}{List of Tables}{}% 42
