============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Wed Nov 20 16:09:08 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-001 : GUI based run...
============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Wed Nov 20 16:09:09 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-1002 : start command "open_project uart.al"
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u17
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1168/154 useful/useless nets, 1134/128 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 569 distributor mux.
SYN-1016 : Merged 896 instances.
SYN-1015 : Optimize round 1, 1954 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 392/229 useful/useless nets, 358/583 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 70 instances.
SYN-1015 : Optimize round 2, 673 better
SYN-1014 : Optimize round 3
SYN-1032 : 314/0 useful/useless nets, 280/0 useful/useless insts
SYN-1017 : Remove 10 const input seq instances
SYN-1002 :     my_uart_rx/reg3_b10
SYN-1002 :     my_uart_rx/reg4_b10
SYN-1002 :     my_uart_rx/reg5_b10
SYN-1002 :     my_uart_rx/reg6_b10
SYN-1002 :     my_uart_rx/reg7_b10
SYN-1002 :     my_uart_rx/reg8_b10
SYN-1002 :     my_uart_rx/reg9_b10
SYN-1002 :     my_uart_rx/reg10_b10
SYN-1002 :     my_uart_rx/reg11_b10
SYN-1002 :     my_uart_rx/reg12_b10
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 12 better
SYN-1014 : Optimize round 4
SYN-1032 : 304/0 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          202
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |162    |22     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 315/0 useful/useless nets, 282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 450/0 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 424/0 useful/useless nets, 391/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 476/0 useful/useless nets, 443/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 88 (3.64), #lev = 3 (2.32)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 22 SEQ (352 nodes)...
SYN-4005 : Packed 22 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/210 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |215   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 119 instances, 112 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 969, tnet num: 265, tinst num: 119, tnode num: 1346, tedge num: 1571.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027878s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62596.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 45463.3, overlap = 0
PHY-3002 : Step(2): len = 36435.4, overlap = 0
PHY-3002 : Step(3): len = 30868.3, overlap = 0
PHY-3002 : Step(4): len = 26308.9, overlap = 0
PHY-3002 : Step(5): len = 22945.6, overlap = 0
PHY-3002 : Step(6): len = 20996.5, overlap = 0
PHY-3002 : Step(7): len = 19288.6, overlap = 0
PHY-3002 : Step(8): len = 17778.2, overlap = 0
PHY-3002 : Step(9): len = 16230.3, overlap = 0
PHY-3002 : Step(10): len = 14761.7, overlap = 0
PHY-3002 : Step(11): len = 13514.4, overlap = 0
PHY-3002 : Step(12): len = 12228.4, overlap = 0
PHY-3002 : Step(13): len = 11259, overlap = 0
PHY-3002 : Step(14): len = 10399.2, overlap = 0
PHY-3002 : Step(15): len = 9187, overlap = 0
PHY-3002 : Step(16): len = 8587.8, overlap = 0
PHY-3002 : Step(17): len = 8269.2, overlap = 0
PHY-3002 : Step(18): len = 7529.8, overlap = 0
PHY-3002 : Step(19): len = 7243.6, overlap = 0
PHY-3002 : Step(20): len = 7077.1, overlap = 0
PHY-3002 : Step(21): len = 6587.2, overlap = 0
PHY-3002 : Step(22): len = 6397.2, overlap = 0
PHY-3002 : Step(23): len = 6160.2, overlap = 0
PHY-3002 : Step(24): len = 6110.9, overlap = 0
PHY-3002 : Step(25): len = 5876.6, overlap = 0
PHY-3002 : Step(26): len = 5815.5, overlap = 0
PHY-3002 : Step(27): len = 5610, overlap = 0
PHY-3002 : Step(28): len = 5591.6, overlap = 0
PHY-3002 : Step(29): len = 5591.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005646s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(30): len = 5533.9, overlap = 4.25
PHY-3002 : Step(31): len = 5522.9, overlap = 4.25
PHY-3002 : Step(32): len = 5523.4, overlap = 4.25
PHY-3002 : Step(33): len = 5432.8, overlap = 5.25
PHY-3002 : Step(34): len = 5396.6, overlap = 5.75
PHY-3002 : Step(35): len = 5329.2, overlap = 5.75
PHY-3002 : Step(36): len = 5301.6, overlap = 7
PHY-3002 : Step(37): len = 5312.8, overlap = 10
PHY-3002 : Step(38): len = 5219.3, overlap = 11.75
PHY-3002 : Step(39): len = 5149.4, overlap = 11.25
PHY-3002 : Step(40): len = 5081.7, overlap = 11.25
PHY-3002 : Step(41): len = 5029.2, overlap = 11
PHY-3002 : Step(42): len = 4989.6, overlap = 10.75
PHY-3002 : Step(43): len = 4893.6, overlap = 10.75
PHY-3002 : Step(44): len = 4873.6, overlap = 10.5
PHY-3002 : Step(45): len = 4798.8, overlap = 9.5
PHY-3002 : Step(46): len = 4612.4, overlap = 7.25
PHY-3002 : Step(47): len = 4517.4, overlap = 7
PHY-3002 : Step(48): len = 4402.9, overlap = 5.75
PHY-3002 : Step(49): len = 4373.7, overlap = 2.75
PHY-3002 : Step(50): len = 4188.9, overlap = 7.25
PHY-3002 : Step(51): len = 4111.6, overlap = 12.5
PHY-3002 : Step(52): len = 3986.9, overlap = 12.5
PHY-3002 : Step(53): len = 3856.1, overlap = 12.5
PHY-3002 : Step(54): len = 3773.1, overlap = 11.5
PHY-3002 : Step(55): len = 3623.9, overlap = 11.25
PHY-3002 : Step(56): len = 3600.2, overlap = 11.25
PHY-3002 : Step(57): len = 3561.4, overlap = 11.25
PHY-3002 : Step(58): len = 3559.8, overlap = 11.25
PHY-3002 : Step(59): len = 3576.7, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.62047e-05
PHY-3002 : Step(60): len = 3555, overlap = 16.25
PHY-3002 : Step(61): len = 3673.5, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.24094e-05
PHY-3002 : Step(62): len = 3771.5, overlap = 14.5
PHY-3002 : Step(63): len = 4186.2, overlap = 12.25
PHY-3002 : Step(64): len = 4217, overlap = 11.25
PHY-3002 : Step(65): len = 4251.7, overlap = 10.75
PHY-3002 : Step(66): len = 4335, overlap = 10
PHY-3002 : Step(67): len = 4350.6, overlap = 9
PHY-3002 : Step(68): len = 4334.3, overlap = 9
PHY-3002 : Step(69): len = 4342, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.48189e-05
PHY-3002 : Step(70): len = 4351.8, overlap = 9.75
PHY-3002 : Step(71): len = 4373, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129638
PHY-3002 : Step(72): len = 4427.2, overlap = 8.5
PHY-3002 : Step(73): len = 4538.9, overlap = 5
PHY-3002 : Step(74): len = 4546.2, overlap = 5.25
PHY-3002 : Step(75): len = 4581.4, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016999s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (183.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00258499
PHY-3002 : Step(76): len = 6099.2, overlap = 1.25
PHY-3002 : Step(77): len = 5574.6, overlap = 2.25
PHY-3002 : Step(78): len = 5230.3, overlap = 3.75
PHY-3002 : Step(79): len = 5112.8, overlap = 4
PHY-3002 : Step(80): len = 5042.6, overlap = 4.25
PHY-3002 : Step(81): len = 4964.7, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00516998
PHY-3002 : Step(82): len = 4953.9, overlap = 4
PHY-3002 : Step(83): len = 4918.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.01034
PHY-3002 : Step(84): len = 4920.6, overlap = 4.75
PHY-3002 : Step(85): len = 4918.2, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009852s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6377.8, Over = 0
PHY-3001 : Final: Len = 6377.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015807s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (98.9%)

RUN-1003 : finish command "place" in  1.185623s wall, 1.281250s user + 0.734375s system = 2.015625s CPU (170.0%)

RUN-1004 : used memory is 123 MB, reserved memory is 112 MB, peak memory is 132 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 92 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017350s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.1%)

PHY-1001 : End global routing;  0.106491s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.014582s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 26880, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.175299s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (107.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 26864, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26864
PHY-1001 : End DR Iter 1; 0.009233s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (169.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.068719s wall, 5.375000s user + 0.187500s system = 5.562500s CPU (91.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.293955s wall, 5.593750s user + 0.187500s system = 5.781250s CPU (91.9%)

RUN-1004 : used memory is 221 MB, reserved memory is 213 MB, peak memory is 505 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 121
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 2225
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 382 valid insts, and 5319 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.507620s wall, 3.671875s user + 0.078125s system = 3.750000s CPU (248.7%)

RUN-1004 : used memory is 231 MB, reserved memory is 219 MB, peak memory is 505 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.009043s wall, 1.921875s user + 0.109375s system = 2.031250s CPU (101.1%)

RUN-1004 : used memory is 394 MB, reserved memory is 367 MB, peak memory is 505 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.612080s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 420 MB, reserved memory is 394 MB, peak memory is 505 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.172578s wall, 2.265625s user + 0.156250s system = 2.421875s CPU (26.4%)

RUN-1004 : used memory is 279 MB, reserved memory is 249 MB, peak memory is 505 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(44)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u19
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1148/2 useful/useless nets, 1114/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 12 onehot mux instances.
SYN-1020 : Optimized 557 distributor mux.
SYN-1016 : Merged 887 instances.
SYN-1015 : Optimize round 1, 1669 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 385/225 useful/useless nets, 351/571 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 70 instances.
SYN-1015 : Optimize round 2, 662 better
SYN-1014 : Optimize round 3
SYN-1032 : 306/0 useful/useless nets, 272/0 useful/useless insts
SYN-1017 : Remove 10 const input seq instances
SYN-1002 :     my_uart_rx/reg3_b10
SYN-1002 :     my_uart_rx/reg4_b10
SYN-1002 :     my_uart_rx/reg5_b10
SYN-1002 :     my_uart_rx/reg6_b10
SYN-1002 :     my_uart_rx/reg7_b10
SYN-1002 :     my_uart_rx/reg8_b10
SYN-1002 :     my_uart_rx/reg9_b10
SYN-1002 :     my_uart_rx/reg10_b10
SYN-1002 :     my_uart_rx/reg11_b10
SYN-1002 :     my_uart_rx/reg12_b10
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 12 better
SYN-1014 : Optimize round 4
SYN-1032 : 296/0 useful/useless nets, 262/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          194
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                154
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |154    |22     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 307/0 useful/useless nets, 274/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 442/0 useful/useless nets, 409/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 416/0 useful/useless nets, 383/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 468/0 useful/useless nets, 435/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 86 (3.59), #lev = 3 (2.39)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 88 LUTs, name keeping = 67%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 319/0 useful/useless nets, 286/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 153 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 86 LUT to BLE ...
SYN-4008 : Packed 86 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 113 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (113 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 94 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 180/203 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  114   out of  19600    0.58%
#reg                  153   out of  19600    0.78%
#le                   208
  #lut only            55   out of    208   26.44%
  #reg only            94   out of    208   45.19%
  #lut&reg             59   out of    208   28.37%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |208   |114   |153   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (92 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 117 instances
RUN-1001 : 54 mslices, 54 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 257 nets
RUN-1001 : 178 nets have 2 pins
RUN-1001 : 54 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 115 instances, 108 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 929, tnet num: 255, tinst num: 115, tnode num: 1285, tedge num: 1508.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 255 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 184 clock pins, and constraint 356 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025098s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62878.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(86): len = 42669.7, overlap = 0
PHY-3002 : Step(87): len = 30098.2, overlap = 0
PHY-3002 : Step(88): len = 24332.4, overlap = 0
PHY-3002 : Step(89): len = 21274.8, overlap = 0
PHY-3002 : Step(90): len = 19110.7, overlap = 0
PHY-3002 : Step(91): len = 17494.5, overlap = 0
PHY-3002 : Step(92): len = 16345.9, overlap = 0
PHY-3002 : Step(93): len = 14856.8, overlap = 0
PHY-3002 : Step(94): len = 13647.5, overlap = 0
PHY-3002 : Step(95): len = 12606, overlap = 0
PHY-3002 : Step(96): len = 11338.7, overlap = 0
PHY-3002 : Step(97): len = 10390.2, overlap = 0
PHY-3002 : Step(98): len = 9806.2, overlap = 0
PHY-3002 : Step(99): len = 8640.5, overlap = 0
PHY-3002 : Step(100): len = 8060.7, overlap = 0
PHY-3002 : Step(101): len = 7656.8, overlap = 0
PHY-3002 : Step(102): len = 7031, overlap = 0
PHY-3002 : Step(103): len = 6604, overlap = 0
PHY-3002 : Step(104): len = 6312.9, overlap = 0
PHY-3002 : Step(105): len = 5898.3, overlap = 0
PHY-3002 : Step(106): len = 5684.6, overlap = 0
PHY-3002 : Step(107): len = 5495.6, overlap = 0
PHY-3002 : Step(108): len = 5504.8, overlap = 0
PHY-3002 : Step(109): len = 5308.3, overlap = 0
PHY-3002 : Step(110): len = 4971.3, overlap = 0
PHY-3002 : Step(111): len = 4859.6, overlap = 0
PHY-3002 : Step(112): len = 4794.7, overlap = 0
PHY-3002 : Step(113): len = 4808.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004550s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(114): len = 4642, overlap = 3.75
PHY-3002 : Step(115): len = 4560.6, overlap = 3.75
PHY-3002 : Step(116): len = 4565.7, overlap = 3.75
PHY-3002 : Step(117): len = 4509.4, overlap = 3.75
PHY-3002 : Step(118): len = 4502.1, overlap = 3.75
PHY-3002 : Step(119): len = 4433.3, overlap = 3.75
PHY-3002 : Step(120): len = 4401.9, overlap = 3.75
PHY-3002 : Step(121): len = 4404.2, overlap = 3.75
PHY-3002 : Step(122): len = 4310, overlap = 3.75
PHY-3002 : Step(123): len = 4246.6, overlap = 3.75
PHY-3002 : Step(124): len = 4226.8, overlap = 3.75
PHY-3002 : Step(125): len = 4079.2, overlap = 3.5
PHY-3002 : Step(126): len = 4069.7, overlap = 3.5
PHY-3002 : Step(127): len = 3926.7, overlap = 4.25
PHY-3002 : Step(128): len = 3817.6, overlap = 10.75
PHY-3002 : Step(129): len = 3620.3, overlap = 11
PHY-3002 : Step(130): len = 3562.7, overlap = 11.25
PHY-3002 : Step(131): len = 3444, overlap = 11.25
PHY-3002 : Step(132): len = 3313.6, overlap = 11.25
PHY-3002 : Step(133): len = 3293.9, overlap = 11
PHY-3002 : Step(134): len = 3218.6, overlap = 11
PHY-3002 : Step(135): len = 3191.8, overlap = 11
PHY-3002 : Step(136): len = 3189.9, overlap = 11
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27529e-05
PHY-3002 : Step(137): len = 3189.3, overlap = 17.75
PHY-3002 : Step(138): len = 3216.2, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09798e-05
PHY-3002 : Step(139): len = 3251.7, overlap = 17
PHY-3002 : Step(140): len = 3402.1, overlap = 14.25
PHY-3002 : Step(141): len = 3919.6, overlap = 8.75
PHY-3002 : Step(142): len = 3879.5, overlap = 9
PHY-3002 : Step(143): len = 3942, overlap = 9
PHY-3002 : Step(144): len = 3905.3, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.19596e-05
PHY-3002 : Step(145): len = 3922.6, overlap = 9
PHY-3002 : Step(146): len = 3986.1, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000163919
PHY-3002 : Step(147): len = 3996.3, overlap = 8.25
PHY-3002 : Step(148): len = 4060.1, overlap = 8.25
PHY-3002 : Step(149): len = 4107.6, overlap = 8
PHY-3002 : Step(150): len = 4082.6, overlap = 8
PHY-3002 : Step(151): len = 4076.3, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019743s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (237.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(152): len = 5401.2, overlap = 1.75
PHY-3002 : Step(153): len = 5020.3, overlap = 2.75
PHY-3002 : Step(154): len = 4629.6, overlap = 3.5
PHY-3002 : Step(155): len = 4506.8, overlap = 6
PHY-3002 : Step(156): len = 4532.1, overlap = 7.25
PHY-3002 : Step(157): len = 4377, overlap = 8
PHY-3002 : Step(158): len = 4283.8, overlap = 7
PHY-3002 : Step(159): len = 4224.6, overlap = 7.25
PHY-3002 : Step(160): len = 4111.1, overlap = 9.75
PHY-3002 : Step(161): len = 4032.5, overlap = 10.25
PHY-3002 : Step(162): len = 3817.4, overlap = 11.5
PHY-3002 : Step(163): len = 3781.8, overlap = 11.5
PHY-3002 : Step(164): len = 3757.1, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.11826e-05
PHY-3002 : Step(165): len = 3671, overlap = 11.25
PHY-3002 : Step(166): len = 3700.3, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.23653e-05
PHY-3002 : Step(167): len = 3711.4, overlap = 11.75
PHY-3002 : Step(168): len = 3855.6, overlap = 11
PHY-3002 : Step(169): len = 3877, overlap = 10.5
PHY-3002 : Step(170): len = 3915.4, overlap = 10.25
PHY-3002 : Step(171): len = 3922.8, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007852s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5583.8, Over = 0
PHY-3001 : Final: Len = 5583.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8160, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 8176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016870s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (185.2%)

RUN-1003 : finish command "place" in  1.491028s wall, 1.687500s user + 0.921875s system = 2.609375s CPU (175.0%)

RUN-1004 : used memory is 270 MB, reserved memory is 241 MB, peak memory is 505 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 88 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 117 instances
RUN-1001 : 54 mslices, 54 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 257 nets
RUN-1001 : 178 nets have 2 pins
RUN-1001 : 54 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8160, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 8176, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019931s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (78.4%)

PHY-1001 : End global routing;  0.103999s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (120.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015325s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (203.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 25528, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.176281s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (133.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 25544, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 25544
PHY-1001 : End DR Iter 1; 0.007802s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.495979s wall, 1.312500s user + 0.171875s system = 1.484375s CPU (99.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.711525s wall, 1.515625s user + 0.187500s system = 1.703125s CPU (99.5%)

RUN-1004 : used memory is 274 MB, reserved memory is 252 MB, peak memory is 554 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  114   out of  19600    0.58%
#reg                  153   out of  19600    0.78%
#le                   208
  #lut only            55   out of    208   26.44%
  #reg only            94   out of    208   45.19%
  #lut&reg             59   out of    208   28.37%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 117
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 257, pip num: 2058
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 354 valid insts, and 4988 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.405015s wall, 3.187500s user + 0.078125s system = 3.265625s CPU (232.4%)

RUN-1004 : used memory is 273 MB, reserved memory is 242 MB, peak memory is 554 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-8007 ERROR: syntax error near 'always' in source/rtl/my_uart_rx.v(22)
HDL-8007 ERROR: Verilog 2000 keyword always used in incorrect context in source/rtl/my_uart_rx.v(22)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in source/rtl/my_uart_rx.v(27)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in source/rtl/my_uart_rx.v(28)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in source/rtl/my_uart_rx.v(29)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in source/rtl/my_uart_rx.v(33)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in source/rtl/my_uart_rx.v(34)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in source/rtl/my_uart_rx.v(35)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in source/rtl/my_uart_rx.v(36)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(179)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1168/58 useful/useless nets, 1134/48 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 569 distributor mux.
SYN-1016 : Merged 896 instances.
SYN-1015 : Optimize round 1, 1794 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 392/229 useful/useless nets, 358/583 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 70 instances.
SYN-1015 : Optimize round 2, 673 better
SYN-1014 : Optimize round 3
SYN-1032 : 314/0 useful/useless nets, 280/0 useful/useless insts
SYN-1017 : Remove 10 const input seq instances
SYN-1002 :     my_uart_rx/reg3_b10
SYN-1002 :     my_uart_rx/reg4_b10
SYN-1002 :     my_uart_rx/reg5_b10
SYN-1002 :     my_uart_rx/reg6_b10
SYN-1002 :     my_uart_rx/reg7_b10
SYN-1002 :     my_uart_rx/reg8_b10
SYN-1002 :     my_uart_rx/reg9_b10
SYN-1002 :     my_uart_rx/reg10_b10
SYN-1002 :     my_uart_rx/reg11_b10
SYN-1002 :     my_uart_rx/reg12_b10
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 12 better
SYN-1014 : Optimize round 4
SYN-1032 : 304/0 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          202
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |162    |22     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 315/0 useful/useless nets, 282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 450/0 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 424/0 useful/useless nets, 391/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 476/0 useful/useless nets, 443/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 88 (3.64), #lev = 3 (2.32)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 22 SEQ (352 nodes)...
SYN-4005 : Packed 22 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/210 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |215   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 119 instances, 112 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 969, tnet num: 265, tinst num: 119, tnode num: 1346, tedge num: 1571.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029536s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (158.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62596.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(172): len = 45463.3, overlap = 0
PHY-3002 : Step(173): len = 36435.4, overlap = 0
PHY-3002 : Step(174): len = 30868.3, overlap = 0
PHY-3002 : Step(175): len = 26308.9, overlap = 0
PHY-3002 : Step(176): len = 22945.6, overlap = 0
PHY-3002 : Step(177): len = 20996.5, overlap = 0
PHY-3002 : Step(178): len = 19288.6, overlap = 0
PHY-3002 : Step(179): len = 17778.2, overlap = 0
PHY-3002 : Step(180): len = 16230.3, overlap = 0
PHY-3002 : Step(181): len = 14761.7, overlap = 0
PHY-3002 : Step(182): len = 13514.4, overlap = 0
PHY-3002 : Step(183): len = 12228.4, overlap = 0
PHY-3002 : Step(184): len = 11259, overlap = 0
PHY-3002 : Step(185): len = 10399.2, overlap = 0
PHY-3002 : Step(186): len = 9187, overlap = 0
PHY-3002 : Step(187): len = 8587.8, overlap = 0
PHY-3002 : Step(188): len = 8269.2, overlap = 0
PHY-3002 : Step(189): len = 7529.8, overlap = 0
PHY-3002 : Step(190): len = 7243.6, overlap = 0
PHY-3002 : Step(191): len = 7077.1, overlap = 0
PHY-3002 : Step(192): len = 6587.2, overlap = 0
PHY-3002 : Step(193): len = 6397.2, overlap = 0
PHY-3002 : Step(194): len = 6160.2, overlap = 0
PHY-3002 : Step(195): len = 6110.9, overlap = 0
PHY-3002 : Step(196): len = 5876.6, overlap = 0
PHY-3002 : Step(197): len = 5815.5, overlap = 0
PHY-3002 : Step(198): len = 5610, overlap = 0
PHY-3002 : Step(199): len = 5591.6, overlap = 0
PHY-3002 : Step(200): len = 5591.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004433s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 5533.9, overlap = 4.25
PHY-3002 : Step(202): len = 5522.9, overlap = 4.25
PHY-3002 : Step(203): len = 5523.4, overlap = 4.25
PHY-3002 : Step(204): len = 5432.8, overlap = 5.25
PHY-3002 : Step(205): len = 5396.6, overlap = 5.75
PHY-3002 : Step(206): len = 5329.2, overlap = 5.75
PHY-3002 : Step(207): len = 5301.6, overlap = 7
PHY-3002 : Step(208): len = 5312.8, overlap = 10
PHY-3002 : Step(209): len = 5219.3, overlap = 11.75
PHY-3002 : Step(210): len = 5149.4, overlap = 11.25
PHY-3002 : Step(211): len = 5081.7, overlap = 11.25
PHY-3002 : Step(212): len = 5029.2, overlap = 11
PHY-3002 : Step(213): len = 4989.6, overlap = 10.75
PHY-3002 : Step(214): len = 4893.6, overlap = 10.75
PHY-3002 : Step(215): len = 4873.6, overlap = 10.5
PHY-3002 : Step(216): len = 4798.8, overlap = 9.5
PHY-3002 : Step(217): len = 4612.4, overlap = 7.25
PHY-3002 : Step(218): len = 4517.4, overlap = 7
PHY-3002 : Step(219): len = 4402.9, overlap = 5.75
PHY-3002 : Step(220): len = 4373.7, overlap = 2.75
PHY-3002 : Step(221): len = 4188.9, overlap = 7.25
PHY-3002 : Step(222): len = 4111.6, overlap = 12.5
PHY-3002 : Step(223): len = 3986.9, overlap = 12.5
PHY-3002 : Step(224): len = 3856.1, overlap = 12.5
PHY-3002 : Step(225): len = 3773.1, overlap = 11.5
PHY-3002 : Step(226): len = 3623.9, overlap = 11.25
PHY-3002 : Step(227): len = 3600.2, overlap = 11.25
PHY-3002 : Step(228): len = 3561.4, overlap = 11.25
PHY-3002 : Step(229): len = 3559.8, overlap = 11.25
PHY-3002 : Step(230): len = 3576.7, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.62047e-05
PHY-3002 : Step(231): len = 3555, overlap = 16.25
PHY-3002 : Step(232): len = 3673.5, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.24094e-05
PHY-3002 : Step(233): len = 3771.5, overlap = 14.5
PHY-3002 : Step(234): len = 4186.2, overlap = 12.25
PHY-3002 : Step(235): len = 4217, overlap = 11.25
PHY-3002 : Step(236): len = 4251.7, overlap = 10.75
PHY-3002 : Step(237): len = 4335, overlap = 10
PHY-3002 : Step(238): len = 4350.6, overlap = 9
PHY-3002 : Step(239): len = 4334.3, overlap = 9
PHY-3002 : Step(240): len = 4342, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.48189e-05
PHY-3002 : Step(241): len = 4351.8, overlap = 9.75
PHY-3002 : Step(242): len = 4373, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129638
PHY-3002 : Step(243): len = 4427.2, overlap = 8.5
PHY-3002 : Step(244): len = 4538.9, overlap = 5
PHY-3002 : Step(245): len = 4546.2, overlap = 5.25
PHY-3002 : Step(246): len = 4581.4, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022596s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (138.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00258499
PHY-3002 : Step(247): len = 6099.2, overlap = 1.25
PHY-3002 : Step(248): len = 5574.6, overlap = 2.25
PHY-3002 : Step(249): len = 5230.3, overlap = 3.75
PHY-3002 : Step(250): len = 5112.8, overlap = 4
PHY-3002 : Step(251): len = 5042.6, overlap = 4.25
PHY-3002 : Step(252): len = 4964.7, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00516998
PHY-3002 : Step(253): len = 4953.9, overlap = 4
PHY-3002 : Step(254): len = 4918.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.01034
PHY-3002 : Step(255): len = 4920.6, overlap = 4.75
PHY-3002 : Step(256): len = 4918.2, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007438s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6377.8, Over = 0
PHY-3001 : Final: Len = 6377.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017211s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (181.6%)

RUN-1003 : finish command "place" in  1.586907s wall, 1.875000s user + 1.046875s system = 2.921875s CPU (184.1%)

RUN-1004 : used memory is 293 MB, reserved memory is 265 MB, peak memory is 554 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 92 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022176s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (281.8%)

PHY-1001 : End global routing;  0.110896s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (126.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015352s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 26944, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.163971s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (142.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 26840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26840
PHY-1001 : End DR Iter 1; 0.009355s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.551565s wall, 1.515625s user + 0.171875s system = 1.687500s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.782410s wall, 1.765625s user + 0.187500s system = 1.953125s CPU (109.6%)

RUN-1004 : used memory is 300 MB, reserved memory is 278 MB, peak memory is 575 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 121
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 2226
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 382 valid insts, and 5321 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.529866s wall, 3.812500s user + 0.078125s system = 3.890625s CPU (254.3%)

RUN-1004 : used memory is 293 MB, reserved memory is 262 MB, peak memory is 575 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.072026s wall, 2.000000s user + 0.156250s system = 2.156250s CPU (104.1%)

RUN-1004 : used memory is 425 MB, reserved memory is 399 MB, peak memory is 575 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.525498s wall, 0.093750s user + 0.156250s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 454 MB, reserved memory is 430 MB, peak memory is 575 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.153862s wall, 2.234375s user + 0.328125s system = 2.562500s CPU (28.0%)

RUN-1004 : used memory is 314 MB, reserved memory is 280 MB, peak memory is 575 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1168/58 useful/useless nets, 1134/48 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 569 distributor mux.
SYN-1016 : Merged 896 instances.
SYN-1015 : Optimize round 1, 1794 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 392/229 useful/useless nets, 358/583 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 70 instances.
SYN-1015 : Optimize round 2, 673 better
SYN-1014 : Optimize round 3
SYN-1032 : 314/0 useful/useless nets, 280/0 useful/useless insts
SYN-1017 : Remove 10 const input seq instances
SYN-1002 :     my_uart_rx/reg3_b10
SYN-1002 :     my_uart_rx/reg4_b10
SYN-1002 :     my_uart_rx/reg5_b10
SYN-1002 :     my_uart_rx/reg6_b10
SYN-1002 :     my_uart_rx/reg7_b10
SYN-1002 :     my_uart_rx/reg8_b10
SYN-1002 :     my_uart_rx/reg9_b10
SYN-1002 :     my_uart_rx/reg10_b10
SYN-1002 :     my_uart_rx/reg11_b10
SYN-1002 :     my_uart_rx/reg12_b10
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 12 better
SYN-1014 : Optimize round 4
SYN-1032 : 304/0 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          202
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |162    |22     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 315/0 useful/useless nets, 282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 450/0 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 424/0 useful/useless nets, 391/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 476/0 useful/useless nets, 443/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 88 (3.64), #lev = 3 (2.32)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 22 SEQ (352 nodes)...
SYN-4005 : Packed 22 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/210 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |215   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 119 instances, 112 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 969, tnet num: 265, tinst num: 119, tnode num: 1346, tedge num: 1571.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.049933s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (125.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62596.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(257): len = 45463.3, overlap = 0
PHY-3002 : Step(258): len = 36435.4, overlap = 0
PHY-3002 : Step(259): len = 30868.3, overlap = 0
PHY-3002 : Step(260): len = 26308.9, overlap = 0
PHY-3002 : Step(261): len = 22945.6, overlap = 0
PHY-3002 : Step(262): len = 20996.5, overlap = 0
PHY-3002 : Step(263): len = 19288.6, overlap = 0
PHY-3002 : Step(264): len = 17778.2, overlap = 0
PHY-3002 : Step(265): len = 16230.3, overlap = 0
PHY-3002 : Step(266): len = 14761.7, overlap = 0
PHY-3002 : Step(267): len = 13514.4, overlap = 0
PHY-3002 : Step(268): len = 12228.4, overlap = 0
PHY-3002 : Step(269): len = 11259, overlap = 0
PHY-3002 : Step(270): len = 10399.2, overlap = 0
PHY-3002 : Step(271): len = 9187, overlap = 0
PHY-3002 : Step(272): len = 8587.8, overlap = 0
PHY-3002 : Step(273): len = 8269.2, overlap = 0
PHY-3002 : Step(274): len = 7529.8, overlap = 0
PHY-3002 : Step(275): len = 7243.6, overlap = 0
PHY-3002 : Step(276): len = 7077.1, overlap = 0
PHY-3002 : Step(277): len = 6587.2, overlap = 0
PHY-3002 : Step(278): len = 6397.2, overlap = 0
PHY-3002 : Step(279): len = 6160.2, overlap = 0
PHY-3002 : Step(280): len = 6110.9, overlap = 0
PHY-3002 : Step(281): len = 5876.6, overlap = 0
PHY-3002 : Step(282): len = 5815.5, overlap = 0
PHY-3002 : Step(283): len = 5610, overlap = 0
PHY-3002 : Step(284): len = 5591.6, overlap = 0
PHY-3002 : Step(285): len = 5591.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005551s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(286): len = 5533.9, overlap = 4.25
PHY-3002 : Step(287): len = 5522.9, overlap = 4.25
PHY-3002 : Step(288): len = 5523.4, overlap = 4.25
PHY-3002 : Step(289): len = 5432.8, overlap = 5.25
PHY-3002 : Step(290): len = 5396.6, overlap = 5.75
PHY-3002 : Step(291): len = 5329.2, overlap = 5.75
PHY-3002 : Step(292): len = 5301.6, overlap = 7
PHY-3002 : Step(293): len = 5312.8, overlap = 10
PHY-3002 : Step(294): len = 5219.3, overlap = 11.75
PHY-3002 : Step(295): len = 5149.4, overlap = 11.25
PHY-3002 : Step(296): len = 5081.7, overlap = 11.25
PHY-3002 : Step(297): len = 5029.2, overlap = 11
PHY-3002 : Step(298): len = 4989.6, overlap = 10.75
PHY-3002 : Step(299): len = 4893.6, overlap = 10.75
PHY-3002 : Step(300): len = 4873.6, overlap = 10.5
PHY-3002 : Step(301): len = 4798.8, overlap = 9.5
PHY-3002 : Step(302): len = 4612.4, overlap = 7.25
PHY-3002 : Step(303): len = 4517.4, overlap = 7
PHY-3002 : Step(304): len = 4402.9, overlap = 5.75
PHY-3002 : Step(305): len = 4373.7, overlap = 2.75
PHY-3002 : Step(306): len = 4188.9, overlap = 7.25
PHY-3002 : Step(307): len = 4111.6, overlap = 12.5
PHY-3002 : Step(308): len = 3986.9, overlap = 12.5
PHY-3002 : Step(309): len = 3856.1, overlap = 12.5
PHY-3002 : Step(310): len = 3773.1, overlap = 11.5
PHY-3002 : Step(311): len = 3623.9, overlap = 11.25
PHY-3002 : Step(312): len = 3600.2, overlap = 11.25
PHY-3002 : Step(313): len = 3561.4, overlap = 11.25
PHY-3002 : Step(314): len = 3559.8, overlap = 11.25
PHY-3002 : Step(315): len = 3576.7, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.62047e-05
PHY-3002 : Step(316): len = 3555, overlap = 16.25
PHY-3002 : Step(317): len = 3673.5, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.24094e-05
PHY-3002 : Step(318): len = 3771.5, overlap = 14.5
PHY-3002 : Step(319): len = 4186.2, overlap = 12.25
PHY-3002 : Step(320): len = 4217, overlap = 11.25
PHY-3002 : Step(321): len = 4251.7, overlap = 10.75
PHY-3002 : Step(322): len = 4335, overlap = 10
PHY-3002 : Step(323): len = 4350.6, overlap = 9
PHY-3002 : Step(324): len = 4334.3, overlap = 9
PHY-3002 : Step(325): len = 4342, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.48189e-05
PHY-3002 : Step(326): len = 4351.8, overlap = 9.75
PHY-3002 : Step(327): len = 4373, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129638
PHY-3002 : Step(328): len = 4427.2, overlap = 8.5
PHY-3002 : Step(329): len = 4538.9, overlap = 5
PHY-3002 : Step(330): len = 4546.2, overlap = 5.25
PHY-3002 : Step(331): len = 4581.4, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025327s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00258499
PHY-3002 : Step(332): len = 6099.2, overlap = 1.25
PHY-3002 : Step(333): len = 5574.6, overlap = 2.25
PHY-3002 : Step(334): len = 5230.3, overlap = 3.75
PHY-3002 : Step(335): len = 5112.8, overlap = 4
PHY-3002 : Step(336): len = 5042.6, overlap = 4.25
PHY-3002 : Step(337): len = 4964.7, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00516998
PHY-3002 : Step(338): len = 4953.9, overlap = 4
PHY-3002 : Step(339): len = 4918.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.01034
PHY-3002 : Step(340): len = 4920.6, overlap = 4.75
PHY-3002 : Step(341): len = 4918.2, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008362s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6377.8, Over = 0
PHY-3001 : Final: Len = 6377.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027455s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (113.8%)

RUN-1003 : finish command "place" in  2.166084s wall, 2.656250s user + 1.156250s system = 3.812500s CPU (176.0%)

RUN-1004 : used memory is 329 MB, reserved memory is 299 MB, peak memory is 575 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 92 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028727s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.8%)

PHY-1001 : End global routing;  0.161936s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (135.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022002s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000116s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 26944, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.233735s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (147.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 26840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26840
PHY-1001 : End DR Iter 1; 0.013485s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.885510s wall, 1.750000s user + 0.265625s system = 2.015625s CPU (106.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.190211s wall, 2.093750s user + 0.281250s system = 2.375000s CPU (108.4%)

RUN-1004 : used memory is 331 MB, reserved memory is 297 MB, peak memory is 608 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 121
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 2226
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 382 valid insts, and 5321 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.702246s wall, 4.000000s user + 0.062500s system = 4.062500s CPU (238.7%)

RUN-1004 : used memory is 346 MB, reserved memory is 322 MB, peak memory is 608 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.144785s wall, 1.953125s user + 0.078125s system = 2.031250s CPU (94.7%)

RUN-1004 : used memory is 442 MB, reserved memory is 414 MB, peak memory is 608 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.487598s wall, 0.203125s user + 0.171875s system = 0.375000s CPU (5.8%)

RUN-1004 : used memory is 471 MB, reserved memory is 445 MB, peak memory is 608 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.195530s wall, 2.281250s user + 0.328125s system = 2.609375s CPU (28.4%)

RUN-1004 : used memory is 331 MB, reserved memory is 296 MB, peak memory is 608 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1168/58 useful/useless nets, 1134/48 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 569 distributor mux.
SYN-1016 : Merged 896 instances.
SYN-1015 : Optimize round 1, 1794 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 392/229 useful/useless nets, 358/583 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 70 instances.
SYN-1015 : Optimize round 2, 673 better
SYN-1014 : Optimize round 3
SYN-1032 : 314/0 useful/useless nets, 280/0 useful/useless insts
SYN-1017 : Remove 10 const input seq instances
SYN-1002 :     my_uart_rx/reg3_b10
SYN-1002 :     my_uart_rx/reg4_b10
SYN-1002 :     my_uart_rx/reg5_b10
SYN-1002 :     my_uart_rx/reg6_b10
SYN-1002 :     my_uart_rx/reg7_b10
SYN-1002 :     my_uart_rx/reg8_b10
SYN-1002 :     my_uart_rx/reg9_b10
SYN-1002 :     my_uart_rx/reg10_b10
SYN-1002 :     my_uart_rx/reg11_b10
SYN-1002 :     my_uart_rx/reg12_b10
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 12 better
SYN-1014 : Optimize round 4
SYN-1032 : 304/0 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          202
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |162    |22     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 315/0 useful/useless nets, 282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 450/0 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 424/0 useful/useless nets, 391/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 476/0 useful/useless nets, 443/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 88 (3.64), #lev = 3 (2.32)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 22 SEQ (352 nodes)...
SYN-4005 : Packed 22 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/210 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |215   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 119 instances, 112 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 969, tnet num: 265, tinst num: 119, tnode num: 1346, tedge num: 1571.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.034156s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62596.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(342): len = 45463.3, overlap = 0
PHY-3002 : Step(343): len = 36435.4, overlap = 0
PHY-3002 : Step(344): len = 30868.3, overlap = 0
PHY-3002 : Step(345): len = 26308.9, overlap = 0
PHY-3002 : Step(346): len = 22945.6, overlap = 0
PHY-3002 : Step(347): len = 20996.5, overlap = 0
PHY-3002 : Step(348): len = 19288.6, overlap = 0
PHY-3002 : Step(349): len = 17778.2, overlap = 0
PHY-3002 : Step(350): len = 16230.3, overlap = 0
PHY-3002 : Step(351): len = 14761.7, overlap = 0
PHY-3002 : Step(352): len = 13514.4, overlap = 0
PHY-3002 : Step(353): len = 12228.4, overlap = 0
PHY-3002 : Step(354): len = 11259, overlap = 0
PHY-3002 : Step(355): len = 10399.2, overlap = 0
PHY-3002 : Step(356): len = 9187, overlap = 0
PHY-3002 : Step(357): len = 8587.8, overlap = 0
PHY-3002 : Step(358): len = 8269.2, overlap = 0
PHY-3002 : Step(359): len = 7529.8, overlap = 0
PHY-3002 : Step(360): len = 7243.6, overlap = 0
PHY-3002 : Step(361): len = 7077.1, overlap = 0
PHY-3002 : Step(362): len = 6587.2, overlap = 0
PHY-3002 : Step(363): len = 6397.2, overlap = 0
PHY-3002 : Step(364): len = 6160.2, overlap = 0
PHY-3002 : Step(365): len = 6110.9, overlap = 0
PHY-3002 : Step(366): len = 5876.6, overlap = 0
PHY-3002 : Step(367): len = 5815.5, overlap = 0
PHY-3002 : Step(368): len = 5610, overlap = 0
PHY-3002 : Step(369): len = 5591.6, overlap = 0
PHY-3002 : Step(370): len = 5591.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004707s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(371): len = 5533.9, overlap = 4.25
PHY-3002 : Step(372): len = 5522.9, overlap = 4.25
PHY-3002 : Step(373): len = 5523.4, overlap = 4.25
PHY-3002 : Step(374): len = 5432.8, overlap = 5.25
PHY-3002 : Step(375): len = 5396.6, overlap = 5.75
PHY-3002 : Step(376): len = 5329.2, overlap = 5.75
PHY-3002 : Step(377): len = 5301.6, overlap = 7
PHY-3002 : Step(378): len = 5312.8, overlap = 10
PHY-3002 : Step(379): len = 5219.3, overlap = 11.75
PHY-3002 : Step(380): len = 5149.4, overlap = 11.25
PHY-3002 : Step(381): len = 5081.7, overlap = 11.25
PHY-3002 : Step(382): len = 5029.2, overlap = 11
PHY-3002 : Step(383): len = 4989.6, overlap = 10.75
PHY-3002 : Step(384): len = 4893.6, overlap = 10.75
PHY-3002 : Step(385): len = 4873.6, overlap = 10.5
PHY-3002 : Step(386): len = 4798.8, overlap = 9.5
PHY-3002 : Step(387): len = 4612.4, overlap = 7.25
PHY-3002 : Step(388): len = 4517.4, overlap = 7
PHY-3002 : Step(389): len = 4402.9, overlap = 5.75
PHY-3002 : Step(390): len = 4373.7, overlap = 2.75
PHY-3002 : Step(391): len = 4188.9, overlap = 7.25
PHY-3002 : Step(392): len = 4111.6, overlap = 12.5
PHY-3002 : Step(393): len = 3986.9, overlap = 12.5
PHY-3002 : Step(394): len = 3856.1, overlap = 12.5
PHY-3002 : Step(395): len = 3773.1, overlap = 11.5
PHY-3002 : Step(396): len = 3623.9, overlap = 11.25
PHY-3002 : Step(397): len = 3600.2, overlap = 11.25
PHY-3002 : Step(398): len = 3561.4, overlap = 11.25
PHY-3002 : Step(399): len = 3559.8, overlap = 11.25
PHY-3002 : Step(400): len = 3576.7, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.62047e-05
PHY-3002 : Step(401): len = 3555, overlap = 16.25
PHY-3002 : Step(402): len = 3673.5, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.24094e-05
PHY-3002 : Step(403): len = 3771.5, overlap = 14.5
PHY-3002 : Step(404): len = 4186.2, overlap = 12.25
PHY-3002 : Step(405): len = 4217, overlap = 11.25
PHY-3002 : Step(406): len = 4251.7, overlap = 10.75
PHY-3002 : Step(407): len = 4335, overlap = 10
PHY-3002 : Step(408): len = 4350.6, overlap = 9
PHY-3002 : Step(409): len = 4334.3, overlap = 9
PHY-3002 : Step(410): len = 4342, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.48189e-05
PHY-3002 : Step(411): len = 4351.8, overlap = 9.75
PHY-3002 : Step(412): len = 4373, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129638
PHY-3002 : Step(413): len = 4427.2, overlap = 8.5
PHY-3002 : Step(414): len = 4538.9, overlap = 5
PHY-3002 : Step(415): len = 4546.2, overlap = 5.25
PHY-3002 : Step(416): len = 4581.4, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020954s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (74.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00258499
PHY-3002 : Step(417): len = 6099.2, overlap = 1.25
PHY-3002 : Step(418): len = 5574.6, overlap = 2.25
PHY-3002 : Step(419): len = 5230.3, overlap = 3.75
PHY-3002 : Step(420): len = 5112.8, overlap = 4
PHY-3002 : Step(421): len = 5042.6, overlap = 4.25
PHY-3002 : Step(422): len = 4964.7, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00516998
PHY-3002 : Step(423): len = 4953.9, overlap = 4
PHY-3002 : Step(424): len = 4918.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.01034
PHY-3002 : Step(425): len = 4920.6, overlap = 4.75
PHY-3002 : Step(426): len = 4918.2, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007388s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6377.8, Over = 0
PHY-3001 : Final: Len = 6377.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018297s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.4%)

RUN-1003 : finish command "place" in  1.668687s wall, 1.890625s user + 1.000000s system = 2.890625s CPU (173.2%)

RUN-1004 : used memory is 343 MB, reserved memory is 312 MB, peak memory is 608 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 92 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020349s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (153.6%)

PHY-1001 : End global routing;  0.119954s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (143.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016202s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 26944, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.184201s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (161.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 26840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26840
PHY-1001 : End DR Iter 1; 0.009564s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.578919s wall, 1.484375s user + 0.265625s system = 1.750000s CPU (110.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.823255s wall, 1.765625s user + 0.296875s system = 2.062500s CPU (113.1%)

RUN-1004 : used memory is 349 MB, reserved memory is 316 MB, peak memory is 623 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 121
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 2226
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 382 valid insts, and 5321 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.574133s wall, 3.734375s user + 0.031250s system = 3.765625s CPU (239.2%)

RUN-1004 : used memory is 359 MB, reserved memory is 326 MB, peak memory is 623 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.152682s wall, 2.062500s user + 0.218750s system = 2.281250s CPU (106.0%)

RUN-1004 : used memory is 458 MB, reserved memory is 431 MB, peak memory is 623 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.546667s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 487 MB, reserved memory is 461 MB, peak memory is 623 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.258016s wall, 2.312500s user + 0.250000s system = 2.562500s CPU (27.7%)

RUN-1004 : used memory is 363 MB, reserved memory is 331 MB, peak memory is 623 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u24
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2201/10 useful/useless nets, 2032/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 1097 distributor mux.
SYN-1016 : Merged 1608 instances.
SYN-1015 : Optimize round 1, 3290 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 721/405 useful/useless nets, 552/1111 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 76 instances.
SYN-1015 : Optimize round 2, 1214 better
SYN-1014 : Optimize round 3
SYN-1032 : 630/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 11 const input seq instances
SYN-1002 :     my_uart_rx/reg3_b10
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1002 :     my_uart_rx/reg4_b10
SYN-1002 :     my_uart_rx/reg5_b10
SYN-1002 :     my_uart_rx/reg6_b10
SYN-1002 :     my_uart_rx/reg7_b10
SYN-1002 :     my_uart_rx/reg8_b10
SYN-1002 :     my_uart_rx/reg9_b10
SYN-1002 :     my_uart_rx/reg10_b10
SYN-1002 :     my_uart_rx/reg11_b10
SYN-1002 :     my_uart_rx/reg12_b10
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 13 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 8 better
SYN-1014 : Optimize round 5
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 5, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.59), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1950, tnet num: 607, tinst num: 251, tnode num: 2645, tedge num: 3613.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.067346s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 151315
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(427): len = 129333, overlap = 0
PHY-3002 : Step(428): len = 118642, overlap = 0
PHY-3002 : Step(429): len = 111018, overlap = 0
PHY-3002 : Step(430): len = 105323, overlap = 0
PHY-3002 : Step(431): len = 99572.8, overlap = 0
PHY-3002 : Step(432): len = 95040.7, overlap = 0
PHY-3002 : Step(433): len = 90059.3, overlap = 0
PHY-3002 : Step(434): len = 86111.5, overlap = 0
PHY-3002 : Step(435): len = 81985, overlap = 0
PHY-3002 : Step(436): len = 78103.6, overlap = 0
PHY-3002 : Step(437): len = 74592.1, overlap = 0
PHY-3002 : Step(438): len = 70772.7, overlap = 0
PHY-3002 : Step(439): len = 67772.5, overlap = 0
PHY-3002 : Step(440): len = 64068.8, overlap = 0
PHY-3002 : Step(441): len = 60892.9, overlap = 0
PHY-3002 : Step(442): len = 57572.4, overlap = 0
PHY-3002 : Step(443): len = 54685.5, overlap = 0
PHY-3002 : Step(444): len = 51420.4, overlap = 0
PHY-3002 : Step(445): len = 48745.9, overlap = 0
PHY-3002 : Step(446): len = 46090.5, overlap = 0
PHY-3002 : Step(447): len = 43680.7, overlap = 0
PHY-3002 : Step(448): len = 41268.4, overlap = 0
PHY-3002 : Step(449): len = 38972.4, overlap = 0
PHY-3002 : Step(450): len = 36451.8, overlap = 0
PHY-3002 : Step(451): len = 34680.2, overlap = 0
PHY-3002 : Step(452): len = 32026, overlap = 0
PHY-3002 : Step(453): len = 30074.8, overlap = 0
PHY-3002 : Step(454): len = 28053.7, overlap = 0
PHY-3002 : Step(455): len = 26152.7, overlap = 0
PHY-3002 : Step(456): len = 24591.2, overlap = 0
PHY-3002 : Step(457): len = 22398.6, overlap = 0
PHY-3002 : Step(458): len = 20577.6, overlap = 0.75
PHY-3002 : Step(459): len = 19264.2, overlap = 0.5
PHY-3002 : Step(460): len = 16450.6, overlap = 1.75
PHY-3002 : Step(461): len = 14631.9, overlap = 4
PHY-3002 : Step(462): len = 13864.8, overlap = 4
PHY-3002 : Step(463): len = 11777.4, overlap = 6
PHY-3002 : Step(464): len = 11066, overlap = 7
PHY-3002 : Step(465): len = 10559.7, overlap = 7.5
PHY-3002 : Step(466): len = 9984.3, overlap = 4.5
PHY-3002 : Step(467): len = 9671, overlap = 3.75
PHY-3002 : Step(468): len = 9335.9, overlap = 3
PHY-3002 : Step(469): len = 9159.7, overlap = 2
PHY-3002 : Step(470): len = 8888.1, overlap = 2
PHY-3002 : Step(471): len = 8230.7, overlap = 2.75
PHY-3002 : Step(472): len = 7942, overlap = 3
PHY-3002 : Step(473): len = 7791.7, overlap = 4.25
PHY-3002 : Step(474): len = 7391.4, overlap = 6
PHY-3002 : Step(475): len = 7050.7, overlap = 8
PHY-3002 : Step(476): len = 6953.8, overlap = 10.5
PHY-3002 : Step(477): len = 6828.5, overlap = 11
PHY-3002 : Step(478): len = 6346.7, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344518
PHY-3002 : Step(479): len = 6245.7, overlap = 10.5
PHY-3002 : Step(480): len = 6277.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000689035
PHY-3002 : Step(481): len = 6070.8, overlap = 9.25
PHY-3002 : Step(482): len = 6024.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004395s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (355.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05219e-06
PHY-3002 : Step(483): len = 5932.1, overlap = 18.75
PHY-3002 : Step(484): len = 5932.1, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10438e-06
PHY-3002 : Step(485): len = 5909, overlap = 18.75
PHY-3002 : Step(486): len = 5936.4, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20877e-06
PHY-3002 : Step(487): len = 5878.7, overlap = 18.75
PHY-3002 : Step(488): len = 5878.7, overlap = 18.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27416e-06
PHY-3002 : Step(489): len = 5908.1, overlap = 24
PHY-3002 : Step(490): len = 5908.1, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54832e-06
PHY-3002 : Step(491): len = 5885.7, overlap = 24
PHY-3002 : Step(492): len = 6001, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03795e-06
PHY-3002 : Step(493): len = 5853.8, overlap = 23.5
PHY-3002 : Step(494): len = 6630.4, overlap = 23
PHY-3002 : Step(495): len = 6678.7, overlap = 21
PHY-3002 : Step(496): len = 6638.2, overlap = 21
PHY-3002 : Step(497): len = 6648.3, overlap = 21
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.40759e-05
PHY-3002 : Step(498): len = 6687.6, overlap = 21
PHY-3002 : Step(499): len = 6890.6, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.25614e-05
PHY-3002 : Step(500): len = 7026.9, overlap = 20.25
PHY-3002 : Step(501): len = 8131, overlap = 16.5
PHY-3002 : Step(502): len = 8669.1, overlap = 15
PHY-3002 : Step(503): len = 9050.8, overlap = 14.25
PHY-3002 : Step(504): len = 9466, overlap = 11.75
PHY-3002 : Step(505): len = 9956.8, overlap = 9.75
PHY-3002 : Step(506): len = 10143.5, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.51229e-05
PHY-3002 : Step(507): len = 10374.9, overlap = 8.25
PHY-3002 : Step(508): len = 11372, overlap = 8
PHY-3002 : Step(509): len = 11736.2, overlap = 7.25
PHY-3002 : Step(510): len = 11621.9, overlap = 7
PHY-3002 : Step(511): len = 11454.5, overlap = 7.5
PHY-3002 : Step(512): len = 11366.1, overlap = 7.5
PHY-3002 : Step(513): len = 11247.2, overlap = 7.5
PHY-3002 : Step(514): len = 11116.5, overlap = 7.25
PHY-3002 : Step(515): len = 11094.5, overlap = 7.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.02457e-05
PHY-3002 : Step(516): len = 11494.7, overlap = 7.5
PHY-3002 : Step(517): len = 11612.6, overlap = 7.25
PHY-3002 : Step(518): len = 11730.1, overlap = 6.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000180491
PHY-3002 : Step(519): len = 12292.1, overlap = 6
PHY-3002 : Step(520): len = 12522.9, overlap = 6
PHY-3002 : Step(521): len = 12550.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045355s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (137.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000953172
PHY-3002 : Step(522): len = 16409.8, overlap = 3.75
PHY-3002 : Step(523): len = 15492.2, overlap = 4
PHY-3002 : Step(524): len = 14601.3, overlap = 5.25
PHY-3002 : Step(525): len = 14115.5, overlap = 4.75
PHY-3002 : Step(526): len = 13942.4, overlap = 5
PHY-3002 : Step(527): len = 13903.2, overlap = 6.25
PHY-3002 : Step(528): len = 13816.6, overlap = 7
PHY-3002 : Step(529): len = 13780.1, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00189355
PHY-3002 : Step(530): len = 13933.1, overlap = 7.25
PHY-3002 : Step(531): len = 13948.4, overlap = 6.5
PHY-3002 : Step(532): len = 13948.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00378709
PHY-3002 : Step(533): len = 14008.8, overlap = 6.5
PHY-3002 : Step(534): len = 14032.8, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007618s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15506.2, Over = 0
PHY-3001 : Final: Len = 15506.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026948s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (116.0%)

RUN-1003 : finish command "place" in  2.462737s wall, 2.734375s user + 1.062500s system = 3.796875s CPU (154.2%)

RUN-1004 : used memory is 354 MB, reserved memory is 329 MB, peak memory is 623 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 84 to 62
PHY-1001 : Pin misalignment score is improved from 62 to 64
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020092s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (155.5%)

PHY-1001 : End global routing;  0.107412s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (101.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056473s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (110.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 49424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.279385s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (162.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.017207s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49456
PHY-1001 : End DR Iter 2; 0.013869s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.859022s wall, 1.812500s user + 0.203125s system = 2.015625s CPU (108.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.097172s wall, 2.062500s user + 0.218750s system = 2.281250s CPU (108.8%)

RUN-1004 : used memory is 353 MB, reserved memory is 320 MB, peak memory is 628 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4236
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 464 valid insts, and 10958 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.489102s wall, 5.328125s user + 0.078125s system = 5.406250s CPU (217.2%)

RUN-1004 : used memory is 365 MB, reserved memory is 334 MB, peak memory is 628 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.007509s wall, 2.000000s user + 0.140625s system = 2.140625s CPU (106.6%)

RUN-1004 : used memory is 481 MB, reserved memory is 450 MB, peak memory is 628 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.539423s wall, 0.281250s user + 0.093750s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 510 MB, reserved memory is 481 MB, peak memory is 628 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.107956s wall, 2.437500s user + 0.281250s system = 2.718750s CPU (29.9%)

RUN-1004 : used memory is 384 MB, reserved memory is 351 MB, peak memory is 628 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 480/242 useful/useless nets, 446/240 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 145 distributor mux.
SYN-1016 : Merged 235 instances.
SYN-1015 : Optimize round 1, 949 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 250/89 useful/useless nets, 216/170 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 178 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/0 useful/useless nets, 216/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          151
  #and                 26
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |37     |114    |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 261/0 useful/useless nets, 228/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 372/0 useful/useless nets, 339/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 348/0 useful/useless nets, 315/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 400/0 useful/useless nets, 367/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.60), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 203 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 276/0 useful/useless nets, 243/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 113 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 73 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (73 nodes)...
SYN-4004 : #1: Packed 17 SEQ (161 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 56 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 139/162 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                  113   out of  19600    0.58%
#le                   167
  #lut only            54   out of    167   32.34%
  #reg only            56   out of    167   33.53%
  #lut&reg             57   out of    167   34.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |167   |111   |113   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (71 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 95 instances
RUN-1001 : 43 mslices, 43 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 214 nets
RUN-1001 : 150 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 93 instances, 86 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 793, tnet num: 212, tinst num: 93, tnode num: 1070, tedge num: 1303.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 277 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023804s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (131.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 52030.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(535): len = 35041.6, overlap = 0
PHY-3002 : Step(536): len = 24383.9, overlap = 0
PHY-3002 : Step(537): len = 19405.8, overlap = 0
PHY-3002 : Step(538): len = 15606.3, overlap = 0
PHY-3002 : Step(539): len = 13908.3, overlap = 0
PHY-3002 : Step(540): len = 12373.4, overlap = 0
PHY-3002 : Step(541): len = 10858.7, overlap = 0
PHY-3002 : Step(542): len = 9332, overlap = 0
PHY-3002 : Step(543): len = 8589.6, overlap = 0
PHY-3002 : Step(544): len = 7874.1, overlap = 0
PHY-3002 : Step(545): len = 7578.9, overlap = 0
PHY-3002 : Step(546): len = 7195.2, overlap = 0
PHY-3002 : Step(547): len = 6807.7, overlap = 0
PHY-3002 : Step(548): len = 6379.6, overlap = 0
PHY-3002 : Step(549): len = 5973, overlap = 0
PHY-3002 : Step(550): len = 5665.9, overlap = 0
PHY-3002 : Step(551): len = 5468.9, overlap = 0
PHY-3002 : Step(552): len = 5402.4, overlap = 0
PHY-3002 : Step(553): len = 5298.3, overlap = 0
PHY-3002 : Step(554): len = 5324.5, overlap = 0
PHY-3002 : Step(555): len = 5440.5, overlap = 0
PHY-3002 : Step(556): len = 5223.7, overlap = 0
PHY-3002 : Step(557): len = 5071.5, overlap = 0
PHY-3002 : Step(558): len = 5036.2, overlap = 0
PHY-3002 : Step(559): len = 5076.6, overlap = 0
PHY-3002 : Step(560): len = 4928.1, overlap = 0
PHY-3002 : Step(561): len = 4872.9, overlap = 0
PHY-3002 : Step(562): len = 4812.4, overlap = 0
PHY-3002 : Step(563): len = 4802.8, overlap = 0
PHY-3002 : Step(564): len = 4802.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004610s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(565): len = 4761.9, overlap = 2
PHY-3002 : Step(566): len = 4752, overlap = 2
PHY-3002 : Step(567): len = 4755.7, overlap = 1.75
PHY-3002 : Step(568): len = 4750.6, overlap = 0.75
PHY-3002 : Step(569): len = 4654.3, overlap = 0
PHY-3002 : Step(570): len = 4426.5, overlap = 1
PHY-3002 : Step(571): len = 4374.6, overlap = 1
PHY-3002 : Step(572): len = 4388.2, overlap = 0.25
PHY-3002 : Step(573): len = 4467.2, overlap = 0
PHY-3002 : Step(574): len = 4439.2, overlap = 0.75
PHY-3002 : Step(575): len = 4356.9, overlap = 0.5
PHY-3002 : Step(576): len = 4424.3, overlap = 0
PHY-3002 : Step(577): len = 4376.7, overlap = 0
PHY-3002 : Step(578): len = 4341.2, overlap = 0
PHY-3002 : Step(579): len = 4330.2, overlap = 0
PHY-3002 : Step(580): len = 4307.3, overlap = 0
PHY-3002 : Step(581): len = 4282.9, overlap = 0
PHY-3002 : Step(582): len = 4193.2, overlap = 0
PHY-3002 : Step(583): len = 4101.2, overlap = 0
PHY-3002 : Step(584): len = 4118.5, overlap = 0
PHY-3002 : Step(585): len = 4035.7, overlap = 0
PHY-3002 : Step(586): len = 4008.6, overlap = 0
PHY-3002 : Step(587): len = 3916.7, overlap = 0
PHY-3002 : Step(588): len = 3874.2, overlap = 0.75
PHY-3002 : Step(589): len = 3894.9, overlap = 0
PHY-3002 : Step(590): len = 3759.7, overlap = 0
PHY-3002 : Step(591): len = 3729.5, overlap = 0
PHY-3002 : Step(592): len = 3692.4, overlap = 0
PHY-3002 : Step(593): len = 3657.1, overlap = 0
PHY-3002 : Step(594): len = 3668, overlap = 0.25
PHY-3002 : Step(595): len = 3684.6, overlap = 0
PHY-3002 : Step(596): len = 3628.8, overlap = 0
PHY-3002 : Step(597): len = 3455.2, overlap = 0
PHY-3002 : Step(598): len = 3363, overlap = 0
PHY-3002 : Step(599): len = 3286.3, overlap = 0
PHY-3002 : Step(600): len = 3134, overlap = 0
PHY-3002 : Step(601): len = 3014, overlap = 0
PHY-3002 : Step(602): len = 2912.9, overlap = 0
PHY-3002 : Step(603): len = 2856.7, overlap = 0
PHY-3002 : Step(604): len = 2778.6, overlap = 0
PHY-3002 : Step(605): len = 2628.6, overlap = 0
PHY-3002 : Step(606): len = 2617, overlap = 0
PHY-3002 : Step(607): len = 2491.2, overlap = 1.5
PHY-3002 : Step(608): len = 2388.1, overlap = 0.5
PHY-3002 : Step(609): len = 2277, overlap = 0
PHY-3002 : Step(610): len = 2242.4, overlap = 0
PHY-3002 : Step(611): len = 2349.2, overlap = 0
PHY-3002 : Step(612): len = 2241.8, overlap = 0
PHY-3002 : Step(613): len = 2160.1, overlap = 0
PHY-3002 : Step(614): len = 2074.2, overlap = 0
PHY-3002 : Step(615): len = 2054.7, overlap = 0.25
PHY-3002 : Step(616): len = 2062.2, overlap = 1.25
PHY-3002 : Step(617): len = 2081.6, overlap = 1.25
PHY-3002 : Step(618): len = 2044.5, overlap = 1.25
PHY-3002 : Step(619): len = 1987.8, overlap = 1.25
PHY-3002 : Step(620): len = 1935, overlap = 0.75
PHY-3002 : Step(621): len = 1919.4, overlap = 0
PHY-3002 : Step(622): len = 1903.6, overlap = 0
PHY-3002 : Step(623): len = 1901.4, overlap = 0.75
PHY-3002 : Step(624): len = 1848, overlap = 0.5
PHY-3002 : Step(625): len = 1817.6, overlap = 1
PHY-3002 : Step(626): len = 1824.5, overlap = 1.25
PHY-3002 : Step(627): len = 1850.5, overlap = 1.5
PHY-3002 : Step(628): len = 1783.8, overlap = 1.25
PHY-3002 : Step(629): len = 1770.9, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000395356
PHY-3002 : Step(630): len = 1733.2, overlap = 1.25
PHY-3002 : Step(631): len = 1748.9, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000790712
PHY-3002 : Step(632): len = 1724.9, overlap = 1.25
PHY-3002 : Step(633): len = 1724.9, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.13697e-06
PHY-3002 : Step(634): len = 1720.2, overlap = 6.75
PHY-3002 : Step(635): len = 1720.2, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011694s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00148926
PHY-3002 : Step(636): len = 3634.3, overlap = 1.25
PHY-3002 : Step(637): len = 3104.1, overlap = 3.5
PHY-3002 : Step(638): len = 2919.4, overlap = 3.5
PHY-3002 : Step(639): len = 2685.5, overlap = 3.75
PHY-3002 : Step(640): len = 2576.5, overlap = 3.75
PHY-3002 : Step(641): len = 2484.2, overlap = 5.25
PHY-3002 : Step(642): len = 2444.8, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00297851
PHY-3002 : Step(643): len = 2479.3, overlap = 4.5
PHY-3002 : Step(644): len = 2487.2, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00595703
PHY-3002 : Step(645): len = 2472.6, overlap = 4.25
PHY-3002 : Step(646): len = 2472.6, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009671s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3289.2, Over = 0
PHY-3001 : Final: Len = 3289.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4768, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 4968, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 5000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023568s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (66.3%)

RUN-1003 : finish command "place" in  1.858640s wall, 1.921875s user + 1.109375s system = 3.031250s CPU (163.1%)

RUN-1004 : used memory is 371 MB, reserved memory is 347 MB, peak memory is 628 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 92 to 67
PHY-1001 : Pin misalignment score is improved from 67 to 67
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 95 instances
RUN-1001 : 43 mslices, 43 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 214 nets
RUN-1001 : 150 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4768, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 4968, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 5000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.063822s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (97.9%)

PHY-1001 : End global routing;  0.228903s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (109.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.011517s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 14096, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.136481s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (148.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 14096, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.028891s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (54.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 14096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14096
PHY-1001 : End DR Iter 2; 0.007036s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (222.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.223239s wall, 2.000000s user + 0.406250s system = 2.406250s CPU (108.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.566055s wall, 2.343750s user + 0.437500s system = 2.781250s CPU (108.4%)

RUN-1004 : used memory is 368 MB, reserved memory is 341 MB, peak memory is 633 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                  113   out of  19600    0.58%
#le                   167
  #lut only            54   out of    167   32.34%
  #reg only            56   out of    167   33.53%
  #lut&reg             57   out of    167   34.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 95
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 214, pip num: 1529
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 148 valid insts, and 3936 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.049785s wall, 1.750000s user + 0.187500s system = 1.937500s CPU (184.6%)

RUN-1004 : used memory is 377 MB, reserved memory is 349 MB, peak memory is 633 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.959768s wall, 1.968750s user + 0.093750s system = 2.062500s CPU (105.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 449 MB, peak memory is 633 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.526398s wall, 0.250000s user + 0.109375s system = 0.359375s CPU (5.5%)

RUN-1004 : used memory is 508 MB, reserved memory is 479 MB, peak memory is 633 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.055605s wall, 2.343750s user + 0.234375s system = 2.578125s CPU (28.5%)

RUN-1004 : used memory is 386 MB, reserved memory is 353 MB, peak memory is 633 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 480/2 useful/useless nets, 446/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 145 distributor mux.
SYN-1016 : Merged 235 instances.
SYN-1015 : Optimize round 1, 469 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 250/89 useful/useless nets, 216/170 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 178 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/0 useful/useless nets, 216/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          151
  #and                 26
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                114
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |37     |114    |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 261/0 useful/useless nets, 228/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 372/0 useful/useless nets, 339/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 348/0 useful/useless nets, 315/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 400/0 useful/useless nets, 367/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.60), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 203 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 276/0 useful/useless nets, 243/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 113 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 73 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (73 nodes)...
SYN-4004 : #1: Packed 17 SEQ (161 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 56 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 139/162 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                  113   out of  19600    0.58%
#le                   167
  #lut only            54   out of    167   32.34%
  #reg only            56   out of    167   33.53%
  #lut&reg             57   out of    167   34.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |167   |111   |113   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (71 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 95 instances
RUN-1001 : 43 mslices, 43 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 214 nets
RUN-1001 : 150 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 93 instances, 86 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 793, tnet num: 212, tinst num: 93, tnode num: 1070, tedge num: 1303.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 212 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 277 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023076s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (135.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 52030.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(647): len = 35041.6, overlap = 0
PHY-3002 : Step(648): len = 24383.9, overlap = 0
PHY-3002 : Step(649): len = 19405.8, overlap = 0
PHY-3002 : Step(650): len = 15606.3, overlap = 0
PHY-3002 : Step(651): len = 13908.3, overlap = 0
PHY-3002 : Step(652): len = 12373.4, overlap = 0
PHY-3002 : Step(653): len = 10858.7, overlap = 0
PHY-3002 : Step(654): len = 9332, overlap = 0
PHY-3002 : Step(655): len = 8589.6, overlap = 0
PHY-3002 : Step(656): len = 7874.1, overlap = 0
PHY-3002 : Step(657): len = 7578.9, overlap = 0
PHY-3002 : Step(658): len = 7195.2, overlap = 0
PHY-3002 : Step(659): len = 6807.7, overlap = 0
PHY-3002 : Step(660): len = 6379.6, overlap = 0
PHY-3002 : Step(661): len = 5973, overlap = 0
PHY-3002 : Step(662): len = 5665.9, overlap = 0
PHY-3002 : Step(663): len = 5468.9, overlap = 0
PHY-3002 : Step(664): len = 5402.4, overlap = 0
PHY-3002 : Step(665): len = 5298.3, overlap = 0
PHY-3002 : Step(666): len = 5324.5, overlap = 0
PHY-3002 : Step(667): len = 5440.5, overlap = 0
PHY-3002 : Step(668): len = 5223.7, overlap = 0
PHY-3002 : Step(669): len = 5071.5, overlap = 0
PHY-3002 : Step(670): len = 5036.2, overlap = 0
PHY-3002 : Step(671): len = 5076.6, overlap = 0
PHY-3002 : Step(672): len = 4928.1, overlap = 0
PHY-3002 : Step(673): len = 4872.9, overlap = 0
PHY-3002 : Step(674): len = 4812.4, overlap = 0
PHY-3002 : Step(675): len = 4802.8, overlap = 0
PHY-3002 : Step(676): len = 4802.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005880s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (531.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(677): len = 4761.9, overlap = 2
PHY-3002 : Step(678): len = 4752, overlap = 2
PHY-3002 : Step(679): len = 4755.7, overlap = 1.75
PHY-3002 : Step(680): len = 4750.6, overlap = 0.75
PHY-3002 : Step(681): len = 4654.3, overlap = 0
PHY-3002 : Step(682): len = 4426.5, overlap = 1
PHY-3002 : Step(683): len = 4374.6, overlap = 1
PHY-3002 : Step(684): len = 4388.2, overlap = 0.25
PHY-3002 : Step(685): len = 4467.2, overlap = 0
PHY-3002 : Step(686): len = 4439.2, overlap = 0.75
PHY-3002 : Step(687): len = 4356.9, overlap = 0.5
PHY-3002 : Step(688): len = 4424.3, overlap = 0
PHY-3002 : Step(689): len = 4376.7, overlap = 0
PHY-3002 : Step(690): len = 4341.2, overlap = 0
PHY-3002 : Step(691): len = 4330.2, overlap = 0
PHY-3002 : Step(692): len = 4307.3, overlap = 0
PHY-3002 : Step(693): len = 4282.9, overlap = 0
PHY-3002 : Step(694): len = 4193.2, overlap = 0
PHY-3002 : Step(695): len = 4101.2, overlap = 0
PHY-3002 : Step(696): len = 4118.5, overlap = 0
PHY-3002 : Step(697): len = 4035.7, overlap = 0
PHY-3002 : Step(698): len = 4008.6, overlap = 0
PHY-3002 : Step(699): len = 3916.7, overlap = 0
PHY-3002 : Step(700): len = 3874.2, overlap = 0.75
PHY-3002 : Step(701): len = 3894.9, overlap = 0
PHY-3002 : Step(702): len = 3759.7, overlap = 0
PHY-3002 : Step(703): len = 3729.5, overlap = 0
PHY-3002 : Step(704): len = 3692.4, overlap = 0
PHY-3002 : Step(705): len = 3657.1, overlap = 0
PHY-3002 : Step(706): len = 3668, overlap = 0.25
PHY-3002 : Step(707): len = 3684.6, overlap = 0
PHY-3002 : Step(708): len = 3628.8, overlap = 0
PHY-3002 : Step(709): len = 3455.2, overlap = 0
PHY-3002 : Step(710): len = 3363, overlap = 0
PHY-3002 : Step(711): len = 3286.3, overlap = 0
PHY-3002 : Step(712): len = 3134, overlap = 0
PHY-3002 : Step(713): len = 3014, overlap = 0
PHY-3002 : Step(714): len = 2912.9, overlap = 0
PHY-3002 : Step(715): len = 2856.7, overlap = 0
PHY-3002 : Step(716): len = 2778.6, overlap = 0
PHY-3002 : Step(717): len = 2628.6, overlap = 0
PHY-3002 : Step(718): len = 2617, overlap = 0
PHY-3002 : Step(719): len = 2491.2, overlap = 1.5
PHY-3002 : Step(720): len = 2388.1, overlap = 0.5
PHY-3002 : Step(721): len = 2277, overlap = 0
PHY-3002 : Step(722): len = 2242.4, overlap = 0
PHY-3002 : Step(723): len = 2349.2, overlap = 0
PHY-3002 : Step(724): len = 2241.8, overlap = 0
PHY-3002 : Step(725): len = 2160.1, overlap = 0
PHY-3002 : Step(726): len = 2074.2, overlap = 0
PHY-3002 : Step(727): len = 2054.7, overlap = 0.25
PHY-3002 : Step(728): len = 2062.2, overlap = 1.25
PHY-3002 : Step(729): len = 2081.6, overlap = 1.25
PHY-3002 : Step(730): len = 2044.5, overlap = 1.25
PHY-3002 : Step(731): len = 1987.8, overlap = 1.25
PHY-3002 : Step(732): len = 1935, overlap = 0.75
PHY-3002 : Step(733): len = 1919.4, overlap = 0
PHY-3002 : Step(734): len = 1903.6, overlap = 0
PHY-3002 : Step(735): len = 1901.4, overlap = 0.75
PHY-3002 : Step(736): len = 1848, overlap = 0.5
PHY-3002 : Step(737): len = 1817.6, overlap = 1
PHY-3002 : Step(738): len = 1824.5, overlap = 1.25
PHY-3002 : Step(739): len = 1850.5, overlap = 1.5
PHY-3002 : Step(740): len = 1783.8, overlap = 1.25
PHY-3002 : Step(741): len = 1770.9, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000395356
PHY-3002 : Step(742): len = 1733.2, overlap = 1.25
PHY-3002 : Step(743): len = 1748.9, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000790712
PHY-3002 : Step(744): len = 1724.9, overlap = 1.25
PHY-3002 : Step(745): len = 1724.9, overlap = 1.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.13697e-06
PHY-3002 : Step(746): len = 1720.2, overlap = 6.75
PHY-3002 : Step(747): len = 1720.2, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012414s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994735
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00148926
PHY-3002 : Step(748): len = 3634.3, overlap = 1.25
PHY-3002 : Step(749): len = 3104.1, overlap = 3.5
PHY-3002 : Step(750): len = 2919.4, overlap = 3.5
PHY-3002 : Step(751): len = 2685.5, overlap = 3.75
PHY-3002 : Step(752): len = 2576.5, overlap = 3.75
PHY-3002 : Step(753): len = 2484.2, overlap = 5.25
PHY-3002 : Step(754): len = 2444.8, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00297851
PHY-3002 : Step(755): len = 2479.3, overlap = 4.5
PHY-3002 : Step(756): len = 2487.2, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00595703
PHY-3002 : Step(757): len = 2472.6, overlap = 4.25
PHY-3002 : Step(758): len = 2472.6, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007106s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3289.2, Over = 0
PHY-3001 : Final: Len = 3289.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4768, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 4968, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 5000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018296s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (170.8%)

RUN-1003 : finish command "place" in  1.958218s wall, 2.359375s user + 1.000000s system = 3.359375s CPU (171.6%)

RUN-1004 : used memory is 367 MB, reserved memory is 351 MB, peak memory is 633 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 92 to 67
PHY-1001 : Pin misalignment score is improved from 67 to 67
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 95 instances
RUN-1001 : 43 mslices, 43 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 214 nets
RUN-1001 : 150 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4768, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 4968, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 5000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025067s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.7%)

PHY-1001 : End global routing;  0.122306s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.012289s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000070s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 14096, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.092571s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (118.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 14096, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007905s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (197.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 14096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14096
PHY-1001 : End DR Iter 2; 0.009389s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (166.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.432158s wall, 1.250000s user + 0.187500s system = 1.437500s CPU (100.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.670939s wall, 1.484375s user + 0.187500s system = 1.671875s CPU (100.1%)

RUN-1004 : used memory is 418 MB, reserved memory is 400 MB, peak memory is 633 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                  113   out of  19600    0.58%
#le                   167
  #lut only            54   out of    167   32.34%
  #reg only            56   out of    167   33.53%
  #lut&reg             57   out of    167   34.13%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 95
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 214, pip num: 1529
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 148 valid insts, and 3936 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.074214s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (180.4%)

RUN-1004 : used memory is 422 MB, reserved memory is 402 MB, peak memory is 633 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 2498 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 625/317 useful/useless nets, 456/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 872 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.59), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1950, tnet num: 607, tinst num: 251, tnode num: 2645, tedge num: 3613.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.067429s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (115.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 151315
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(759): len = 129333, overlap = 0
PHY-3002 : Step(760): len = 118642, overlap = 0
PHY-3002 : Step(761): len = 111018, overlap = 0
PHY-3002 : Step(762): len = 105323, overlap = 0
PHY-3002 : Step(763): len = 99572.8, overlap = 0
PHY-3002 : Step(764): len = 95040.7, overlap = 0
PHY-3002 : Step(765): len = 90059.3, overlap = 0
PHY-3002 : Step(766): len = 86111.5, overlap = 0
PHY-3002 : Step(767): len = 81985, overlap = 0
PHY-3002 : Step(768): len = 78103.6, overlap = 0
PHY-3002 : Step(769): len = 74592.1, overlap = 0
PHY-3002 : Step(770): len = 70772.7, overlap = 0
PHY-3002 : Step(771): len = 67772.5, overlap = 0
PHY-3002 : Step(772): len = 64068.8, overlap = 0
PHY-3002 : Step(773): len = 60892.9, overlap = 0
PHY-3002 : Step(774): len = 57572.4, overlap = 0
PHY-3002 : Step(775): len = 54685.5, overlap = 0
PHY-3002 : Step(776): len = 51420.4, overlap = 0
PHY-3002 : Step(777): len = 48745.9, overlap = 0
PHY-3002 : Step(778): len = 46090.5, overlap = 0
PHY-3002 : Step(779): len = 43680.7, overlap = 0
PHY-3002 : Step(780): len = 41268.4, overlap = 0
PHY-3002 : Step(781): len = 38972.4, overlap = 0
PHY-3002 : Step(782): len = 36451.8, overlap = 0
PHY-3002 : Step(783): len = 34680.2, overlap = 0
PHY-3002 : Step(784): len = 32026, overlap = 0
PHY-3002 : Step(785): len = 30074.8, overlap = 0
PHY-3002 : Step(786): len = 28053.7, overlap = 0
PHY-3002 : Step(787): len = 26152.7, overlap = 0
PHY-3002 : Step(788): len = 24591.2, overlap = 0
PHY-3002 : Step(789): len = 22398.6, overlap = 0
PHY-3002 : Step(790): len = 20577.6, overlap = 0.75
PHY-3002 : Step(791): len = 19264.2, overlap = 0.5
PHY-3002 : Step(792): len = 16450.6, overlap = 1.75
PHY-3002 : Step(793): len = 14631.9, overlap = 4
PHY-3002 : Step(794): len = 13864.8, overlap = 4
PHY-3002 : Step(795): len = 11777.4, overlap = 6
PHY-3002 : Step(796): len = 11066, overlap = 7
PHY-3002 : Step(797): len = 10559.7, overlap = 7.5
PHY-3002 : Step(798): len = 9984.3, overlap = 4.5
PHY-3002 : Step(799): len = 9671, overlap = 3.75
PHY-3002 : Step(800): len = 9335.9, overlap = 3
PHY-3002 : Step(801): len = 9159.7, overlap = 2
PHY-3002 : Step(802): len = 8888.1, overlap = 2
PHY-3002 : Step(803): len = 8230.7, overlap = 2.75
PHY-3002 : Step(804): len = 7942, overlap = 3
PHY-3002 : Step(805): len = 7791.7, overlap = 4.25
PHY-3002 : Step(806): len = 7391.4, overlap = 6
PHY-3002 : Step(807): len = 7050.7, overlap = 8
PHY-3002 : Step(808): len = 6953.8, overlap = 10.5
PHY-3002 : Step(809): len = 6828.5, overlap = 11
PHY-3002 : Step(810): len = 6346.7, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344518
PHY-3002 : Step(811): len = 6245.7, overlap = 10.5
PHY-3002 : Step(812): len = 6277.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000689035
PHY-3002 : Step(813): len = 6070.8, overlap = 9.25
PHY-3002 : Step(814): len = 6024.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004745s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05219e-06
PHY-3002 : Step(815): len = 5932.1, overlap = 18.75
PHY-3002 : Step(816): len = 5932.1, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10438e-06
PHY-3002 : Step(817): len = 5909, overlap = 18.75
PHY-3002 : Step(818): len = 5936.4, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20877e-06
PHY-3002 : Step(819): len = 5878.7, overlap = 18.75
PHY-3002 : Step(820): len = 5878.7, overlap = 18.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27416e-06
PHY-3002 : Step(821): len = 5908.1, overlap = 24
PHY-3002 : Step(822): len = 5908.1, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54832e-06
PHY-3002 : Step(823): len = 5885.7, overlap = 24
PHY-3002 : Step(824): len = 6001, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03795e-06
PHY-3002 : Step(825): len = 5853.8, overlap = 23.5
PHY-3002 : Step(826): len = 6630.4, overlap = 23
PHY-3002 : Step(827): len = 6678.7, overlap = 21
PHY-3002 : Step(828): len = 6638.2, overlap = 21
PHY-3002 : Step(829): len = 6648.3, overlap = 21
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.40759e-05
PHY-3002 : Step(830): len = 6687.6, overlap = 21
PHY-3002 : Step(831): len = 6890.6, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.25614e-05
PHY-3002 : Step(832): len = 7026.9, overlap = 20.25
PHY-3002 : Step(833): len = 8131, overlap = 16.5
PHY-3002 : Step(834): len = 8669.1, overlap = 15
PHY-3002 : Step(835): len = 9050.8, overlap = 14.25
PHY-3002 : Step(836): len = 9466, overlap = 11.75
PHY-3002 : Step(837): len = 9956.8, overlap = 9.75
PHY-3002 : Step(838): len = 10143.5, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.51229e-05
PHY-3002 : Step(839): len = 10374.9, overlap = 8.25
PHY-3002 : Step(840): len = 11372, overlap = 8
PHY-3002 : Step(841): len = 11736.2, overlap = 7.25
PHY-3002 : Step(842): len = 11621.9, overlap = 7
PHY-3002 : Step(843): len = 11454.5, overlap = 7.5
PHY-3002 : Step(844): len = 11366.1, overlap = 7.5
PHY-3002 : Step(845): len = 11247.2, overlap = 7.5
PHY-3002 : Step(846): len = 11116.5, overlap = 7.25
PHY-3002 : Step(847): len = 11094.5, overlap = 7.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.02457e-05
PHY-3002 : Step(848): len = 11494.7, overlap = 7.5
PHY-3002 : Step(849): len = 11612.6, overlap = 7.25
PHY-3002 : Step(850): len = 11730.1, overlap = 6.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000180491
PHY-3002 : Step(851): len = 12292.1, overlap = 6
PHY-3002 : Step(852): len = 12522.9, overlap = 6
PHY-3002 : Step(853): len = 12550.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049690s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (125.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000953172
PHY-3002 : Step(854): len = 16409.8, overlap = 3.75
PHY-3002 : Step(855): len = 15492.2, overlap = 4
PHY-3002 : Step(856): len = 14601.3, overlap = 5.25
PHY-3002 : Step(857): len = 14115.5, overlap = 4.75
PHY-3002 : Step(858): len = 13942.4, overlap = 5
PHY-3002 : Step(859): len = 13903.2, overlap = 6.25
PHY-3002 : Step(860): len = 13816.6, overlap = 7
PHY-3002 : Step(861): len = 13780.1, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00189355
PHY-3002 : Step(862): len = 13933.1, overlap = 7.25
PHY-3002 : Step(863): len = 13948.4, overlap = 6.5
PHY-3002 : Step(864): len = 13948.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00378709
PHY-3002 : Step(865): len = 14008.8, overlap = 6.5
PHY-3002 : Step(866): len = 14032.8, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007748s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15506.2, Over = 0
PHY-3001 : Final: Len = 15506.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019330s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.8%)

RUN-1003 : finish command "place" in  2.350042s wall, 3.250000s user + 1.328125s system = 4.578125s CPU (194.8%)

RUN-1004 : used memory is 424 MB, reserved memory is 405 MB, peak memory is 633 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 84 to 62
PHY-1001 : Pin misalignment score is improved from 62 to 64
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025514s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (122.5%)

PHY-1001 : End global routing;  0.116620s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (107.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023711s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (197.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 49424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.281708s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (166.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012707s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49456
PHY-1001 : End DR Iter 2; 0.012816s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.713518s wall, 1.812500s user + 0.156250s system = 1.968750s CPU (114.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.956914s wall, 2.062500s user + 0.187500s system = 2.250000s CPU (115.0%)

RUN-1004 : used memory is 457 MB, reserved memory is 437 MB, peak memory is 650 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4236
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 464 valid insts, and 10958 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.165055s wall, 5.265625s user + 0.109375s system = 5.375000s CPU (248.3%)

RUN-1004 : used memory is 458 MB, reserved memory is 437 MB, peak memory is 650 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 2498 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 625/317 useful/useless nets, 456/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 872 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.59), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1950, tnet num: 607, tinst num: 251, tnode num: 2645, tedge num: 3613.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068914s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 151315
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(867): len = 129333, overlap = 0
PHY-3002 : Step(868): len = 118642, overlap = 0
PHY-3002 : Step(869): len = 111018, overlap = 0
PHY-3002 : Step(870): len = 105323, overlap = 0
PHY-3002 : Step(871): len = 99572.8, overlap = 0
PHY-3002 : Step(872): len = 95040.7, overlap = 0
PHY-3002 : Step(873): len = 90059.3, overlap = 0
PHY-3002 : Step(874): len = 86111.5, overlap = 0
PHY-3002 : Step(875): len = 81985, overlap = 0
PHY-3002 : Step(876): len = 78103.6, overlap = 0
PHY-3002 : Step(877): len = 74592.1, overlap = 0
PHY-3002 : Step(878): len = 70772.7, overlap = 0
PHY-3002 : Step(879): len = 67772.5, overlap = 0
PHY-3002 : Step(880): len = 64068.8, overlap = 0
PHY-3002 : Step(881): len = 60892.9, overlap = 0
PHY-3002 : Step(882): len = 57572.4, overlap = 0
PHY-3002 : Step(883): len = 54685.5, overlap = 0
PHY-3002 : Step(884): len = 51420.4, overlap = 0
PHY-3002 : Step(885): len = 48745.9, overlap = 0
PHY-3002 : Step(886): len = 46090.5, overlap = 0
PHY-3002 : Step(887): len = 43680.7, overlap = 0
PHY-3002 : Step(888): len = 41268.4, overlap = 0
PHY-3002 : Step(889): len = 38972.4, overlap = 0
PHY-3002 : Step(890): len = 36451.8, overlap = 0
PHY-3002 : Step(891): len = 34680.2, overlap = 0
PHY-3002 : Step(892): len = 32026, overlap = 0
PHY-3002 : Step(893): len = 30074.8, overlap = 0
PHY-3002 : Step(894): len = 28053.7, overlap = 0
PHY-3002 : Step(895): len = 26152.7, overlap = 0
PHY-3002 : Step(896): len = 24591.2, overlap = 0
PHY-3002 : Step(897): len = 22398.6, overlap = 0
PHY-3002 : Step(898): len = 20577.6, overlap = 0.75
PHY-3002 : Step(899): len = 19264.2, overlap = 0.5
PHY-3002 : Step(900): len = 16450.6, overlap = 1.75
PHY-3002 : Step(901): len = 14631.9, overlap = 4
PHY-3002 : Step(902): len = 13864.8, overlap = 4
PHY-3002 : Step(903): len = 11777.4, overlap = 6
PHY-3002 : Step(904): len = 11066, overlap = 7
PHY-3002 : Step(905): len = 10559.7, overlap = 7.5
PHY-3002 : Step(906): len = 9984.3, overlap = 4.5
PHY-3002 : Step(907): len = 9671, overlap = 3.75
PHY-3002 : Step(908): len = 9335.9, overlap = 3
PHY-3002 : Step(909): len = 9159.7, overlap = 2
PHY-3002 : Step(910): len = 8888.1, overlap = 2
PHY-3002 : Step(911): len = 8230.7, overlap = 2.75
PHY-3002 : Step(912): len = 7942, overlap = 3
PHY-3002 : Step(913): len = 7791.7, overlap = 4.25
PHY-3002 : Step(914): len = 7391.4, overlap = 6
PHY-3002 : Step(915): len = 7050.7, overlap = 8
PHY-3002 : Step(916): len = 6953.8, overlap = 10.5
PHY-3002 : Step(917): len = 6828.5, overlap = 11
PHY-3002 : Step(918): len = 6346.7, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344518
PHY-3002 : Step(919): len = 6245.7, overlap = 10.5
PHY-3002 : Step(920): len = 6277.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000689035
PHY-3002 : Step(921): len = 6070.8, overlap = 9.25
PHY-3002 : Step(922): len = 6024.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005483s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05219e-06
PHY-3002 : Step(923): len = 5932.1, overlap = 18.75
PHY-3002 : Step(924): len = 5932.1, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10438e-06
PHY-3002 : Step(925): len = 5909, overlap = 18.75
PHY-3002 : Step(926): len = 5936.4, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20877e-06
PHY-3002 : Step(927): len = 5878.7, overlap = 18.75
PHY-3002 : Step(928): len = 5878.7, overlap = 18.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27416e-06
PHY-3002 : Step(929): len = 5908.1, overlap = 24
PHY-3002 : Step(930): len = 5908.1, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54832e-06
PHY-3002 : Step(931): len = 5885.7, overlap = 24
PHY-3002 : Step(932): len = 6001, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03795e-06
PHY-3002 : Step(933): len = 5853.8, overlap = 23.5
PHY-3002 : Step(934): len = 6630.4, overlap = 23
PHY-3002 : Step(935): len = 6678.7, overlap = 21
PHY-3002 : Step(936): len = 6638.2, overlap = 21
PHY-3002 : Step(937): len = 6648.3, overlap = 21
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.40759e-05
PHY-3002 : Step(938): len = 6687.6, overlap = 21
PHY-3002 : Step(939): len = 6890.6, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.25614e-05
PHY-3002 : Step(940): len = 7026.9, overlap = 20.25
PHY-3002 : Step(941): len = 8131, overlap = 16.5
PHY-3002 : Step(942): len = 8669.1, overlap = 15
PHY-3002 : Step(943): len = 9050.8, overlap = 14.25
PHY-3002 : Step(944): len = 9466, overlap = 11.75
PHY-3002 : Step(945): len = 9956.8, overlap = 9.75
PHY-3002 : Step(946): len = 10143.5, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.51229e-05
PHY-3002 : Step(947): len = 10374.9, overlap = 8.25
PHY-3002 : Step(948): len = 11372, overlap = 8
PHY-3002 : Step(949): len = 11736.2, overlap = 7.25
PHY-3002 : Step(950): len = 11621.9, overlap = 7
PHY-3002 : Step(951): len = 11454.5, overlap = 7.5
PHY-3002 : Step(952): len = 11366.1, overlap = 7.5
PHY-3002 : Step(953): len = 11247.2, overlap = 7.5
PHY-3002 : Step(954): len = 11116.5, overlap = 7.25
PHY-3002 : Step(955): len = 11094.5, overlap = 7.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.02457e-05
PHY-3002 : Step(956): len = 11494.7, overlap = 7.5
PHY-3002 : Step(957): len = 11612.6, overlap = 7.25
PHY-3002 : Step(958): len = 11730.1, overlap = 6.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000180491
PHY-3002 : Step(959): len = 12292.1, overlap = 6
PHY-3002 : Step(960): len = 12522.9, overlap = 6
PHY-3002 : Step(961): len = 12550.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048879s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (95.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000953172
PHY-3002 : Step(962): len = 16409.8, overlap = 3.75
PHY-3002 : Step(963): len = 15492.2, overlap = 4
PHY-3002 : Step(964): len = 14601.3, overlap = 5.25
PHY-3002 : Step(965): len = 14115.5, overlap = 4.75
PHY-3002 : Step(966): len = 13942.4, overlap = 5
PHY-3002 : Step(967): len = 13903.2, overlap = 6.25
PHY-3002 : Step(968): len = 13816.6, overlap = 7
PHY-3002 : Step(969): len = 13780.1, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00189355
PHY-3002 : Step(970): len = 13933.1, overlap = 7.25
PHY-3002 : Step(971): len = 13948.4, overlap = 6.5
PHY-3002 : Step(972): len = 13948.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00378709
PHY-3002 : Step(973): len = 14008.8, overlap = 6.5
PHY-3002 : Step(974): len = 14032.8, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007792s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15506.2, Over = 0
PHY-3001 : Final: Len = 15506.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025943s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.5%)

RUN-1003 : finish command "place" in  2.210683s wall, 2.671875s user + 1.203125s system = 3.875000s CPU (175.3%)

RUN-1004 : used memory is 457 MB, reserved memory is 436 MB, peak memory is 650 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 84 to 62
PHY-1001 : Pin misalignment score is improved from 62 to 64
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024584s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (254.2%)

PHY-1001 : End global routing;  0.129647s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (144.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023599s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 49424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.276716s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (124.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012401s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (252.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49456
PHY-1001 : End DR Iter 2; 0.012022s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (259.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.756275s wall, 1.593750s user + 0.250000s system = 1.843750s CPU (105.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.020843s wall, 1.875000s user + 0.265625s system = 2.140625s CPU (105.9%)

RUN-1004 : used memory is 461 MB, reserved memory is 440 MB, peak memory is 662 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4235
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 464 valid insts, and 10956 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.159282s wall, 5.046875s user + 0.109375s system = 5.156250s CPU (238.8%)

RUN-1004 : used memory is 463 MB, reserved memory is 441 MB, peak memory is 662 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.029762s wall, 1.968750s user + 0.171875s system = 2.140625s CPU (105.5%)

RUN-1004 : used memory is 531 MB, reserved memory is 510 MB, peak memory is 662 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.536034s wall, 0.312500s user + 0.078125s system = 0.390625s CPU (6.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 541 MB, peak memory is 662 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.119873s wall, 2.484375s user + 0.265625s system = 2.750000s CPU (30.2%)

RUN-1004 : used memory is 497 MB, reserved memory is 477 MB, peak memory is 662 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 728/42 useful/useless nets, 694/40 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 305 distributor mux.
SYN-1016 : Merged 456 instances.
SYN-1015 : Optimize round 1, 986 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 304/141 useful/useless nets, 270/319 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 331 better
SYN-1014 : Optimize round 3
SYN-1032 : 304/0 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          202
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |162    |22     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 315/0 useful/useless nets, 282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 450/0 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 424/0 useful/useless nets, 391/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 476/0 useful/useless nets, 443/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 88 (3.64), #lev = 3 (2.32)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 22 SEQ (352 nodes)...
SYN-4005 : Packed 22 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/210 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |215   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 119 instances, 112 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 969, tnet num: 265, tinst num: 119, tnode num: 1346, tedge num: 1571.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028822s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (162.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62596.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(975): len = 45463.3, overlap = 0
PHY-3002 : Step(976): len = 36435.4, overlap = 0
PHY-3002 : Step(977): len = 30868.3, overlap = 0
PHY-3002 : Step(978): len = 26308.9, overlap = 0
PHY-3002 : Step(979): len = 22945.6, overlap = 0
PHY-3002 : Step(980): len = 20996.5, overlap = 0
PHY-3002 : Step(981): len = 19288.6, overlap = 0
PHY-3002 : Step(982): len = 17778.2, overlap = 0
PHY-3002 : Step(983): len = 16230.3, overlap = 0
PHY-3002 : Step(984): len = 14761.7, overlap = 0
PHY-3002 : Step(985): len = 13514.4, overlap = 0
PHY-3002 : Step(986): len = 12228.4, overlap = 0
PHY-3002 : Step(987): len = 11259, overlap = 0
PHY-3002 : Step(988): len = 10399.2, overlap = 0
PHY-3002 : Step(989): len = 9187, overlap = 0
PHY-3002 : Step(990): len = 8587.8, overlap = 0
PHY-3002 : Step(991): len = 8269.2, overlap = 0
PHY-3002 : Step(992): len = 7529.8, overlap = 0
PHY-3002 : Step(993): len = 7243.6, overlap = 0
PHY-3002 : Step(994): len = 7077.1, overlap = 0
PHY-3002 : Step(995): len = 6587.2, overlap = 0
PHY-3002 : Step(996): len = 6397.2, overlap = 0
PHY-3002 : Step(997): len = 6160.2, overlap = 0
PHY-3002 : Step(998): len = 6110.9, overlap = 0
PHY-3002 : Step(999): len = 5876.6, overlap = 0
PHY-3002 : Step(1000): len = 5815.5, overlap = 0
PHY-3002 : Step(1001): len = 5610, overlap = 0
PHY-3002 : Step(1002): len = 5591.6, overlap = 0
PHY-3002 : Step(1003): len = 5591.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004648s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1004): len = 5533.9, overlap = 4.25
PHY-3002 : Step(1005): len = 5522.9, overlap = 4.25
PHY-3002 : Step(1006): len = 5523.4, overlap = 4.25
PHY-3002 : Step(1007): len = 5432.8, overlap = 5.25
PHY-3002 : Step(1008): len = 5396.6, overlap = 5.75
PHY-3002 : Step(1009): len = 5329.2, overlap = 5.75
PHY-3002 : Step(1010): len = 5301.6, overlap = 7
PHY-3002 : Step(1011): len = 5312.8, overlap = 10
PHY-3002 : Step(1012): len = 5219.3, overlap = 11.75
PHY-3002 : Step(1013): len = 5149.4, overlap = 11.25
PHY-3002 : Step(1014): len = 5081.7, overlap = 11.25
PHY-3002 : Step(1015): len = 5029.2, overlap = 11
PHY-3002 : Step(1016): len = 4989.6, overlap = 10.75
PHY-3002 : Step(1017): len = 4893.6, overlap = 10.75
PHY-3002 : Step(1018): len = 4873.6, overlap = 10.5
PHY-3002 : Step(1019): len = 4798.8, overlap = 9.5
PHY-3002 : Step(1020): len = 4612.4, overlap = 7.25
PHY-3002 : Step(1021): len = 4517.4, overlap = 7
PHY-3002 : Step(1022): len = 4402.9, overlap = 5.75
PHY-3002 : Step(1023): len = 4373.7, overlap = 2.75
PHY-3002 : Step(1024): len = 4188.9, overlap = 7.25
PHY-3002 : Step(1025): len = 4111.6, overlap = 12.5
PHY-3002 : Step(1026): len = 3986.9, overlap = 12.5
PHY-3002 : Step(1027): len = 3856.1, overlap = 12.5
PHY-3002 : Step(1028): len = 3773.1, overlap = 11.5
PHY-3002 : Step(1029): len = 3623.9, overlap = 11.25
PHY-3002 : Step(1030): len = 3600.2, overlap = 11.25
PHY-3002 : Step(1031): len = 3561.4, overlap = 11.25
PHY-3002 : Step(1032): len = 3559.8, overlap = 11.25
PHY-3002 : Step(1033): len = 3576.7, overlap = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.62047e-05
PHY-3002 : Step(1034): len = 3555, overlap = 16.25
PHY-3002 : Step(1035): len = 3673.5, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.24094e-05
PHY-3002 : Step(1036): len = 3771.5, overlap = 14.5
PHY-3002 : Step(1037): len = 4186.2, overlap = 12.25
PHY-3002 : Step(1038): len = 4217, overlap = 11.25
PHY-3002 : Step(1039): len = 4251.7, overlap = 10.75
PHY-3002 : Step(1040): len = 4335, overlap = 10
PHY-3002 : Step(1041): len = 4350.6, overlap = 9
PHY-3002 : Step(1042): len = 4334.3, overlap = 9
PHY-3002 : Step(1043): len = 4342, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.48189e-05
PHY-3002 : Step(1044): len = 4351.8, overlap = 9.75
PHY-3002 : Step(1045): len = 4373, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129638
PHY-3002 : Step(1046): len = 4427.2, overlap = 8.5
PHY-3002 : Step(1047): len = 4538.9, overlap = 5
PHY-3002 : Step(1048): len = 4546.2, overlap = 5.25
PHY-3002 : Step(1049): len = 4581.4, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025221s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (247.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00258499
PHY-3002 : Step(1050): len = 6099.2, overlap = 1.25
PHY-3002 : Step(1051): len = 5574.6, overlap = 2.25
PHY-3002 : Step(1052): len = 5230.3, overlap = 3.75
PHY-3002 : Step(1053): len = 5112.8, overlap = 4
PHY-3002 : Step(1054): len = 5042.6, overlap = 4.25
PHY-3002 : Step(1055): len = 4964.7, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00516998
PHY-3002 : Step(1056): len = 4953.9, overlap = 4
PHY-3002 : Step(1057): len = 4918.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.01034
PHY-3002 : Step(1058): len = 4920.6, overlap = 4.75
PHY-3002 : Step(1059): len = 4918.2, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007544s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6377.8, Over = 0
PHY-3001 : Final: Len = 6377.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018260s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (171.1%)

RUN-1003 : finish command "place" in  1.624047s wall, 2.218750s user + 0.765625s system = 2.984375s CPU (183.8%)

RUN-1004 : used memory is 493 MB, reserved memory is 477 MB, peak memory is 662 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 92 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 9480, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019380s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%)

PHY-1001 : End global routing;  0.115659s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (121.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015042s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 26944, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.169820s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (138.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 26840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26840
PHY-1001 : End DR Iter 1; 0.010006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.483094s wall, 1.453125s user + 0.125000s system = 1.578125s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.720236s wall, 1.718750s user + 0.125000s system = 1.843750s CPU (107.2%)

RUN-1004 : used memory is 501 MB, reserved memory is 485 MB, peak memory is 699 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 121
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 2226
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 382 valid insts, and 5321 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.520574s wall, 3.703125s user + 0.062500s system = 3.765625s CPU (247.6%)

RUN-1004 : used memory is 501 MB, reserved memory is 486 MB, peak memory is 699 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.866584s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (93.8%)

RUN-1004 : used memory is 536 MB, reserved memory is 519 MB, peak memory is 699 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.571598s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (4.3%)

RUN-1004 : used memory is 558 MB, reserved memory is 543 MB, peak memory is 699 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.994585s wall, 2.015625s user + 0.187500s system = 2.203125s CPU (24.5%)

RUN-1004 : used memory is 498 MB, reserved memory is 482 MB, peak memory is 699 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 520/2 useful/useless nets, 486/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 177 distributor mux.
SYN-1016 : Merged 275 instances.
SYN-1015 : Optimize round 1, 549 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 258/97 useful/useless nets, 224/194 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 202 better
SYN-1014 : Optimize round 3
SYN-1032 : 258/0 useful/useless nets, 224/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          159
  #and                 26
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                122
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |37     |122    |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 269/0 useful/useless nets, 236/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 380/0 useful/useless nets, 347/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 356/0 useful/useless nets, 323/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 408/0 useful/useless nets, 375/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.60), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 203 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 284/0 useful/useless nets, 251/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 121 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 81 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (81 nodes)...
SYN-4004 : #1: Packed 17 SEQ (177 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 64 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 147/170 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                  121   out of  19600    0.62%
#le                   175
  #lut only            54   out of    175   30.86%
  #reg only            64   out of    175   36.57%
  #lut&reg             57   out of    175   32.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |175   |111   |121   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (75 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 99 instances
RUN-1001 : 45 mslices, 45 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 222 nets
RUN-1001 : 158 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 97 instances, 90 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 817, tnet num: 220, tinst num: 97, tnode num: 1110, tedge num: 1339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 220 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 150 clock pins, and constraint 293 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023132s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58765.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1060): len = 41083, overlap = 0
PHY-3002 : Step(1061): len = 28715.8, overlap = 0
PHY-3002 : Step(1062): len = 22782.2, overlap = 0
PHY-3002 : Step(1063): len = 18170.3, overlap = 0
PHY-3002 : Step(1064): len = 15382.2, overlap = 0
PHY-3002 : Step(1065): len = 13965.7, overlap = 0
PHY-3002 : Step(1066): len = 12832.6, overlap = 0
PHY-3002 : Step(1067): len = 10977.1, overlap = 0
PHY-3002 : Step(1068): len = 9353.3, overlap = 0
PHY-3002 : Step(1069): len = 8223, overlap = 0
PHY-3002 : Step(1070): len = 7617.9, overlap = 0
PHY-3002 : Step(1071): len = 7008.2, overlap = 0
PHY-3002 : Step(1072): len = 6763.1, overlap = 0
PHY-3002 : Step(1073): len = 6342.2, overlap = 0
PHY-3002 : Step(1074): len = 5949.3, overlap = 0
PHY-3002 : Step(1075): len = 5724.3, overlap = 0
PHY-3002 : Step(1076): len = 5614.4, overlap = 0
PHY-3002 : Step(1077): len = 5516.6, overlap = 0
PHY-3002 : Step(1078): len = 5533.3, overlap = 0
PHY-3002 : Step(1079): len = 5447.9, overlap = 0
PHY-3002 : Step(1080): len = 5331.6, overlap = 0
PHY-3002 : Step(1081): len = 5316.3, overlap = 0
PHY-3002 : Step(1082): len = 5234.6, overlap = 0
PHY-3002 : Step(1083): len = 5207.9, overlap = 0
PHY-3002 : Step(1084): len = 5088.3, overlap = 0
PHY-3002 : Step(1085): len = 4957.6, overlap = 0
PHY-3002 : Step(1086): len = 4966.2, overlap = 0
PHY-3002 : Step(1087): len = 4938.1, overlap = 0
PHY-3002 : Step(1088): len = 4865, overlap = 1.25
PHY-3002 : Step(1089): len = 4727.6, overlap = 1.5
PHY-3002 : Step(1090): len = 4691.1, overlap = 1.5
PHY-3002 : Step(1091): len = 4714.7, overlap = 0
PHY-3002 : Step(1092): len = 4560.7, overlap = 0
PHY-3002 : Step(1093): len = 4530.9, overlap = 0
PHY-3002 : Step(1094): len = 4495.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004829s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1095): len = 4482.3, overlap = 0.25
PHY-3002 : Step(1096): len = 4490.6, overlap = 0.25
PHY-3002 : Step(1097): len = 4514.5, overlap = 0
PHY-3002 : Step(1098): len = 4561.5, overlap = 1.25
PHY-3002 : Step(1099): len = 4530.1, overlap = 0
PHY-3002 : Step(1100): len = 4482, overlap = 0
PHY-3002 : Step(1101): len = 4349.6, overlap = 0.25
PHY-3002 : Step(1102): len = 4271.5, overlap = 0.25
PHY-3002 : Step(1103): len = 4165, overlap = 0.25
PHY-3002 : Step(1104): len = 4046.5, overlap = 0.5
PHY-3002 : Step(1105): len = 3953.5, overlap = 0
PHY-3002 : Step(1106): len = 3874.4, overlap = 0
PHY-3002 : Step(1107): len = 4021.9, overlap = 0
PHY-3002 : Step(1108): len = 3953.3, overlap = 0
PHY-3002 : Step(1109): len = 3846.2, overlap = 0.25
PHY-3002 : Step(1110): len = 3624.5, overlap = 2.75
PHY-3002 : Step(1111): len = 3534.3, overlap = 1
PHY-3002 : Step(1112): len = 3482.2, overlap = 1
PHY-3002 : Step(1113): len = 3564.2, overlap = 0.5
PHY-3002 : Step(1114): len = 3502, overlap = 0
PHY-3002 : Step(1115): len = 3429.5, overlap = 0
PHY-3002 : Step(1116): len = 3434.8, overlap = 0
PHY-3002 : Step(1117): len = 3336.4, overlap = 0
PHY-3002 : Step(1118): len = 3327, overlap = 0
PHY-3002 : Step(1119): len = 3307, overlap = 0
PHY-3002 : Step(1120): len = 3313.7, overlap = 0
PHY-3002 : Step(1121): len = 3305.6, overlap = 0
PHY-3002 : Step(1122): len = 3306.1, overlap = 0
PHY-3002 : Step(1123): len = 3230.1, overlap = 0.5
PHY-3002 : Step(1124): len = 3214.7, overlap = 0
PHY-3002 : Step(1125): len = 3033.3, overlap = 0
PHY-3002 : Step(1126): len = 2935.9, overlap = 0
PHY-3002 : Step(1127): len = 2956.3, overlap = 0
PHY-3002 : Step(1128): len = 2898.9, overlap = 0
PHY-3002 : Step(1129): len = 2871.3, overlap = 0
PHY-3002 : Step(1130): len = 2831.6, overlap = 0.25
PHY-3002 : Step(1131): len = 2816.1, overlap = 0
PHY-3002 : Step(1132): len = 2815.8, overlap = 0
PHY-3002 : Step(1133): len = 2744.1, overlap = 0
PHY-3002 : Step(1134): len = 2730.1, overlap = 0
PHY-3002 : Step(1135): len = 2739.3, overlap = 0
PHY-3002 : Step(1136): len = 2698.7, overlap = 0
PHY-3002 : Step(1137): len = 2713.9, overlap = 0
PHY-3002 : Step(1138): len = 2717.7, overlap = 0
PHY-3002 : Step(1139): len = 2698, overlap = 0
PHY-3002 : Step(1140): len = 2680.3, overlap = 0
PHY-3002 : Step(1141): len = 2632.7, overlap = 0
PHY-3002 : Step(1142): len = 2631.5, overlap = 0
PHY-3002 : Step(1143): len = 2676.6, overlap = 0
PHY-3002 : Step(1144): len = 2532.8, overlap = 0
PHY-3002 : Step(1145): len = 2512, overlap = 0
PHY-3002 : Step(1146): len = 2469.5, overlap = 0.75
PHY-3002 : Step(1147): len = 2432.4, overlap = 0
PHY-3002 : Step(1148): len = 2380.2, overlap = 0
PHY-3002 : Step(1149): len = 2355.8, overlap = 0
PHY-3002 : Step(1150): len = 2358.6, overlap = 0
PHY-3002 : Step(1151): len = 2219.1, overlap = 0
PHY-3002 : Step(1152): len = 2135, overlap = 0
PHY-3002 : Step(1153): len = 2107.5, overlap = 0.75
PHY-3002 : Step(1154): len = 1992, overlap = 0.75
PHY-3002 : Step(1155): len = 1937.3, overlap = 0.5
PHY-3002 : Step(1156): len = 1960.2, overlap = 0
PHY-3002 : Step(1157): len = 1975.2, overlap = 1.25
PHY-3002 : Step(1158): len = 1893.5, overlap = 2.5
PHY-3002 : Step(1159): len = 1783.8, overlap = 2.25
PHY-3002 : Step(1160): len = 1763.8, overlap = 2.5
PHY-3002 : Step(1161): len = 1727.8, overlap = 2.5
PHY-3002 : Step(1162): len = 1330.6, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.86409e-05
PHY-3002 : Step(1163): len = 1265.4, overlap = 10
PHY-3002 : Step(1164): len = 1461.7, overlap = 10
PHY-3002 : Step(1165): len = 1454.2, overlap = 10
PHY-3002 : Step(1166): len = 1395.2, overlap = 10
PHY-3002 : Step(1167): len = 1424.9, overlap = 10
PHY-3002 : Step(1168): len = 1394.8, overlap = 10
PHY-3002 : Step(1169): len = 1348.5, overlap = 10
PHY-3002 : Step(1170): len = 1356.4, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.72818e-05
PHY-3002 : Step(1171): len = 1327.6, overlap = 10
PHY-3002 : Step(1172): len = 1327.6, overlap = 10
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.9883e-05
PHY-3002 : Step(1173): len = 1347.3, overlap = 10
PHY-3002 : Step(1174): len = 1347.3, overlap = 10
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.71579e-06
PHY-3002 : Step(1175): len = 1329.8, overlap = 14.25
PHY-3002 : Step(1176): len = 1329.8, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010512s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000486841
PHY-3002 : Step(1177): len = 4694.5, overlap = 2
PHY-3002 : Step(1178): len = 4647.3, overlap = 2
PHY-3002 : Step(1179): len = 4100, overlap = 2.75
PHY-3002 : Step(1180): len = 3811.5, overlap = 4.75
PHY-3002 : Step(1181): len = 3383.8, overlap = 4.25
PHY-3002 : Step(1182): len = 3210.8, overlap = 4.25
PHY-3002 : Step(1183): len = 3161.3, overlap = 3.5
PHY-3002 : Step(1184): len = 3085.3, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000865532
PHY-3002 : Step(1185): len = 3173, overlap = 3.75
PHY-3002 : Step(1186): len = 3245.3, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00173106
PHY-3002 : Step(1187): len = 3298.3, overlap = 3
PHY-3002 : Step(1188): len = 3354.9, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007523s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (207.7%)

PHY-3001 : Legalized: Len = 4180.8, Over = 0
PHY-3001 : Final: Len = 4180.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5136, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 5304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016252s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (96.1%)

RUN-1003 : finish command "place" in  2.012264s wall, 2.296875s user + 0.906250s system = 3.203125s CPU (159.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 462 MB, peak memory is 699 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 92 to 64
PHY-1001 : Pin misalignment score is improved from 64 to 65
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 99 instances
RUN-1001 : 45 mslices, 45 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 222 nets
RUN-1001 : 158 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5136, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 5304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019115s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (163.5%)

PHY-1001 : End global routing;  0.111222s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (112.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007757s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 14320, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.102784s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (182.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 14288, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.009285s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (336.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 14312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14312
PHY-1001 : End DR Iter 2; 0.008504s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.413113s wall, 1.390625s user + 0.125000s system = 1.515625s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.641378s wall, 1.609375s user + 0.140625s system = 1.750000s CPU (106.6%)

RUN-1004 : used memory is 492 MB, reserved memory is 477 MB, peak memory is 699 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                  121   out of  19600    0.62%
#le                   175
  #lut only            54   out of    175   30.86%
  #reg only            64   out of    175   36.57%
  #lut&reg             57   out of    175   32.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 99
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 222, pip num: 1549
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 158 valid insts, and 3976 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.944835s wall, 1.890625s user + 0.109375s system = 2.000000s CPU (102.8%)

RUN-1004 : used memory is 543 MB, reserved memory is 529 MB, peak memory is 699 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.576513s wall, 0.390625s user + 0.109375s system = 0.500000s CPU (7.6%)

RUN-1004 : used memory is 567 MB, reserved memory is 555 MB, peak memory is 699 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.080709s wall, 2.421875s user + 0.234375s system = 2.656250s CPU (29.3%)

RUN-1004 : used memory is 515 MB, reserved memory is 502 MB, peak memory is 699 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 520/2 useful/useless nets, 486/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 177 distributor mux.
SYN-1016 : Merged 275 instances.
SYN-1015 : Optimize round 1, 549 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 258/97 useful/useless nets, 224/194 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 202 better
SYN-1014 : Optimize round 3
SYN-1032 : 258/0 useful/useless nets, 224/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          159
  #and                 26
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                122
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |37     |122    |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 269/0 useful/useless nets, 236/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 380/0 useful/useless nets, 347/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 356/0 useful/useless nets, 323/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 408/0 useful/useless nets, 375/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.60), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 203 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 284/0 useful/useless nets, 251/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 121 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 81 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (81 nodes)...
SYN-4004 : #1: Packed 17 SEQ (177 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 64 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 147/170 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                  121   out of  19600    0.62%
#le                   175
  #lut only            54   out of    175   30.86%
  #reg only            64   out of    175   36.57%
  #lut&reg             57   out of    175   32.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |175   |111   |121   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (75 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 99 instances
RUN-1001 : 45 mslices, 45 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 222 nets
RUN-1001 : 158 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 97 instances, 90 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 817, tnet num: 220, tinst num: 97, tnode num: 1110, tedge num: 1339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 220 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 150 clock pins, and constraint 293 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031324s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (199.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58765.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.994490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1189): len = 41083, overlap = 0
PHY-3002 : Step(1190): len = 28715.8, overlap = 0
PHY-3002 : Step(1191): len = 22782.2, overlap = 0
PHY-3002 : Step(1192): len = 18170.3, overlap = 0
PHY-3002 : Step(1193): len = 15382.2, overlap = 0
PHY-3002 : Step(1194): len = 13965.7, overlap = 0
PHY-3002 : Step(1195): len = 12832.6, overlap = 0
PHY-3002 : Step(1196): len = 10977.1, overlap = 0
PHY-3002 : Step(1197): len = 9353.3, overlap = 0
PHY-3002 : Step(1198): len = 8223, overlap = 0
PHY-3002 : Step(1199): len = 7617.9, overlap = 0
PHY-3002 : Step(1200): len = 7008.2, overlap = 0
PHY-3002 : Step(1201): len = 6763.1, overlap = 0
PHY-3002 : Step(1202): len = 6342.2, overlap = 0
PHY-3002 : Step(1203): len = 5949.3, overlap = 0
PHY-3002 : Step(1204): len = 5724.3, overlap = 0
PHY-3002 : Step(1205): len = 5614.4, overlap = 0
PHY-3002 : Step(1206): len = 5516.6, overlap = 0
PHY-3002 : Step(1207): len = 5533.3, overlap = 0
PHY-3002 : Step(1208): len = 5447.9, overlap = 0
PHY-3002 : Step(1209): len = 5331.6, overlap = 0
PHY-3002 : Step(1210): len = 5316.3, overlap = 0
PHY-3002 : Step(1211): len = 5234.6, overlap = 0
PHY-3002 : Step(1212): len = 5207.9, overlap = 0
PHY-3002 : Step(1213): len = 5088.3, overlap = 0
PHY-3002 : Step(1214): len = 4957.6, overlap = 0
PHY-3002 : Step(1215): len = 4966.2, overlap = 0
PHY-3002 : Step(1216): len = 4938.1, overlap = 0
PHY-3002 : Step(1217): len = 4865, overlap = 1.25
PHY-3002 : Step(1218): len = 4727.6, overlap = 1.5
PHY-3002 : Step(1219): len = 4691.1, overlap = 1.5
PHY-3002 : Step(1220): len = 4714.7, overlap = 0
PHY-3002 : Step(1221): len = 4560.7, overlap = 0
PHY-3002 : Step(1222): len = 4530.9, overlap = 0
PHY-3002 : Step(1223): len = 4495.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005890s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1224): len = 4482.3, overlap = 0.25
PHY-3002 : Step(1225): len = 4490.6, overlap = 0.25
PHY-3002 : Step(1226): len = 4514.5, overlap = 0
PHY-3002 : Step(1227): len = 4561.5, overlap = 1.25
PHY-3002 : Step(1228): len = 4530.1, overlap = 0
PHY-3002 : Step(1229): len = 4482, overlap = 0
PHY-3002 : Step(1230): len = 4349.6, overlap = 0.25
PHY-3002 : Step(1231): len = 4271.5, overlap = 0.25
PHY-3002 : Step(1232): len = 4165, overlap = 0.25
PHY-3002 : Step(1233): len = 4046.5, overlap = 0.5
PHY-3002 : Step(1234): len = 3953.5, overlap = 0
PHY-3002 : Step(1235): len = 3874.4, overlap = 0
PHY-3002 : Step(1236): len = 4021.9, overlap = 0
PHY-3002 : Step(1237): len = 3953.3, overlap = 0
PHY-3002 : Step(1238): len = 3846.2, overlap = 0.25
PHY-3002 : Step(1239): len = 3624.5, overlap = 2.75
PHY-3002 : Step(1240): len = 3534.3, overlap = 1
PHY-3002 : Step(1241): len = 3482.2, overlap = 1
PHY-3002 : Step(1242): len = 3564.2, overlap = 0.5
PHY-3002 : Step(1243): len = 3502, overlap = 0
PHY-3002 : Step(1244): len = 3429.5, overlap = 0
PHY-3002 : Step(1245): len = 3434.8, overlap = 0
PHY-3002 : Step(1246): len = 3336.4, overlap = 0
PHY-3002 : Step(1247): len = 3327, overlap = 0
PHY-3002 : Step(1248): len = 3307, overlap = 0
PHY-3002 : Step(1249): len = 3313.7, overlap = 0
PHY-3002 : Step(1250): len = 3305.6, overlap = 0
PHY-3002 : Step(1251): len = 3306.1, overlap = 0
PHY-3002 : Step(1252): len = 3230.1, overlap = 0.5
PHY-3002 : Step(1253): len = 3214.7, overlap = 0
PHY-3002 : Step(1254): len = 3033.3, overlap = 0
PHY-3002 : Step(1255): len = 2935.9, overlap = 0
PHY-3002 : Step(1256): len = 2956.3, overlap = 0
PHY-3002 : Step(1257): len = 2898.9, overlap = 0
PHY-3002 : Step(1258): len = 2871.3, overlap = 0
PHY-3002 : Step(1259): len = 2831.6, overlap = 0.25
PHY-3002 : Step(1260): len = 2816.1, overlap = 0
PHY-3002 : Step(1261): len = 2815.8, overlap = 0
PHY-3002 : Step(1262): len = 2744.1, overlap = 0
PHY-3002 : Step(1263): len = 2730.1, overlap = 0
PHY-3002 : Step(1264): len = 2739.3, overlap = 0
PHY-3002 : Step(1265): len = 2698.7, overlap = 0
PHY-3002 : Step(1266): len = 2713.9, overlap = 0
PHY-3002 : Step(1267): len = 2717.7, overlap = 0
PHY-3002 : Step(1268): len = 2698, overlap = 0
PHY-3002 : Step(1269): len = 2680.3, overlap = 0
PHY-3002 : Step(1270): len = 2632.7, overlap = 0
PHY-3002 : Step(1271): len = 2631.5, overlap = 0
PHY-3002 : Step(1272): len = 2676.6, overlap = 0
PHY-3002 : Step(1273): len = 2532.8, overlap = 0
PHY-3002 : Step(1274): len = 2512, overlap = 0
PHY-3002 : Step(1275): len = 2469.5, overlap = 0.75
PHY-3002 : Step(1276): len = 2432.4, overlap = 0
PHY-3002 : Step(1277): len = 2380.2, overlap = 0
PHY-3002 : Step(1278): len = 2355.8, overlap = 0
PHY-3002 : Step(1279): len = 2358.6, overlap = 0
PHY-3002 : Step(1280): len = 2219.1, overlap = 0
PHY-3002 : Step(1281): len = 2135, overlap = 0
PHY-3002 : Step(1282): len = 2107.5, overlap = 0.75
PHY-3002 : Step(1283): len = 1992, overlap = 0.75
PHY-3002 : Step(1284): len = 1937.3, overlap = 0.5
PHY-3002 : Step(1285): len = 1960.2, overlap = 0
PHY-3002 : Step(1286): len = 1975.2, overlap = 1.25
PHY-3002 : Step(1287): len = 1893.5, overlap = 2.5
PHY-3002 : Step(1288): len = 1783.8, overlap = 2.25
PHY-3002 : Step(1289): len = 1763.8, overlap = 2.5
PHY-3002 : Step(1290): len = 1727.8, overlap = 2.5
PHY-3002 : Step(1291): len = 1330.6, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.86409e-05
PHY-3002 : Step(1292): len = 1265.4, overlap = 10
PHY-3002 : Step(1293): len = 1461.7, overlap = 10
PHY-3002 : Step(1294): len = 1454.2, overlap = 10
PHY-3002 : Step(1295): len = 1395.2, overlap = 10
PHY-3002 : Step(1296): len = 1424.9, overlap = 10
PHY-3002 : Step(1297): len = 1394.8, overlap = 10
PHY-3002 : Step(1298): len = 1348.5, overlap = 10
PHY-3002 : Step(1299): len = 1356.4, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.72818e-05
PHY-3002 : Step(1300): len = 1327.6, overlap = 10
PHY-3002 : Step(1301): len = 1327.6, overlap = 10
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.9883e-05
PHY-3002 : Step(1302): len = 1347.3, overlap = 10
PHY-3002 : Step(1303): len = 1347.3, overlap = 10
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.71579e-06
PHY-3002 : Step(1304): len = 1329.8, overlap = 14.25
PHY-3002 : Step(1305): len = 1329.8, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.994490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000486841
PHY-3002 : Step(1306): len = 4694.5, overlap = 2
PHY-3002 : Step(1307): len = 4647.3, overlap = 2
PHY-3002 : Step(1308): len = 4100, overlap = 2.75
PHY-3002 : Step(1309): len = 3811.5, overlap = 4.75
PHY-3002 : Step(1310): len = 3383.8, overlap = 4.25
PHY-3002 : Step(1311): len = 3210.8, overlap = 4.25
PHY-3002 : Step(1312): len = 3161.3, overlap = 3.5
PHY-3002 : Step(1313): len = 3085.3, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000865532
PHY-3002 : Step(1314): len = 3173, overlap = 3.75
PHY-3002 : Step(1315): len = 3245.3, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00173106
PHY-3002 : Step(1316): len = 3298.3, overlap = 3
PHY-3002 : Step(1317): len = 3354.9, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4180.8, Over = 0
PHY-3001 : Final: Len = 4180.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5136, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 5304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029567s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.7%)

RUN-1003 : finish command "place" in  2.085853s wall, 2.406250s user + 1.109375s system = 3.515625s CPU (168.5%)

RUN-1004 : used memory is 493 MB, reserved memory is 481 MB, peak memory is 699 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 92 to 64
PHY-1001 : Pin misalignment score is improved from 64 to 65
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 99 instances
RUN-1001 : 45 mslices, 45 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 222 nets
RUN-1001 : 158 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5136, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 5304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017934s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (174.3%)

PHY-1001 : End global routing;  0.105342s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (118.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.008624s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 76% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 14320, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.097993s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (111.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 14288, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.009644s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 14312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14312
PHY-1001 : End DR Iter 2; 0.008904s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.407929s wall, 1.250000s user + 0.140625s system = 1.390625s CPU (98.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.627533s wall, 1.484375s user + 0.171875s system = 1.656250s CPU (101.8%)

RUN-1004 : used memory is 503 MB, reserved memory is 490 MB, peak memory is 703 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                  121   out of  19600    0.62%
#le                   175
  #lut only            54   out of    175   30.86%
  #reg only            64   out of    175   36.57%
  #lut&reg             57   out of    175   32.57%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 99
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 222, pip num: 1549
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 158 valid insts, and 3976 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.906512s wall, 1.859375s user + 0.093750s system = 1.953125s CPU (102.4%)

RUN-1004 : used memory is 552 MB, reserved memory is 542 MB, peak memory is 703 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.537405s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (4.8%)

RUN-1004 : used memory is 577 MB, reserved memory is 568 MB, peak memory is 703 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.015489s wall, 2.312500s user + 0.187500s system = 2.500000s CPU (27.7%)

RUN-1004 : used memory is 470 MB, reserved memory is 459 MB, peak memory is 703 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 728/2 useful/useless nets, 694/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 305 distributor mux.
SYN-1016 : Merged 456 instances.
SYN-1015 : Optimize round 1, 906 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 304/141 useful/useless nets, 270/319 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 345 better
SYN-1014 : Optimize round 3
SYN-1032 : 160/129 useful/useless nets, 126/130 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 260 better
SYN-1014 : Optimize round 4
SYN-1032 : 159/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 169/0 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 243/0 useful/useless nets, 210/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 241/0 useful/useless nets, 208/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 293/0 useful/useless nets, 260/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 64 (3.61), #lev = 3 (2.43)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 65 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 192/0 useful/useless nets, 159/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 63 LUT to BLE ...
SYN-4008 : Packed 63 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 20 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 69/92 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   91   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    97
  #lut only            48   out of     97   49.48%
  #reg only             6   out of     97    6.19%
  #lut&reg             43   out of     97   44.33%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |97    |91    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 58 instances
RUN-1001 : 25 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 56 instances, 49 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 488, tnet num: 128, tinst num: 56, tnode num: 613, tedge num: 836.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014271s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 45826.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1318): len = 27801.1, overlap = 0
PHY-3002 : Step(1319): len = 22898, overlap = 0
PHY-3002 : Step(1320): len = 20094.2, overlap = 0
PHY-3002 : Step(1321): len = 18016.2, overlap = 0
PHY-3002 : Step(1322): len = 15832.6, overlap = 0
PHY-3002 : Step(1323): len = 13871.4, overlap = 0
PHY-3002 : Step(1324): len = 12210.7, overlap = 0
PHY-3002 : Step(1325): len = 10488, overlap = 0
PHY-3002 : Step(1326): len = 8938.3, overlap = 0
PHY-3002 : Step(1327): len = 8308.5, overlap = 0
PHY-3002 : Step(1328): len = 7748.2, overlap = 0
PHY-3002 : Step(1329): len = 7453.1, overlap = 0
PHY-3002 : Step(1330): len = 7007.8, overlap = 0
PHY-3002 : Step(1331): len = 6368, overlap = 0
PHY-3002 : Step(1332): len = 6090.1, overlap = 0
PHY-3002 : Step(1333): len = 5272.4, overlap = 0
PHY-3002 : Step(1334): len = 4683.3, overlap = 0
PHY-3002 : Step(1335): len = 4382.4, overlap = 0
PHY-3002 : Step(1336): len = 4159.3, overlap = 0
PHY-3002 : Step(1337): len = 3983, overlap = 0
PHY-3002 : Step(1338): len = 3845.3, overlap = 0
PHY-3002 : Step(1339): len = 3612.2, overlap = 0
PHY-3002 : Step(1340): len = 3482.6, overlap = 0
PHY-3002 : Step(1341): len = 3383.8, overlap = 0
PHY-3002 : Step(1342): len = 3328.7, overlap = 0
PHY-3002 : Step(1343): len = 3309.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004640s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1344): len = 3208, overlap = 0
PHY-3002 : Step(1345): len = 3170.9, overlap = 0
PHY-3002 : Step(1346): len = 3145.3, overlap = 0
PHY-3002 : Step(1347): len = 3138, overlap = 0
PHY-3002 : Step(1348): len = 3135.7, overlap = 0
PHY-3002 : Step(1349): len = 3105.4, overlap = 0
PHY-3002 : Step(1350): len = 3107.3, overlap = 0
PHY-3002 : Step(1351): len = 3106.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1352): len = 3085.9, overlap = 2.25
PHY-3002 : Step(1353): len = 3094.9, overlap = 2.5
PHY-3002 : Step(1354): len = 3094.9, overlap = 2.5
PHY-3002 : Step(1355): len = 3062.2, overlap = 2.25
PHY-3002 : Step(1356): len = 3062.2, overlap = 2.25
PHY-3002 : Step(1357): len = 3063.8, overlap = 2.25
PHY-3002 : Step(1358): len = 3063.8, overlap = 2.25
PHY-3002 : Step(1359): len = 3051.1, overlap = 2.25
PHY-3002 : Step(1360): len = 3051.1, overlap = 2.25
PHY-3002 : Step(1361): len = 3053.6, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023016s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1362): len = 4678.4, overlap = 0.75
PHY-3002 : Step(1363): len = 4210.1, overlap = 1.5
PHY-3002 : Step(1364): len = 3835.4, overlap = 1.5
PHY-3002 : Step(1365): len = 3448.7, overlap = 0.75
PHY-3002 : Step(1366): len = 3277.5, overlap = 1.25
PHY-3002 : Step(1367): len = 3230, overlap = 1.5
PHY-3002 : Step(1368): len = 3159.1, overlap = 1.25
PHY-3002 : Step(1369): len = 3159.1, overlap = 1.25
PHY-3002 : Step(1370): len = 3145.8, overlap = 1.5
PHY-3002 : Step(1371): len = 3140.1, overlap = 1.5
PHY-3002 : Step(1372): len = 3133.7, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009551s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (327.2%)

PHY-3001 : Legalized: Len = 4445.4, Over = 0
PHY-3001 : Final: Len = 4445.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 7272, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 7336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012886s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.3%)

RUN-1003 : finish command "place" in  1.190586s wall, 1.484375s user + 0.625000s system = 2.109375s CPU (177.2%)

RUN-1004 : used memory is 446 MB, reserved memory is 435 MB, peak memory is 703 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 60 to 47
PHY-1001 : Pin misalignment score is improved from 47 to 47
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 58 instances
RUN-1001 : 25 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 7272, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 7336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018255s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (85.6%)

PHY-1001 : End global routing;  0.112719s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (97.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023773s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 20288, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.203014s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (130.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20288, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007610s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 20304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20304
PHY-1001 : End DR Iter 2; 0.010439s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.573475s wall, 1.484375s user + 0.140625s system = 1.625000s CPU (103.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.800741s wall, 1.671875s user + 0.171875s system = 1.843750s CPU (102.4%)

RUN-1004 : used memory is 488 MB, reserved memory is 480 MB, peak memory is 703 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   91   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    97
  #lut only            48   out of     97   49.48%
  #reg only             6   out of     97    6.19%
  #lut&reg             43   out of     97   44.33%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 58
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 130, pip num: 1219
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 321 valid insts, and 3197 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.283175s wall, 3.000000s user + 0.062500s system = 3.062500s CPU (238.7%)

RUN-1004 : used memory is 491 MB, reserved memory is 482 MB, peak memory is 703 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.043950s wall, 1.796875s user + 0.109375s system = 1.906250s CPU (93.3%)

RUN-1004 : used memory is 554 MB, reserved memory is 547 MB, peak memory is 703 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.524289s wall, 0.328125s user + 0.171875s system = 0.500000s CPU (7.7%)

RUN-1004 : used memory is 583 MB, reserved memory is 577 MB, peak memory is 703 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.120117s wall, 2.281250s user + 0.328125s system = 2.609375s CPU (28.6%)

RUN-1004 : used memory is 520 MB, reserved memory is 513 MB, peak memory is 703 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 728/2 useful/useless nets, 694/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 305 distributor mux.
SYN-1016 : Merged 456 instances.
SYN-1015 : Optimize round 1, 906 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 304/141 useful/useless nets, 270/319 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 345 better
SYN-1014 : Optimize round 3
SYN-1032 : 160/129 useful/useless nets, 126/130 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 260 better
SYN-1014 : Optimize round 4
SYN-1032 : 159/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 169/0 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 243/0 useful/useless nets, 210/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 241/0 useful/useless nets, 208/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 293/0 useful/useless nets, 260/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 64 (3.61), #lev = 3 (2.43)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 65 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 192/0 useful/useless nets, 159/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 63 LUT to BLE ...
SYN-4008 : Packed 63 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 20 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 69/92 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   91   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    97
  #lut only            48   out of     97   49.48%
  #reg only             6   out of     97    6.19%
  #lut&reg             43   out of     97   44.33%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |97    |91    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 58 instances
RUN-1001 : 25 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 56 instances, 49 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 488, tnet num: 128, tinst num: 56, tnode num: 613, tedge num: 836.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015209s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 45826.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1373): len = 27801.1, overlap = 0
PHY-3002 : Step(1374): len = 22898, overlap = 0
PHY-3002 : Step(1375): len = 20094.2, overlap = 0
PHY-3002 : Step(1376): len = 18016.2, overlap = 0
PHY-3002 : Step(1377): len = 15832.6, overlap = 0
PHY-3002 : Step(1378): len = 13871.4, overlap = 0
PHY-3002 : Step(1379): len = 12210.7, overlap = 0
PHY-3002 : Step(1380): len = 10488, overlap = 0
PHY-3002 : Step(1381): len = 8938.3, overlap = 0
PHY-3002 : Step(1382): len = 8308.5, overlap = 0
PHY-3002 : Step(1383): len = 7748.2, overlap = 0
PHY-3002 : Step(1384): len = 7453.1, overlap = 0
PHY-3002 : Step(1385): len = 7007.8, overlap = 0
PHY-3002 : Step(1386): len = 6368, overlap = 0
PHY-3002 : Step(1387): len = 6090.1, overlap = 0
PHY-3002 : Step(1388): len = 5272.4, overlap = 0
PHY-3002 : Step(1389): len = 4683.3, overlap = 0
PHY-3002 : Step(1390): len = 4382.4, overlap = 0
PHY-3002 : Step(1391): len = 4159.3, overlap = 0
PHY-3002 : Step(1392): len = 3983, overlap = 0
PHY-3002 : Step(1393): len = 3845.3, overlap = 0
PHY-3002 : Step(1394): len = 3612.2, overlap = 0
PHY-3002 : Step(1395): len = 3482.6, overlap = 0
PHY-3002 : Step(1396): len = 3383.8, overlap = 0
PHY-3002 : Step(1397): len = 3328.7, overlap = 0
PHY-3002 : Step(1398): len = 3309.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004546s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (343.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1399): len = 3208, overlap = 0
PHY-3002 : Step(1400): len = 3170.9, overlap = 0
PHY-3002 : Step(1401): len = 3145.3, overlap = 0
PHY-3002 : Step(1402): len = 3138, overlap = 0
PHY-3002 : Step(1403): len = 3135.7, overlap = 0
PHY-3002 : Step(1404): len = 3105.4, overlap = 0
PHY-3002 : Step(1405): len = 3107.3, overlap = 0
PHY-3002 : Step(1406): len = 3106.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1407): len = 3085.9, overlap = 2.25
PHY-3002 : Step(1408): len = 3094.9, overlap = 2.5
PHY-3002 : Step(1409): len = 3094.9, overlap = 2.5
PHY-3002 : Step(1410): len = 3062.2, overlap = 2.25
PHY-3002 : Step(1411): len = 3062.2, overlap = 2.25
PHY-3002 : Step(1412): len = 3063.8, overlap = 2.25
PHY-3002 : Step(1413): len = 3063.8, overlap = 2.25
PHY-3002 : Step(1414): len = 3051.1, overlap = 2.25
PHY-3002 : Step(1415): len = 3051.1, overlap = 2.25
PHY-3002 : Step(1416): len = 3053.6, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022688s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (68.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1417): len = 4678.4, overlap = 0.75
PHY-3002 : Step(1418): len = 4210.1, overlap = 1.5
PHY-3002 : Step(1419): len = 3835.4, overlap = 1.5
PHY-3002 : Step(1420): len = 3448.7, overlap = 0.75
PHY-3002 : Step(1421): len = 3277.5, overlap = 1.25
PHY-3002 : Step(1422): len = 3230, overlap = 1.5
PHY-3002 : Step(1423): len = 3159.1, overlap = 1.25
PHY-3002 : Step(1424): len = 3159.1, overlap = 1.25
PHY-3002 : Step(1425): len = 3145.8, overlap = 1.5
PHY-3002 : Step(1426): len = 3140.1, overlap = 1.5
PHY-3002 : Step(1427): len = 3133.7, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007043s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (221.9%)

PHY-3001 : Legalized: Len = 4445.4, Over = 0
PHY-3001 : Final: Len = 4445.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 7272, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 7336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019351s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (242.2%)

RUN-1003 : finish command "place" in  1.125279s wall, 1.187500s user + 0.468750s system = 1.656250s CPU (147.2%)

RUN-1004 : used memory is 503 MB, reserved memory is 495 MB, peak memory is 703 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 60 to 47
PHY-1001 : Pin misalignment score is improved from 47 to 47
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 58 instances
RUN-1001 : 25 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 7272, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 7336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017359s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (270.0%)

PHY-1001 : End global routing;  0.106293s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (102.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024803s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (126.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 20288, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.191730s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (122.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20288, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006714s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 20304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20304
PHY-1001 : End DR Iter 2; 0.007075s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (441.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.530751s wall, 1.500000s user + 0.125000s system = 1.625000s CPU (106.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.747554s wall, 1.718750s user + 0.171875s system = 1.890625s CPU (108.2%)

RUN-1004 : used memory is 492 MB, reserved memory is 485 MB, peak memory is 729 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   91   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    97
  #lut only            48   out of     97   49.48%
  #reg only             6   out of     97    6.19%
  #lut&reg             43   out of     97   44.33%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 58
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 130, pip num: 1219
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 321 valid insts, and 3197 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.270223s wall, 2.953125s user + 0.125000s system = 3.078125s CPU (242.3%)

RUN-1004 : used memory is 495 MB, reserved memory is 487 MB, peak memory is 729 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.932373s wall, 1.890625s user + 0.046875s system = 1.937500s CPU (100.3%)

RUN-1004 : used memory is 566 MB, reserved memory is 558 MB, peak memory is 729 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.527507s wall, 0.343750s user + 0.078125s system = 0.421875s CPU (6.5%)

RUN-1004 : used memory is 589 MB, reserved memory is 582 MB, peak memory is 729 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.009906s wall, 2.406250s user + 0.156250s system = 2.562500s CPU (28.4%)

RUN-1004 : used memory is 530 MB, reserved memory is 521 MB, peak memory is 729 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 2498 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 625/317 useful/useless nets, 456/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 872 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.59), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1950, tnet num: 607, tinst num: 251, tnode num: 2645, tedge num: 3613.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068074s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (160.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 151315
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1428): len = 129333, overlap = 0
PHY-3002 : Step(1429): len = 118642, overlap = 0
PHY-3002 : Step(1430): len = 111018, overlap = 0
PHY-3002 : Step(1431): len = 105323, overlap = 0
PHY-3002 : Step(1432): len = 99572.8, overlap = 0
PHY-3002 : Step(1433): len = 95040.7, overlap = 0
PHY-3002 : Step(1434): len = 90059.3, overlap = 0
PHY-3002 : Step(1435): len = 86111.5, overlap = 0
PHY-3002 : Step(1436): len = 81985, overlap = 0
PHY-3002 : Step(1437): len = 78103.6, overlap = 0
PHY-3002 : Step(1438): len = 74592.1, overlap = 0
PHY-3002 : Step(1439): len = 70772.7, overlap = 0
PHY-3002 : Step(1440): len = 67772.5, overlap = 0
PHY-3002 : Step(1441): len = 64068.8, overlap = 0
PHY-3002 : Step(1442): len = 60892.9, overlap = 0
PHY-3002 : Step(1443): len = 57572.4, overlap = 0
PHY-3002 : Step(1444): len = 54685.5, overlap = 0
PHY-3002 : Step(1445): len = 51420.4, overlap = 0
PHY-3002 : Step(1446): len = 48745.9, overlap = 0
PHY-3002 : Step(1447): len = 46090.5, overlap = 0
PHY-3002 : Step(1448): len = 43680.7, overlap = 0
PHY-3002 : Step(1449): len = 41268.4, overlap = 0
PHY-3002 : Step(1450): len = 38972.4, overlap = 0
PHY-3002 : Step(1451): len = 36451.8, overlap = 0
PHY-3002 : Step(1452): len = 34680.2, overlap = 0
PHY-3002 : Step(1453): len = 32026, overlap = 0
PHY-3002 : Step(1454): len = 30074.8, overlap = 0
PHY-3002 : Step(1455): len = 28053.7, overlap = 0
PHY-3002 : Step(1456): len = 26152.7, overlap = 0
PHY-3002 : Step(1457): len = 24591.2, overlap = 0
PHY-3002 : Step(1458): len = 22398.6, overlap = 0
PHY-3002 : Step(1459): len = 20577.6, overlap = 0.75
PHY-3002 : Step(1460): len = 19264.2, overlap = 0.5
PHY-3002 : Step(1461): len = 16450.6, overlap = 1.75
PHY-3002 : Step(1462): len = 14631.9, overlap = 4
PHY-3002 : Step(1463): len = 13864.8, overlap = 4
PHY-3002 : Step(1464): len = 11777.4, overlap = 6
PHY-3002 : Step(1465): len = 11066, overlap = 7
PHY-3002 : Step(1466): len = 10559.7, overlap = 7.5
PHY-3002 : Step(1467): len = 9984.3, overlap = 4.5
PHY-3002 : Step(1468): len = 9671, overlap = 3.75
PHY-3002 : Step(1469): len = 9335.9, overlap = 3
PHY-3002 : Step(1470): len = 9159.7, overlap = 2
PHY-3002 : Step(1471): len = 8888.1, overlap = 2
PHY-3002 : Step(1472): len = 8230.7, overlap = 2.75
PHY-3002 : Step(1473): len = 7942, overlap = 3
PHY-3002 : Step(1474): len = 7791.7, overlap = 4.25
PHY-3002 : Step(1475): len = 7391.4, overlap = 6
PHY-3002 : Step(1476): len = 7050.7, overlap = 8
PHY-3002 : Step(1477): len = 6953.8, overlap = 10.5
PHY-3002 : Step(1478): len = 6828.5, overlap = 11
PHY-3002 : Step(1479): len = 6346.7, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344518
PHY-3002 : Step(1480): len = 6245.7, overlap = 10.5
PHY-3002 : Step(1481): len = 6277.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000689035
PHY-3002 : Step(1482): len = 6070.8, overlap = 9.25
PHY-3002 : Step(1483): len = 6024.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005806s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05219e-06
PHY-3002 : Step(1484): len = 5932.1, overlap = 18.75
PHY-3002 : Step(1485): len = 5932.1, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10438e-06
PHY-3002 : Step(1486): len = 5909, overlap = 18.75
PHY-3002 : Step(1487): len = 5936.4, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20877e-06
PHY-3002 : Step(1488): len = 5878.7, overlap = 18.75
PHY-3002 : Step(1489): len = 5878.7, overlap = 18.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27416e-06
PHY-3002 : Step(1490): len = 5908.1, overlap = 24
PHY-3002 : Step(1491): len = 5908.1, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54832e-06
PHY-3002 : Step(1492): len = 5885.7, overlap = 24
PHY-3002 : Step(1493): len = 6001, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03795e-06
PHY-3002 : Step(1494): len = 5853.8, overlap = 23.5
PHY-3002 : Step(1495): len = 6630.4, overlap = 23
PHY-3002 : Step(1496): len = 6678.7, overlap = 21
PHY-3002 : Step(1497): len = 6638.2, overlap = 21
PHY-3002 : Step(1498): len = 6648.3, overlap = 21
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.40759e-05
PHY-3002 : Step(1499): len = 6687.6, overlap = 21
PHY-3002 : Step(1500): len = 6890.6, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.25614e-05
PHY-3002 : Step(1501): len = 7026.9, overlap = 20.25
PHY-3002 : Step(1502): len = 8131, overlap = 16.5
PHY-3002 : Step(1503): len = 8669.1, overlap = 15
PHY-3002 : Step(1504): len = 9050.8, overlap = 14.25
PHY-3002 : Step(1505): len = 9466, overlap = 11.75
PHY-3002 : Step(1506): len = 9956.8, overlap = 9.75
PHY-3002 : Step(1507): len = 10143.5, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.51229e-05
PHY-3002 : Step(1508): len = 10374.9, overlap = 8.25
PHY-3002 : Step(1509): len = 11372, overlap = 8
PHY-3002 : Step(1510): len = 11736.2, overlap = 7.25
PHY-3002 : Step(1511): len = 11621.9, overlap = 7
PHY-3002 : Step(1512): len = 11454.5, overlap = 7.5
PHY-3002 : Step(1513): len = 11366.1, overlap = 7.5
PHY-3002 : Step(1514): len = 11247.2, overlap = 7.5
PHY-3002 : Step(1515): len = 11116.5, overlap = 7.25
PHY-3002 : Step(1516): len = 11094.5, overlap = 7.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.02457e-05
PHY-3002 : Step(1517): len = 11494.7, overlap = 7.5
PHY-3002 : Step(1518): len = 11612.6, overlap = 7.25
PHY-3002 : Step(1519): len = 11730.1, overlap = 6.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000180491
PHY-3002 : Step(1520): len = 12292.1, overlap = 6
PHY-3002 : Step(1521): len = 12522.9, overlap = 6
PHY-3002 : Step(1522): len = 12550.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047800s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (130.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000953172
PHY-3002 : Step(1523): len = 16409.8, overlap = 3.75
PHY-3002 : Step(1524): len = 15492.2, overlap = 4
PHY-3002 : Step(1525): len = 14601.3, overlap = 5.25
PHY-3002 : Step(1526): len = 14115.5, overlap = 4.75
PHY-3002 : Step(1527): len = 13942.4, overlap = 5
PHY-3002 : Step(1528): len = 13903.2, overlap = 6.25
PHY-3002 : Step(1529): len = 13816.6, overlap = 7
PHY-3002 : Step(1530): len = 13780.1, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00189355
PHY-3002 : Step(1531): len = 13933.1, overlap = 7.25
PHY-3002 : Step(1532): len = 13948.4, overlap = 6.5
PHY-3002 : Step(1533): len = 13948.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00378709
PHY-3002 : Step(1534): len = 14008.8, overlap = 6.5
PHY-3002 : Step(1535): len = 14032.8, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008264s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15506.2, Over = 0
PHY-3001 : Final: Len = 15506.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020990s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.4%)

RUN-1003 : finish command "place" in  2.254915s wall, 2.812500s user + 1.296875s system = 4.109375s CPU (182.2%)

RUN-1004 : used memory is 514 MB, reserved memory is 504 MB, peak memory is 729 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 84 to 62
PHY-1001 : Pin misalignment score is improved from 62 to 64
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022342s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.9%)

PHY-1001 : End global routing;  0.113620s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027544s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (170.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 49424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.312580s wall, 0.406250s user + 0.109375s system = 0.515625s CPU (165.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010994s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (142.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49456
PHY-1001 : End DR Iter 2; 0.009348s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (334.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.831018s wall, 1.843750s user + 0.359375s system = 2.203125s CPU (120.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.075608s wall, 2.125000s user + 0.375000s system = 2.500000s CPU (120.4%)

RUN-1004 : used memory is 533 MB, reserved memory is 524 MB, peak memory is 747 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4235
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 464 valid insts, and 10956 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.226169s wall, 5.265625s user + 0.218750s system = 5.484375s CPU (246.4%)

RUN-1004 : used memory is 552 MB, reserved memory is 542 MB, peak memory is 747 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.878527s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (97.3%)

RUN-1004 : used memory is 588 MB, reserved memory is 577 MB, peak memory is 747 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.581228s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 617 MB, reserved memory is 608 MB, peak memory is 747 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.021089s wall, 2.171875s user + 0.125000s system = 2.296875s CPU (25.5%)

RUN-1004 : used memory is 558 MB, reserved memory is 547 MB, peak memory is 747 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 2498 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 625/317 useful/useless nets, 456/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 872 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.59), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1950, tnet num: 607, tinst num: 251, tnode num: 2645, tedge num: 3613.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072030s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (173.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 151315
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1536): len = 129333, overlap = 0
PHY-3002 : Step(1537): len = 118642, overlap = 0
PHY-3002 : Step(1538): len = 111018, overlap = 0
PHY-3002 : Step(1539): len = 105323, overlap = 0
PHY-3002 : Step(1540): len = 99572.8, overlap = 0
PHY-3002 : Step(1541): len = 95040.7, overlap = 0
PHY-3002 : Step(1542): len = 90059.3, overlap = 0
PHY-3002 : Step(1543): len = 86111.5, overlap = 0
PHY-3002 : Step(1544): len = 81985, overlap = 0
PHY-3002 : Step(1545): len = 78103.6, overlap = 0
PHY-3002 : Step(1546): len = 74592.1, overlap = 0
PHY-3002 : Step(1547): len = 70772.7, overlap = 0
PHY-3002 : Step(1548): len = 67772.5, overlap = 0
PHY-3002 : Step(1549): len = 64068.8, overlap = 0
PHY-3002 : Step(1550): len = 60892.9, overlap = 0
PHY-3002 : Step(1551): len = 57572.4, overlap = 0
PHY-3002 : Step(1552): len = 54685.5, overlap = 0
PHY-3002 : Step(1553): len = 51420.4, overlap = 0
PHY-3002 : Step(1554): len = 48745.9, overlap = 0
PHY-3002 : Step(1555): len = 46090.5, overlap = 0
PHY-3002 : Step(1556): len = 43680.7, overlap = 0
PHY-3002 : Step(1557): len = 41268.4, overlap = 0
PHY-3002 : Step(1558): len = 38972.4, overlap = 0
PHY-3002 : Step(1559): len = 36451.8, overlap = 0
PHY-3002 : Step(1560): len = 34680.2, overlap = 0
PHY-3002 : Step(1561): len = 32026, overlap = 0
PHY-3002 : Step(1562): len = 30074.8, overlap = 0
PHY-3002 : Step(1563): len = 28053.7, overlap = 0
PHY-3002 : Step(1564): len = 26152.7, overlap = 0
PHY-3002 : Step(1565): len = 24591.2, overlap = 0
PHY-3002 : Step(1566): len = 22398.6, overlap = 0
PHY-3002 : Step(1567): len = 20577.6, overlap = 0.75
PHY-3002 : Step(1568): len = 19264.2, overlap = 0.5
PHY-3002 : Step(1569): len = 16450.6, overlap = 1.75
PHY-3002 : Step(1570): len = 14631.9, overlap = 4
PHY-3002 : Step(1571): len = 13864.8, overlap = 4
PHY-3002 : Step(1572): len = 11777.4, overlap = 6
PHY-3002 : Step(1573): len = 11066, overlap = 7
PHY-3002 : Step(1574): len = 10559.7, overlap = 7.5
PHY-3002 : Step(1575): len = 9984.3, overlap = 4.5
PHY-3002 : Step(1576): len = 9671, overlap = 3.75
PHY-3002 : Step(1577): len = 9335.9, overlap = 3
PHY-3002 : Step(1578): len = 9159.7, overlap = 2
PHY-3002 : Step(1579): len = 8888.1, overlap = 2
PHY-3002 : Step(1580): len = 8230.7, overlap = 2.75
PHY-3002 : Step(1581): len = 7942, overlap = 3
PHY-3002 : Step(1582): len = 7791.7, overlap = 4.25
PHY-3002 : Step(1583): len = 7391.4, overlap = 6
PHY-3002 : Step(1584): len = 7050.7, overlap = 8
PHY-3002 : Step(1585): len = 6953.8, overlap = 10.5
PHY-3002 : Step(1586): len = 6828.5, overlap = 11
PHY-3002 : Step(1587): len = 6346.7, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344518
PHY-3002 : Step(1588): len = 6245.7, overlap = 10.5
PHY-3002 : Step(1589): len = 6277.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000689035
PHY-3002 : Step(1590): len = 6070.8, overlap = 9.25
PHY-3002 : Step(1591): len = 6024.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004782s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05219e-06
PHY-3002 : Step(1592): len = 5932.1, overlap = 18.75
PHY-3002 : Step(1593): len = 5932.1, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10438e-06
PHY-3002 : Step(1594): len = 5909, overlap = 18.75
PHY-3002 : Step(1595): len = 5936.4, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20877e-06
PHY-3002 : Step(1596): len = 5878.7, overlap = 18.75
PHY-3002 : Step(1597): len = 5878.7, overlap = 18.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27416e-06
PHY-3002 : Step(1598): len = 5908.1, overlap = 24
PHY-3002 : Step(1599): len = 5908.1, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54832e-06
PHY-3002 : Step(1600): len = 5885.7, overlap = 24
PHY-3002 : Step(1601): len = 6001, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03795e-06
PHY-3002 : Step(1602): len = 5853.8, overlap = 23.5
PHY-3002 : Step(1603): len = 6630.4, overlap = 23
PHY-3002 : Step(1604): len = 6678.7, overlap = 21
PHY-3002 : Step(1605): len = 6638.2, overlap = 21
PHY-3002 : Step(1606): len = 6648.3, overlap = 21
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.40759e-05
PHY-3002 : Step(1607): len = 6687.6, overlap = 21
PHY-3002 : Step(1608): len = 6890.6, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.25614e-05
PHY-3002 : Step(1609): len = 7026.9, overlap = 20.25
PHY-3002 : Step(1610): len = 8131, overlap = 16.5
PHY-3002 : Step(1611): len = 8669.1, overlap = 15
PHY-3002 : Step(1612): len = 9050.8, overlap = 14.25
PHY-3002 : Step(1613): len = 9466, overlap = 11.75
PHY-3002 : Step(1614): len = 9956.8, overlap = 9.75
PHY-3002 : Step(1615): len = 10143.5, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.51229e-05
PHY-3002 : Step(1616): len = 10374.9, overlap = 8.25
PHY-3002 : Step(1617): len = 11372, overlap = 8
PHY-3002 : Step(1618): len = 11736.2, overlap = 7.25
PHY-3002 : Step(1619): len = 11621.9, overlap = 7
PHY-3002 : Step(1620): len = 11454.5, overlap = 7.5
PHY-3002 : Step(1621): len = 11366.1, overlap = 7.5
PHY-3002 : Step(1622): len = 11247.2, overlap = 7.5
PHY-3002 : Step(1623): len = 11116.5, overlap = 7.25
PHY-3002 : Step(1624): len = 11094.5, overlap = 7.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.02457e-05
PHY-3002 : Step(1625): len = 11494.7, overlap = 7.5
PHY-3002 : Step(1626): len = 11612.6, overlap = 7.25
PHY-3002 : Step(1627): len = 11730.1, overlap = 6.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000180491
PHY-3002 : Step(1628): len = 12292.1, overlap = 6
PHY-3002 : Step(1629): len = 12522.9, overlap = 6
PHY-3002 : Step(1630): len = 12550.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047906s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (130.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000953172
PHY-3002 : Step(1631): len = 16409.8, overlap = 3.75
PHY-3002 : Step(1632): len = 15492.2, overlap = 4
PHY-3002 : Step(1633): len = 14601.3, overlap = 5.25
PHY-3002 : Step(1634): len = 14115.5, overlap = 4.75
PHY-3002 : Step(1635): len = 13942.4, overlap = 5
PHY-3002 : Step(1636): len = 13903.2, overlap = 6.25
PHY-3002 : Step(1637): len = 13816.6, overlap = 7
PHY-3002 : Step(1638): len = 13780.1, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00189355
PHY-3002 : Step(1639): len = 13933.1, overlap = 7.25
PHY-3002 : Step(1640): len = 13948.4, overlap = 6.5
PHY-3002 : Step(1641): len = 13948.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00378709
PHY-3002 : Step(1642): len = 14008.8, overlap = 6.5
PHY-3002 : Step(1643): len = 14032.8, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011040s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (283.1%)

PHY-3001 : Legalized: Len = 15506.2, Over = 0
PHY-3001 : Final: Len = 15506.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025432s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (184.3%)

RUN-1003 : finish command "place" in  2.230785s wall, 2.875000s user + 1.015625s system = 3.890625s CPU (174.4%)

RUN-1004 : used memory is 539 MB, reserved memory is 527 MB, peak memory is 747 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 63
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025282s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (185.4%)

PHY-1001 : End global routing;  0.119473s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (143.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025144s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 49424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.282669s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (143.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.013641s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49456
PHY-1001 : End DR Iter 2; 0.010470s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.714162s wall, 1.609375s user + 0.203125s system = 1.812500s CPU (105.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.959804s wall, 1.953125s user + 0.203125s system = 2.156250s CPU (110.0%)

RUN-1004 : used memory is 554 MB, reserved memory is 543 MB, peak memory is 772 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4238
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 464 valid insts, and 10962 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.175355s wall, 5.171875s user + 0.109375s system = 5.281250s CPU (242.8%)

RUN-1004 : used memory is 554 MB, reserved memory is 543 MB, peak memory is 772 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.936766s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (100.8%)

RUN-1004 : used memory is 608 MB, reserved memory is 601 MB, peak memory is 772 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.562589s wall, 0.250000s user + 0.140625s system = 0.390625s CPU (6.0%)

RUN-1004 : used memory is 638 MB, reserved memory is 633 MB, peak memory is 772 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.048265s wall, 2.250000s user + 0.234375s system = 2.484375s CPU (27.5%)

RUN-1004 : used memory is 577 MB, reserved memory is 570 MB, peak memory is 772 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 2498 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 625/317 useful/useless nets, 456/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 872 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.59), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1950, tnet num: 607, tinst num: 251, tnode num: 2645, tedge num: 3613.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.064294s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 151315
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1644): len = 129333, overlap = 0
PHY-3002 : Step(1645): len = 118642, overlap = 0
PHY-3002 : Step(1646): len = 111018, overlap = 0
PHY-3002 : Step(1647): len = 105323, overlap = 0
PHY-3002 : Step(1648): len = 99572.8, overlap = 0
PHY-3002 : Step(1649): len = 95040.7, overlap = 0
PHY-3002 : Step(1650): len = 90059.3, overlap = 0
PHY-3002 : Step(1651): len = 86111.5, overlap = 0
PHY-3002 : Step(1652): len = 81985, overlap = 0
PHY-3002 : Step(1653): len = 78103.6, overlap = 0
PHY-3002 : Step(1654): len = 74592.1, overlap = 0
PHY-3002 : Step(1655): len = 70772.7, overlap = 0
PHY-3002 : Step(1656): len = 67772.5, overlap = 0
PHY-3002 : Step(1657): len = 64068.8, overlap = 0
PHY-3002 : Step(1658): len = 60892.9, overlap = 0
PHY-3002 : Step(1659): len = 57572.4, overlap = 0
PHY-3002 : Step(1660): len = 54685.5, overlap = 0
PHY-3002 : Step(1661): len = 51420.4, overlap = 0
PHY-3002 : Step(1662): len = 48745.9, overlap = 0
PHY-3002 : Step(1663): len = 46090.5, overlap = 0
PHY-3002 : Step(1664): len = 43680.7, overlap = 0
PHY-3002 : Step(1665): len = 41268.4, overlap = 0
PHY-3002 : Step(1666): len = 38972.4, overlap = 0
PHY-3002 : Step(1667): len = 36451.8, overlap = 0
PHY-3002 : Step(1668): len = 34680.2, overlap = 0
PHY-3002 : Step(1669): len = 32026, overlap = 0
PHY-3002 : Step(1670): len = 30074.8, overlap = 0
PHY-3002 : Step(1671): len = 28053.7, overlap = 0
PHY-3002 : Step(1672): len = 26152.7, overlap = 0
PHY-3002 : Step(1673): len = 24591.2, overlap = 0
PHY-3002 : Step(1674): len = 22398.6, overlap = 0
PHY-3002 : Step(1675): len = 20577.6, overlap = 0.75
PHY-3002 : Step(1676): len = 19264.2, overlap = 0.5
PHY-3002 : Step(1677): len = 16450.6, overlap = 1.75
PHY-3002 : Step(1678): len = 14631.9, overlap = 4
PHY-3002 : Step(1679): len = 13864.8, overlap = 4
PHY-3002 : Step(1680): len = 11777.4, overlap = 6
PHY-3002 : Step(1681): len = 11066, overlap = 7
PHY-3002 : Step(1682): len = 10559.7, overlap = 7.5
PHY-3002 : Step(1683): len = 9984.3, overlap = 4.5
PHY-3002 : Step(1684): len = 9671, overlap = 3.75
PHY-3002 : Step(1685): len = 9335.9, overlap = 3
PHY-3002 : Step(1686): len = 9159.7, overlap = 2
PHY-3002 : Step(1687): len = 8888.1, overlap = 2
PHY-3002 : Step(1688): len = 8230.7, overlap = 2.75
PHY-3002 : Step(1689): len = 7942, overlap = 3
PHY-3002 : Step(1690): len = 7791.7, overlap = 4.25
PHY-3002 : Step(1691): len = 7391.4, overlap = 6
PHY-3002 : Step(1692): len = 7050.7, overlap = 8
PHY-3002 : Step(1693): len = 6953.8, overlap = 10.5
PHY-3002 : Step(1694): len = 6828.5, overlap = 11
PHY-3002 : Step(1695): len = 6346.7, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344518
PHY-3002 : Step(1696): len = 6245.7, overlap = 10.5
PHY-3002 : Step(1697): len = 6277.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000689035
PHY-3002 : Step(1698): len = 6070.8, overlap = 9.25
PHY-3002 : Step(1699): len = 6024.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006675s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05219e-06
PHY-3002 : Step(1700): len = 5932.1, overlap = 18.75
PHY-3002 : Step(1701): len = 5932.1, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10438e-06
PHY-3002 : Step(1702): len = 5909, overlap = 18.75
PHY-3002 : Step(1703): len = 5936.4, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20877e-06
PHY-3002 : Step(1704): len = 5878.7, overlap = 18.75
PHY-3002 : Step(1705): len = 5878.7, overlap = 18.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27416e-06
PHY-3002 : Step(1706): len = 5908.1, overlap = 24
PHY-3002 : Step(1707): len = 5908.1, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54832e-06
PHY-3002 : Step(1708): len = 5885.7, overlap = 24
PHY-3002 : Step(1709): len = 6001, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03795e-06
PHY-3002 : Step(1710): len = 5853.8, overlap = 23.5
PHY-3002 : Step(1711): len = 6630.4, overlap = 23
PHY-3002 : Step(1712): len = 6678.7, overlap = 21
PHY-3002 : Step(1713): len = 6638.2, overlap = 21
PHY-3002 : Step(1714): len = 6648.3, overlap = 21
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.40759e-05
PHY-3002 : Step(1715): len = 6687.6, overlap = 21
PHY-3002 : Step(1716): len = 6890.6, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.25614e-05
PHY-3002 : Step(1717): len = 7026.9, overlap = 20.25
PHY-3002 : Step(1718): len = 8131, overlap = 16.5
PHY-3002 : Step(1719): len = 8669.1, overlap = 15
PHY-3002 : Step(1720): len = 9050.8, overlap = 14.25
PHY-3002 : Step(1721): len = 9466, overlap = 11.75
PHY-3002 : Step(1722): len = 9956.8, overlap = 9.75
PHY-3002 : Step(1723): len = 10143.5, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.51229e-05
PHY-3002 : Step(1724): len = 10374.9, overlap = 8.25
PHY-3002 : Step(1725): len = 11372, overlap = 8
PHY-3002 : Step(1726): len = 11736.2, overlap = 7.25
PHY-3002 : Step(1727): len = 11621.9, overlap = 7
PHY-3002 : Step(1728): len = 11454.5, overlap = 7.5
PHY-3002 : Step(1729): len = 11366.1, overlap = 7.5
PHY-3002 : Step(1730): len = 11247.2, overlap = 7.5
PHY-3002 : Step(1731): len = 11116.5, overlap = 7.25
PHY-3002 : Step(1732): len = 11094.5, overlap = 7.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.02457e-05
PHY-3002 : Step(1733): len = 11494.7, overlap = 7.5
PHY-3002 : Step(1734): len = 11612.6, overlap = 7.25
PHY-3002 : Step(1735): len = 11730.1, overlap = 6.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000180491
PHY-3002 : Step(1736): len = 12292.1, overlap = 6
PHY-3002 : Step(1737): len = 12522.9, overlap = 6
PHY-3002 : Step(1738): len = 12550.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047844s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (130.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000953172
PHY-3002 : Step(1739): len = 16409.8, overlap = 3.75
PHY-3002 : Step(1740): len = 15492.2, overlap = 4
PHY-3002 : Step(1741): len = 14601.3, overlap = 5.25
PHY-3002 : Step(1742): len = 14115.5, overlap = 4.75
PHY-3002 : Step(1743): len = 13942.4, overlap = 5
PHY-3002 : Step(1744): len = 13903.2, overlap = 6.25
PHY-3002 : Step(1745): len = 13816.6, overlap = 7
PHY-3002 : Step(1746): len = 13780.1, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00189355
PHY-3002 : Step(1747): len = 13933.1, overlap = 7.25
PHY-3002 : Step(1748): len = 13948.4, overlap = 6.5
PHY-3002 : Step(1749): len = 13948.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00378709
PHY-3002 : Step(1750): len = 14008.8, overlap = 6.5
PHY-3002 : Step(1751): len = 14032.8, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.1%)

PHY-3001 : Legalized: Len = 15506.2, Over = 0
PHY-3001 : Final: Len = 15506.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019378s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (161.3%)

RUN-1003 : finish command "place" in  2.317368s wall, 2.671875s user + 1.265625s system = 3.937500s CPU (169.9%)

RUN-1004 : used memory is 558 MB, reserved memory is 550 MB, peak memory is 772 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 84 to 62
PHY-1001 : Pin misalignment score is improved from 62 to 64
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027797s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.4%)

PHY-1001 : End global routing;  0.142247s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (164.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026263s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 49424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.294930s wall, 0.484375s user + 0.125000s system = 0.609375s CPU (206.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012510s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49456
PHY-1001 : End DR Iter 2; 0.010632s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (293.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.790828s wall, 1.843750s user + 0.437500s system = 2.281250s CPU (127.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.071894s wall, 2.140625s user + 0.546875s system = 2.687500s CPU (129.7%)

RUN-1004 : used memory is 597 MB, reserved memory is 590 MB, peak memory is 814 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4235
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 464 valid insts, and 10956 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.313170s wall, 5.218750s user + 0.328125s system = 5.546875s CPU (239.8%)

RUN-1004 : used memory is 599 MB, reserved memory is 593 MB, peak memory is 814 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.928268s wall, 1.906250s user + 0.093750s system = 2.000000s CPU (103.7%)

RUN-1004 : used memory is 628 MB, reserved memory is 623 MB, peak memory is 814 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.508149s wall, 0.343750s user + 0.328125s system = 0.671875s CPU (10.3%)

RUN-1004 : used memory is 654 MB, reserved memory is 651 MB, peak memory is 814 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.002254s wall, 2.421875s user + 0.453125s system = 2.875000s CPU (31.9%)

RUN-1004 : used memory is 594 MB, reserved memory is 588 MB, peak memory is 814 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 2498 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 625/317 useful/useless nets, 456/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 872 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.59), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1950, tnet num: 607, tinst num: 251, tnode num: 2645, tedge num: 3613.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068792s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 151315
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1752): len = 129333, overlap = 0
PHY-3002 : Step(1753): len = 118642, overlap = 0
PHY-3002 : Step(1754): len = 111018, overlap = 0
PHY-3002 : Step(1755): len = 105323, overlap = 0
PHY-3002 : Step(1756): len = 99572.8, overlap = 0
PHY-3002 : Step(1757): len = 95040.7, overlap = 0
PHY-3002 : Step(1758): len = 90059.3, overlap = 0
PHY-3002 : Step(1759): len = 86111.5, overlap = 0
PHY-3002 : Step(1760): len = 81985, overlap = 0
PHY-3002 : Step(1761): len = 78103.6, overlap = 0
PHY-3002 : Step(1762): len = 74592.1, overlap = 0
PHY-3002 : Step(1763): len = 70772.7, overlap = 0
PHY-3002 : Step(1764): len = 67772.5, overlap = 0
PHY-3002 : Step(1765): len = 64068.8, overlap = 0
PHY-3002 : Step(1766): len = 60892.9, overlap = 0
PHY-3002 : Step(1767): len = 57572.4, overlap = 0
PHY-3002 : Step(1768): len = 54685.5, overlap = 0
PHY-3002 : Step(1769): len = 51420.4, overlap = 0
PHY-3002 : Step(1770): len = 48745.9, overlap = 0
PHY-3002 : Step(1771): len = 46090.5, overlap = 0
PHY-3002 : Step(1772): len = 43680.7, overlap = 0
PHY-3002 : Step(1773): len = 41268.4, overlap = 0
PHY-3002 : Step(1774): len = 38972.4, overlap = 0
PHY-3002 : Step(1775): len = 36451.8, overlap = 0
PHY-3002 : Step(1776): len = 34680.2, overlap = 0
PHY-3002 : Step(1777): len = 32026, overlap = 0
PHY-3002 : Step(1778): len = 30074.8, overlap = 0
PHY-3002 : Step(1779): len = 28053.7, overlap = 0
PHY-3002 : Step(1780): len = 26152.7, overlap = 0
PHY-3002 : Step(1781): len = 24591.2, overlap = 0
PHY-3002 : Step(1782): len = 22398.6, overlap = 0
PHY-3002 : Step(1783): len = 20577.6, overlap = 0.75
PHY-3002 : Step(1784): len = 19264.2, overlap = 0.5
PHY-3002 : Step(1785): len = 16450.6, overlap = 1.75
PHY-3002 : Step(1786): len = 14631.9, overlap = 4
PHY-3002 : Step(1787): len = 13864.8, overlap = 4
PHY-3002 : Step(1788): len = 11777.4, overlap = 6
PHY-3002 : Step(1789): len = 11066, overlap = 7
PHY-3002 : Step(1790): len = 10559.7, overlap = 7.5
PHY-3002 : Step(1791): len = 9984.3, overlap = 4.5
PHY-3002 : Step(1792): len = 9671, overlap = 3.75
PHY-3002 : Step(1793): len = 9335.9, overlap = 3
PHY-3002 : Step(1794): len = 9159.7, overlap = 2
PHY-3002 : Step(1795): len = 8888.1, overlap = 2
PHY-3002 : Step(1796): len = 8230.7, overlap = 2.75
PHY-3002 : Step(1797): len = 7942, overlap = 3
PHY-3002 : Step(1798): len = 7791.7, overlap = 4.25
PHY-3002 : Step(1799): len = 7391.4, overlap = 6
PHY-3002 : Step(1800): len = 7050.7, overlap = 8
PHY-3002 : Step(1801): len = 6953.8, overlap = 10.5
PHY-3002 : Step(1802): len = 6828.5, overlap = 11
PHY-3002 : Step(1803): len = 6346.7, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344518
PHY-3002 : Step(1804): len = 6245.7, overlap = 10.5
PHY-3002 : Step(1805): len = 6277.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000689035
PHY-3002 : Step(1806): len = 6070.8, overlap = 9.25
PHY-3002 : Step(1807): len = 6024.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007004s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05219e-06
PHY-3002 : Step(1808): len = 5932.1, overlap = 18.75
PHY-3002 : Step(1809): len = 5932.1, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10438e-06
PHY-3002 : Step(1810): len = 5909, overlap = 18.75
PHY-3002 : Step(1811): len = 5936.4, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20877e-06
PHY-3002 : Step(1812): len = 5878.7, overlap = 18.75
PHY-3002 : Step(1813): len = 5878.7, overlap = 18.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27416e-06
PHY-3002 : Step(1814): len = 5908.1, overlap = 24
PHY-3002 : Step(1815): len = 5908.1, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54832e-06
PHY-3002 : Step(1816): len = 5885.7, overlap = 24
PHY-3002 : Step(1817): len = 6001, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03795e-06
PHY-3002 : Step(1818): len = 5853.8, overlap = 23.5
PHY-3002 : Step(1819): len = 6630.4, overlap = 23
PHY-3002 : Step(1820): len = 6678.7, overlap = 21
PHY-3002 : Step(1821): len = 6638.2, overlap = 21
PHY-3002 : Step(1822): len = 6648.3, overlap = 21
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.40759e-05
PHY-3002 : Step(1823): len = 6687.6, overlap = 21
PHY-3002 : Step(1824): len = 6890.6, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.25614e-05
PHY-3002 : Step(1825): len = 7026.9, overlap = 20.25
PHY-3002 : Step(1826): len = 8131, overlap = 16.5
PHY-3002 : Step(1827): len = 8669.1, overlap = 15
PHY-3002 : Step(1828): len = 9050.8, overlap = 14.25
PHY-3002 : Step(1829): len = 9466, overlap = 11.75
PHY-3002 : Step(1830): len = 9956.8, overlap = 9.75
PHY-3002 : Step(1831): len = 10143.5, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.51229e-05
PHY-3002 : Step(1832): len = 10374.9, overlap = 8.25
PHY-3002 : Step(1833): len = 11372, overlap = 8
PHY-3002 : Step(1834): len = 11736.2, overlap = 7.25
PHY-3002 : Step(1835): len = 11621.9, overlap = 7
PHY-3002 : Step(1836): len = 11454.5, overlap = 7.5
PHY-3002 : Step(1837): len = 11366.1, overlap = 7.5
PHY-3002 : Step(1838): len = 11247.2, overlap = 7.5
PHY-3002 : Step(1839): len = 11116.5, overlap = 7.25
PHY-3002 : Step(1840): len = 11094.5, overlap = 7.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.02457e-05
PHY-3002 : Step(1841): len = 11494.7, overlap = 7.5
PHY-3002 : Step(1842): len = 11612.6, overlap = 7.25
PHY-3002 : Step(1843): len = 11730.1, overlap = 6.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000180491
PHY-3002 : Step(1844): len = 12292.1, overlap = 6
PHY-3002 : Step(1845): len = 12522.9, overlap = 6
PHY-3002 : Step(1846): len = 12550.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051048s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (122.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000953172
PHY-3002 : Step(1847): len = 16409.8, overlap = 3.75
PHY-3002 : Step(1848): len = 15492.2, overlap = 4
PHY-3002 : Step(1849): len = 14601.3, overlap = 5.25
PHY-3002 : Step(1850): len = 14115.5, overlap = 4.75
PHY-3002 : Step(1851): len = 13942.4, overlap = 5
PHY-3002 : Step(1852): len = 13903.2, overlap = 6.25
PHY-3002 : Step(1853): len = 13816.6, overlap = 7
PHY-3002 : Step(1854): len = 13780.1, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00189355
PHY-3002 : Step(1855): len = 13933.1, overlap = 7.25
PHY-3002 : Step(1856): len = 13948.4, overlap = 6.5
PHY-3002 : Step(1857): len = 13948.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00378709
PHY-3002 : Step(1858): len = 14008.8, overlap = 6.5
PHY-3002 : Step(1859): len = 14032.8, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008062s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15506.2, Over = 0
PHY-3001 : Final: Len = 15506.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025078s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.3%)

RUN-1003 : finish command "place" in  2.224160s wall, 2.578125s user + 1.218750s system = 3.796875s CPU (170.7%)

RUN-1004 : used memory is 594 MB, reserved memory is 588 MB, peak memory is 814 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 63
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025146s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (186.4%)

PHY-1001 : End global routing;  0.127444s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (110.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025849s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 49424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.281907s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (133.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.019202s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (162.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49456
PHY-1001 : End DR Iter 2; 0.009435s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (165.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.749928s wall, 1.671875s user + 0.140625s system = 1.812500s CPU (103.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.007839s wall, 1.937500s user + 0.156250s system = 2.093750s CPU (104.3%)

RUN-1004 : used memory is 613 MB, reserved memory is 607 MB, peak memory is 825 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4238
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 464 valid insts, and 10962 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.118398s wall, 5.109375s user + 0.078125s system = 5.187500s CPU (244.9%)

RUN-1004 : used memory is 613 MB, reserved memory is 607 MB, peak memory is 825 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.995519s wall, 1.984375s user + 0.187500s system = 2.171875s CPU (108.8%)

RUN-1004 : used memory is 646 MB, reserved memory is 641 MB, peak memory is 825 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.540107s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (6.5%)

RUN-1004 : used memory is 670 MB, reserved memory is 667 MB, peak memory is 825 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.086119s wall, 2.515625s user + 0.218750s system = 2.734375s CPU (30.1%)

RUN-1004 : used memory is 615 MB, reserved memory is 611 MB, peak memory is 825 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 640/2 useful/useless nets, 606/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 257 distributor mux.
SYN-1016 : Merged 395 instances.
SYN-1015 : Optimize round 1, 773 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 282/121 useful/useless nets, 248/266 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 274 better
SYN-1014 : Optimize round 3
SYN-1032 : 282/0 useful/useless nets, 248/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          183
  #and                 26
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                146
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |37     |146    |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 293/0 useful/useless nets, 260/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 404/0 useful/useless nets, 371/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 380/0 useful/useless nets, 347/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 432/0 useful/useless nets, 399/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.60), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 203 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 308/0 useful/useless nets, 275/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 145 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 105 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (105 nodes)...
SYN-4004 : #1: Packed 17 SEQ (225 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 88 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 171/194 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                  145   out of  19600    0.74%
#le                   199
  #lut only            54   out of    199   27.14%
  #reg only            88   out of    199   44.22%
  #lut&reg             57   out of    199   28.64%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |199   |111   |145   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (87 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 111 instances
RUN-1001 : 51 mslices, 51 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 246 nets
RUN-1001 : 182 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 109 instances, 102 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 889, tnet num: 244, tinst num: 109, tnode num: 1230, tedge num: 1447.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 174 clock pins, and constraint 341 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033635s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (139.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 55018.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1860): len = 38345.8, overlap = 0
PHY-3002 : Step(1861): len = 28416.1, overlap = 0
PHY-3002 : Step(1862): len = 23553.8, overlap = 0
PHY-3002 : Step(1863): len = 20766.1, overlap = 0
PHY-3002 : Step(1864): len = 18451.5, overlap = 0
PHY-3002 : Step(1865): len = 16566.5, overlap = 0
PHY-3002 : Step(1866): len = 15027.3, overlap = 0
PHY-3002 : Step(1867): len = 13442.8, overlap = 0
PHY-3002 : Step(1868): len = 12727.8, overlap = 0
PHY-3002 : Step(1869): len = 11568.1, overlap = 0
PHY-3002 : Step(1870): len = 10084.2, overlap = 0
PHY-3002 : Step(1871): len = 9228.2, overlap = 0
PHY-3002 : Step(1872): len = 8755.4, overlap = 0
PHY-3002 : Step(1873): len = 8249.3, overlap = 0
PHY-3002 : Step(1874): len = 7948.3, overlap = 0
PHY-3002 : Step(1875): len = 7703.1, overlap = 0
PHY-3002 : Step(1876): len = 7360.8, overlap = 0
PHY-3002 : Step(1877): len = 7022.6, overlap = 0
PHY-3002 : Step(1878): len = 6529.1, overlap = 0
PHY-3002 : Step(1879): len = 6239.5, overlap = 0
PHY-3002 : Step(1880): len = 6142, overlap = 0
PHY-3002 : Step(1881): len = 5935.2, overlap = 0
PHY-3002 : Step(1882): len = 5781.5, overlap = 0
PHY-3002 : Step(1883): len = 5648.9, overlap = 0
PHY-3002 : Step(1884): len = 5593.1, overlap = 0
PHY-3002 : Step(1885): len = 5539.7, overlap = 0
PHY-3002 : Step(1886): len = 5294.9, overlap = 0
PHY-3002 : Step(1887): len = 5216.3, overlap = 0
PHY-3002 : Step(1888): len = 5065.7, overlap = 0
PHY-3002 : Step(1889): len = 5065.7, overlap = 0
PHY-3002 : Step(1890): len = 5050.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004627s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (337.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1891): len = 5014.6, overlap = 2.5
PHY-3002 : Step(1892): len = 5022.9, overlap = 2.25
PHY-3002 : Step(1893): len = 4895, overlap = 0.5
PHY-3002 : Step(1894): len = 4819.4, overlap = 0.5
PHY-3002 : Step(1895): len = 4851, overlap = 0.5
PHY-3002 : Step(1896): len = 4756.1, overlap = 0.25
PHY-3002 : Step(1897): len = 4623.3, overlap = 1
PHY-3002 : Step(1898): len = 4573.9, overlap = 2.75
PHY-3002 : Step(1899): len = 4391.3, overlap = 1.25
PHY-3002 : Step(1900): len = 4319, overlap = 0
PHY-3002 : Step(1901): len = 4222, overlap = 0.25
PHY-3002 : Step(1902): len = 4203.4, overlap = 0.5
PHY-3002 : Step(1903): len = 4083.5, overlap = 0.5
PHY-3002 : Step(1904): len = 4025.5, overlap = 0.25
PHY-3002 : Step(1905): len = 4006.8, overlap = 0.25
PHY-3002 : Step(1906): len = 4024.2, overlap = 0.5
PHY-3002 : Step(1907): len = 3956.5, overlap = 6.75
PHY-3002 : Step(1908): len = 3968.6, overlap = 7.25
PHY-3002 : Step(1909): len = 3991.1, overlap = 7.25
PHY-3002 : Step(1910): len = 3868.2, overlap = 7.25
PHY-3002 : Step(1911): len = 3867.1, overlap = 7.25
PHY-3002 : Step(1912): len = 3862.9, overlap = 7.25
PHY-3002 : Step(1913): len = 3762.2, overlap = 7.25
PHY-3002 : Step(1914): len = 3794.7, overlap = 5.75
PHY-3002 : Step(1915): len = 3878.1, overlap = 0
PHY-3002 : Step(1916): len = 3680.7, overlap = 0
PHY-3002 : Step(1917): len = 3624.5, overlap = 5
PHY-3002 : Step(1918): len = 3597.5, overlap = 6
PHY-3002 : Step(1919): len = 3534, overlap = 6.25
PHY-3002 : Step(1920): len = 3618.3, overlap = 6.75
PHY-3002 : Step(1921): len = 3441.8, overlap = 7.75
PHY-3002 : Step(1922): len = 3308.6, overlap = 7.75
PHY-3002 : Step(1923): len = 3252.7, overlap = 7.5
PHY-3002 : Step(1924): len = 3289.2, overlap = 3.25
PHY-3002 : Step(1925): len = 3274.7, overlap = 5.5
PHY-3002 : Step(1926): len = 3088.1, overlap = 5
PHY-3002 : Step(1927): len = 3028.4, overlap = 4.25
PHY-3002 : Step(1928): len = 3014.9, overlap = 0
PHY-3002 : Step(1929): len = 2949.6, overlap = 5.5
PHY-3002 : Step(1930): len = 2916.9, overlap = 5.5
PHY-3002 : Step(1931): len = 2763.6, overlap = 4.5
PHY-3002 : Step(1932): len = 2722.2, overlap = 3.25
PHY-3002 : Step(1933): len = 2744.3, overlap = 0
PHY-3002 : Step(1934): len = 2780.1, overlap = 2.5
PHY-3002 : Step(1935): len = 2714.1, overlap = 5
PHY-3002 : Step(1936): len = 2552.2, overlap = 5
PHY-3002 : Step(1937): len = 2508.2, overlap = 4.75
PHY-3002 : Step(1938): len = 2471.3, overlap = 4.25
PHY-3002 : Step(1939): len = 2354.5, overlap = 2.25
PHY-3002 : Step(1940): len = 2372.4, overlap = 2.25
PHY-3002 : Step(1941): len = 2335.3, overlap = 2
PHY-3002 : Step(1942): len = 2320.4, overlap = 2
PHY-3002 : Step(1943): len = 2295.7, overlap = 2
PHY-3002 : Step(1944): len = 2301.6, overlap = 2
PHY-3002 : Step(1945): len = 2345.6, overlap = 0.5
PHY-3002 : Step(1946): len = 2350.3, overlap = 0
PHY-3002 : Step(1947): len = 2312.6, overlap = 0
PHY-3002 : Step(1948): len = 2330.4, overlap = 0.5
PHY-3002 : Step(1949): len = 2280.6, overlap = 5.25
PHY-3002 : Step(1950): len = 2107.4, overlap = 4.75
PHY-3002 : Step(1951): len = 2064.6, overlap = 4.75
PHY-3002 : Step(1952): len = 2048.4, overlap = 4.75
PHY-3002 : Step(1953): len = 2084.5, overlap = 4.75
PHY-3002 : Step(1954): len = 2007.5, overlap = 4.75
PHY-3002 : Step(1955): len = 2012.2, overlap = 4.5
PHY-3002 : Step(1956): len = 1979.4, overlap = 4.5
PHY-3002 : Step(1957): len = 1976, overlap = 4.5
PHY-3002 : Step(1958): len = 1965.1, overlap = 4.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56344e-05
PHY-3002 : Step(1959): len = 1939.5, overlap = 10.25
PHY-3002 : Step(1960): len = 1960, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.12687e-05
PHY-3002 : Step(1961): len = 1975.1, overlap = 10.25
PHY-3002 : Step(1962): len = 2031.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.25375e-05
PHY-3002 : Step(1963): len = 2014.6, overlap = 10.25
PHY-3002 : Step(1964): len = 2144.9, overlap = 9.5
PHY-3002 : Step(1965): len = 2217.1, overlap = 8
PHY-3002 : Step(1966): len = 2186.6, overlap = 8
PHY-3002 : Step(1967): len = 2191.7, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000125075
PHY-3002 : Step(1968): len = 2184.7, overlap = 8
PHY-3002 : Step(1969): len = 2184.7, overlap = 8
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00025015
PHY-3002 : Step(1970): len = 2242.9, overlap = 6.25
PHY-3002 : Step(1971): len = 2316.7, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015296s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (204.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1972): len = 4380.6, overlap = 0.5
PHY-3002 : Step(1973): len = 3580.7, overlap = 3.25
PHY-3002 : Step(1974): len = 3009.2, overlap = 6.25
PHY-3002 : Step(1975): len = 2643, overlap = 8.25
PHY-3002 : Step(1976): len = 2404.4, overlap = 10.5
PHY-3002 : Step(1977): len = 2276.8, overlap = 12.5
PHY-3002 : Step(1978): len = 2249, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107441
PHY-3002 : Step(1979): len = 2239.4, overlap = 12
PHY-3002 : Step(1980): len = 2255.3, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214882
PHY-3002 : Step(1981): len = 2259.5, overlap = 11.25
PHY-3002 : Step(1982): len = 2357.5, overlap = 11
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000429765
PHY-3002 : Step(1983): len = 2394, overlap = 10
PHY-3002 : Step(1984): len = 2554.4, overlap = 7.5
PHY-3002 : Step(1985): len = 2573.9, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007942s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (196.8%)

PHY-3001 : Legalized: Len = 4177.6, Over = 0
PHY-3001 : Final: Len = 4177.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6096, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 6264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016997s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (183.9%)

RUN-1003 : finish command "place" in  2.115406s wall, 2.734375s user + 1.234375s system = 3.968750s CPU (187.6%)

RUN-1004 : used memory is 591 MB, reserved memory is 592 MB, peak memory is 825 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 94 to 64
PHY-1001 : Pin misalignment score is improved from 64 to 64
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 111 instances
RUN-1001 : 51 mslices, 51 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 246 nets
RUN-1001 : 182 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 12 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6096, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 6264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018664s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.121440s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.014184s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 15752, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.104545s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (179.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15760, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15760
PHY-1001 : End DR Iter 1; 0.007047s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (221.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.474369s wall, 1.453125s user + 0.234375s system = 1.687500s CPU (114.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.715091s wall, 1.671875s user + 0.250000s system = 1.921875s CPU (112.1%)

RUN-1004 : used memory is 612 MB, reserved memory is 612 MB, peak memory is 825 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                  145   out of  19600    0.74%
#le                   199
  #lut only            54   out of    199   27.14%
  #reg only            88   out of    199   44.22%
  #lut&reg             57   out of    199   28.64%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 111
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 246, pip num: 1717
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 189 valid insts, and 4306 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.181684s wall, 2.171875s user + 0.046875s system = 2.218750s CPU (187.8%)

RUN-1004 : used memory is 613 MB, reserved memory is 612 MB, peak memory is 825 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.002161s wall, 1.906250s user + 0.171875s system = 2.078125s CPU (103.8%)

RUN-1004 : used memory is 664 MB, reserved memory is 664 MB, peak memory is 825 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.543922s wall, 0.406250s user + 0.484375s system = 0.890625s CPU (13.6%)

RUN-1004 : used memory is 671 MB, reserved memory is 673 MB, peak memory is 825 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.093393s wall, 2.468750s user + 0.656250s system = 3.125000s CPU (34.4%)

RUN-1004 : used memory is 619 MB, reserved memory is 620 MB, peak memory is 825 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 714/2 useful/useless nets, 680/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 297 distributor mux.
SYN-1016 : Merged 449 instances.
SYN-1015 : Optimize round 1, 883 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 302/137 useful/useless nets, 268/306 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 314 better
SYN-1014 : Optimize round 3
SYN-1032 : 302/0 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          201
  #and                 28
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              16
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |39     |162    |21     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 313/0 useful/useless nets, 280/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 438/0 useful/useless nets, 405/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 134 better
SYN-2501 : Optimize round 2
SYN-1032 : 412/0 useful/useless nets, 379/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 464/0 useful/useless nets, 431/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 86 (3.59), #lev = 3 (2.36)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 219 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 21 SEQ (329 nodes)...
SYN-4005 : Packed 21 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 100 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 188/211 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   216
  #lut only            55   out of    216   25.46%
  #reg only           100   out of    216   46.30%
  #lut&reg             61   out of    216   28.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |216   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 120 instances
RUN-1001 : 55 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 118 instances, 111 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 963, tnet num: 265, tinst num: 118, tnode num: 1340, tedge num: 1559.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027788s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (168.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65312.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1986): len = 41946.4, overlap = 0
PHY-3002 : Step(1987): len = 31196, overlap = 0
PHY-3002 : Step(1988): len = 27411.5, overlap = 0
PHY-3002 : Step(1989): len = 24738.5, overlap = 0
PHY-3002 : Step(1990): len = 22033.3, overlap = 0
PHY-3002 : Step(1991): len = 19629, overlap = 0
PHY-3002 : Step(1992): len = 17684.7, overlap = 0
PHY-3002 : Step(1993): len = 16156.8, overlap = 0
PHY-3002 : Step(1994): len = 14844, overlap = 0
PHY-3002 : Step(1995): len = 13700, overlap = 0
PHY-3002 : Step(1996): len = 12758.7, overlap = 0
PHY-3002 : Step(1997): len = 11760.5, overlap = 0
PHY-3002 : Step(1998): len = 10887.8, overlap = 0
PHY-3002 : Step(1999): len = 10237.3, overlap = 0
PHY-3002 : Step(2000): len = 9454.2, overlap = 0
PHY-3002 : Step(2001): len = 8982.8, overlap = 0
PHY-3002 : Step(2002): len = 8474.5, overlap = 0
PHY-3002 : Step(2003): len = 7990.9, overlap = 0
PHY-3002 : Step(2004): len = 7810.1, overlap = 0
PHY-3002 : Step(2005): len = 7501.2, overlap = 0
PHY-3002 : Step(2006): len = 7301.9, overlap = 0
PHY-3002 : Step(2007): len = 7096.1, overlap = 0
PHY-3002 : Step(2008): len = 6866, overlap = 0
PHY-3002 : Step(2009): len = 6802, overlap = 0
PHY-3002 : Step(2010): len = 6651.6, overlap = 0
PHY-3002 : Step(2011): len = 6509, overlap = 0
PHY-3002 : Step(2012): len = 6535.3, overlap = 0
PHY-3002 : Step(2013): len = 6382.4, overlap = 0
PHY-3002 : Step(2014): len = 6281.2, overlap = 0
PHY-3002 : Step(2015): len = 6252.6, overlap = 0
PHY-3002 : Step(2016): len = 6249.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005426s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2017): len = 6175.2, overlap = 0
PHY-3002 : Step(2018): len = 6144.6, overlap = 0.25
PHY-3002 : Step(2019): len = 6137.2, overlap = 0.5
PHY-3002 : Step(2020): len = 6068, overlap = 2.75
PHY-3002 : Step(2021): len = 6044.2, overlap = 2.75
PHY-3002 : Step(2022): len = 5953.2, overlap = 2.75
PHY-3002 : Step(2023): len = 5895.5, overlap = 2.75
PHY-3002 : Step(2024): len = 5852.6, overlap = 2.5
PHY-3002 : Step(2025): len = 5801.8, overlap = 2.25
PHY-3002 : Step(2026): len = 5686.4, overlap = 1.75
PHY-3002 : Step(2027): len = 5589.3, overlap = 1.5
PHY-3002 : Step(2028): len = 5554.2, overlap = 0.75
PHY-3002 : Step(2029): len = 5360, overlap = 3
PHY-3002 : Step(2030): len = 5193.2, overlap = 4.25
PHY-3002 : Step(2031): len = 4988.6, overlap = 4
PHY-3002 : Step(2032): len = 4890.3, overlap = 4
PHY-3002 : Step(2033): len = 4824.8, overlap = 4
PHY-3002 : Step(2034): len = 4655.1, overlap = 10.75
PHY-3002 : Step(2035): len = 4569.4, overlap = 10
PHY-3002 : Step(2036): len = 4503.2, overlap = 3
PHY-3002 : Step(2037): len = 4457.9, overlap = 8
PHY-3002 : Step(2038): len = 4427.7, overlap = 8.5
PHY-3002 : Step(2039): len = 4220.2, overlap = 8
PHY-3002 : Step(2040): len = 4136.5, overlap = 8
PHY-3002 : Step(2041): len = 4096.2, overlap = 8
PHY-3002 : Step(2042): len = 4095.1, overlap = 8
PHY-3002 : Step(2043): len = 4054, overlap = 8
PHY-3002 : Step(2044): len = 4019.7, overlap = 8
PHY-3002 : Step(2045): len = 4014.9, overlap = 8
PHY-3002 : Step(2046): len = 3942, overlap = 8
PHY-3002 : Step(2047): len = 3920.1, overlap = 8.5
PHY-3002 : Step(2048): len = 3910.8, overlap = 8.75
PHY-3002 : Step(2049): len = 3831, overlap = 9.25
PHY-3002 : Step(2050): len = 3785.3, overlap = 8.75
PHY-3002 : Step(2051): len = 3780.6, overlap = 7.5
PHY-3002 : Step(2052): len = 3777.7, overlap = 1.5
PHY-3002 : Step(2053): len = 3696.1, overlap = 1.5
PHY-3002 : Step(2054): len = 3624.2, overlap = 2.5
PHY-3002 : Step(2055): len = 3638.9, overlap = 3
PHY-3002 : Step(2056): len = 3606.1, overlap = 3.25
PHY-3002 : Step(2057): len = 3571.7, overlap = 3.75
PHY-3002 : Step(2058): len = 3551.5, overlap = 7
PHY-3002 : Step(2059): len = 3533.9, overlap = 8.25
PHY-3002 : Step(2060): len = 3566, overlap = 11
PHY-3002 : Step(2061): len = 3509.8, overlap = 14.75
PHY-3002 : Step(2062): len = 3517.7, overlap = 15.25
PHY-3002 : Step(2063): len = 3493.3, overlap = 15
PHY-3002 : Step(2064): len = 3471.4, overlap = 15
PHY-3002 : Step(2065): len = 3441.5, overlap = 15
PHY-3002 : Step(2066): len = 3429.6, overlap = 15
PHY-3002 : Step(2067): len = 3423.3, overlap = 15
PHY-3002 : Step(2068): len = 3426.3, overlap = 15
PHY-3002 : Step(2069): len = 3406.9, overlap = 15
PHY-3002 : Step(2070): len = 3420, overlap = 15
PHY-3002 : Step(2071): len = 3431.6, overlap = 15
PHY-3002 : Step(2072): len = 3403, overlap = 15
PHY-3002 : Step(2073): len = 3393.8, overlap = 15
PHY-3002 : Step(2074): len = 3380.5, overlap = 15
PHY-3002 : Step(2075): len = 3365.2, overlap = 15
PHY-3002 : Step(2076): len = 3367.7, overlap = 14.75
PHY-3002 : Step(2077): len = 3358.3, overlap = 14.75
PHY-3002 : Step(2078): len = 3351.6, overlap = 14.75
PHY-3002 : Step(2079): len = 3356.1, overlap = 14.75
PHY-3002 : Step(2080): len = 3355.3, overlap = 14.5
PHY-3002 : Step(2081): len = 3353.4, overlap = 14
PHY-3002 : Step(2082): len = 3347.1, overlap = 14
PHY-3002 : Step(2083): len = 3338.2, overlap = 13.75
PHY-3002 : Step(2084): len = 3325.5, overlap = 13.5
PHY-3002 : Step(2085): len = 3294.9, overlap = 13.5
PHY-3002 : Step(2086): len = 3288.7, overlap = 13.5
PHY-3002 : Step(2087): len = 3293.7, overlap = 13.5
PHY-3002 : Step(2088): len = 3286.3, overlap = 13.5
PHY-3002 : Step(2089): len = 3289.2, overlap = 13.5
PHY-3002 : Step(2090): len = 3271.4, overlap = 13.25
PHY-3002 : Step(2091): len = 3271.7, overlap = 12
PHY-3002 : Step(2092): len = 3248.1, overlap = 10.5
PHY-3002 : Step(2093): len = 3229.5, overlap = 10
PHY-3002 : Step(2094): len = 3230.1, overlap = 7.25
PHY-3002 : Step(2095): len = 3182.1, overlap = 3.5
PHY-3002 : Step(2096): len = 3123.6, overlap = 3.5
PHY-3002 : Step(2097): len = 3089.8, overlap = 10.25
PHY-3002 : Step(2098): len = 3024.9, overlap = 10.75
PHY-3002 : Step(2099): len = 2999, overlap = 10
PHY-3002 : Step(2100): len = 3043.6, overlap = 8.25
PHY-3002 : Step(2101): len = 2920, overlap = 6
PHY-3002 : Step(2102): len = 2845.9, overlap = 6
PHY-3002 : Step(2103): len = 2825.9, overlap = 5
PHY-3002 : Step(2104): len = 2829.4, overlap = 5
PHY-3002 : Step(2105): len = 2826.4, overlap = 4
PHY-3002 : Step(2106): len = 2833.6, overlap = 2.5
PHY-3002 : Step(2107): len = 2836, overlap = 2.25
PHY-3002 : Step(2108): len = 2803.3, overlap = 1.75
PHY-3002 : Step(2109): len = 2789.4, overlap = 0.75
PHY-3002 : Step(2110): len = 2790.3, overlap = 0.5
PHY-3002 : Step(2111): len = 2783.7, overlap = 2.25
PHY-3002 : Step(2112): len = 2800.7, overlap = 9.5
PHY-3002 : Step(2113): len = 2904.3, overlap = 10.5
PHY-3002 : Step(2114): len = 2803.5, overlap = 10.25
PHY-3002 : Step(2115): len = 2692.1, overlap = 10
PHY-3002 : Step(2116): len = 2624.9, overlap = 9.25
PHY-3002 : Step(2117): len = 2589.2, overlap = 9.25
PHY-3002 : Step(2118): len = 2582.5, overlap = 9.25
PHY-3002 : Step(2119): len = 2559.9, overlap = 9
PHY-3002 : Step(2120): len = 2536.8, overlap = 8.75
PHY-3002 : Step(2121): len = 2533.6, overlap = 8.75
PHY-3002 : Step(2122): len = 2515.2, overlap = 8.75
PHY-3002 : Step(2123): len = 2500.7, overlap = 8.5
PHY-3002 : Step(2124): len = 2500.9, overlap = 8.25
PHY-3002 : Step(2125): len = 2500.2, overlap = 8.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.25329e-05
PHY-3002 : Step(2126): len = 2507.4, overlap = 16.25
PHY-3002 : Step(2127): len = 2516.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.47718e-05
PHY-3002 : Step(2128): len = 2575.2, overlap = 14.5
PHY-3002 : Step(2129): len = 2652.8, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.95436e-05
PHY-3002 : Step(2130): len = 2671.4, overlap = 11.25
PHY-3002 : Step(2131): len = 2941.9, overlap = 7.75
PHY-3002 : Step(2132): len = 2994.2, overlap = 6.75
PHY-3002 : Step(2133): len = 2947.4, overlap = 5.75
PHY-3002 : Step(2134): len = 2989.5, overlap = 5.25
PHY-3002 : Step(2135): len = 3044.5, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.90871e-05
PHY-3002 : Step(2136): len = 3013.5, overlap = 3.75
PHY-3002 : Step(2137): len = 3020.9, overlap = 3.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000198174
PHY-3002 : Step(2138): len = 3046.9, overlap = 3.25
PHY-3002 : Step(2139): len = 3070.9, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017655s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2140): len = 4463.9, overlap = 1.75
PHY-3002 : Step(2141): len = 4033.7, overlap = 2
PHY-3002 : Step(2142): len = 3683.7, overlap = 3.5
PHY-3002 : Step(2143): len = 3480, overlap = 4
PHY-3002 : Step(2144): len = 3326.3, overlap = 6.25
PHY-3002 : Step(2145): len = 3295.5, overlap = 7.25
PHY-3002 : Step(2146): len = 3227.9, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.58047e-05
PHY-3002 : Step(2147): len = 3179.6, overlap = 8
PHY-3002 : Step(2148): len = 3179.7, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171609
PHY-3002 : Step(2149): len = 3154.2, overlap = 8.5
PHY-3002 : Step(2150): len = 3158.9, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007449s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4401.8, Over = 0
PHY-3001 : Final: Len = 4401.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6008, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 6192, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018440s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (84.7%)

RUN-1003 : finish command "place" in  2.550261s wall, 2.859375s user + 1.671875s system = 4.531250s CPU (177.7%)

RUN-1004 : used memory is 619 MB, reserved memory is 620 MB, peak memory is 825 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 91 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 69
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 120 instances
RUN-1001 : 55 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6008, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 6192, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022325s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.0%)

PHY-1001 : End global routing;  0.111725s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (125.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.013775s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (226.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 16224, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.122268s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (153.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16192, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.011503s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 16160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16160
PHY-1001 : End DR Iter 2; 0.011175s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.456364s wall, 1.296875s user + 0.171875s system = 1.468750s CPU (100.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.689841s wall, 1.546875s user + 0.171875s system = 1.718750s CPU (101.7%)

RUN-1004 : used memory is 638 MB, reserved memory is 638 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   216
  #lut only            55   out of    216   25.46%
  #reg only           100   out of    216   46.30%
  #lut&reg             61   out of    216   28.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 120
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 1856
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 193 valid insts, and 4629 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.207776s wall, 2.281250s user + 0.015625s system = 2.296875s CPU (190.2%)

RUN-1004 : used memory is 638 MB, reserved memory is 638 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.943721s wall, 1.937500s user + 0.062500s system = 2.000000s CPU (102.9%)

RUN-1004 : used memory is 670 MB, reserved memory is 672 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.593252s wall, 0.234375s user + 0.234375s system = 0.468750s CPU (7.1%)

RUN-1004 : used memory is 678 MB, reserved memory is 680 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.088796s wall, 2.312500s user + 0.328125s system = 2.640625s CPU (29.1%)

RUN-1004 : used memory is 636 MB, reserved memory is 638 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 714/2 useful/useless nets, 680/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 297 distributor mux.
SYN-1016 : Merged 449 instances.
SYN-1015 : Optimize round 1, 883 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 302/137 useful/useless nets, 268/306 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 328 better
SYN-1014 : Optimize round 3
SYN-1032 : 160/127 useful/useless nets, 126/128 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 256 better
SYN-1014 : Optimize round 4
SYN-1032 : 159/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 169/0 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 243/0 useful/useless nets, 210/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 241/0 useful/useless nets, 208/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 293/0 useful/useless nets, 260/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.63), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 191/0 useful/useless nets, 158/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/91 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (34 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 57 instances
RUN-1001 : 24 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 129 nets
RUN-1001 : 67 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 55 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 487, tnet num: 127, tinst num: 55, tnode num: 615, tedge num: 835.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 68 clock pins, and constraint 128 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014695s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (212.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42988.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2151): len = 28751.1, overlap = 0
PHY-3002 : Step(2152): len = 22044, overlap = 0
PHY-3002 : Step(2153): len = 17832.6, overlap = 0
PHY-3002 : Step(2154): len = 15226.8, overlap = 0
PHY-3002 : Step(2155): len = 13028.3, overlap = 0
PHY-3002 : Step(2156): len = 10854.6, overlap = 0
PHY-3002 : Step(2157): len = 8787.5, overlap = 0
PHY-3002 : Step(2158): len = 7799.6, overlap = 0
PHY-3002 : Step(2159): len = 7304.2, overlap = 0
PHY-3002 : Step(2160): len = 7007.9, overlap = 0
PHY-3002 : Step(2161): len = 6254.2, overlap = 0
PHY-3002 : Step(2162): len = 6122.3, overlap = 0
PHY-3002 : Step(2163): len = 5478.9, overlap = 0
PHY-3002 : Step(2164): len = 5331.4, overlap = 0
PHY-3002 : Step(2165): len = 4885.2, overlap = 0
PHY-3002 : Step(2166): len = 4373, overlap = 0
PHY-3002 : Step(2167): len = 3913.7, overlap = 0
PHY-3002 : Step(2168): len = 3646, overlap = 0
PHY-3002 : Step(2169): len = 3489.8, overlap = 0
PHY-3002 : Step(2170): len = 3376.1, overlap = 0
PHY-3002 : Step(2171): len = 3305.6, overlap = 0
PHY-3002 : Step(2172): len = 3270.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004797s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2173): len = 3233.6, overlap = 0
PHY-3002 : Step(2174): len = 3232.4, overlap = 0
PHY-3002 : Step(2175): len = 3231.2, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2176): len = 3207.7, overlap = 2.25
PHY-3002 : Step(2177): len = 3211, overlap = 2
PHY-3002 : Step(2178): len = 3211, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014942s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2179): len = 4222.6, overlap = 0.5
PHY-3002 : Step(2180): len = 3772.3, overlap = 2.25
PHY-3002 : Step(2181): len = 3455.8, overlap = 3.75
PHY-3002 : Step(2182): len = 3345.2, overlap = 2.75
PHY-3002 : Step(2183): len = 3252.8, overlap = 3.25
PHY-3002 : Step(2184): len = 3266.1, overlap = 3.25
PHY-3002 : Step(2185): len = 3277.1, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006919s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (225.8%)

PHY-3001 : Legalized: Len = 4343.2, Over = 0
PHY-3001 : Final: Len = 4343.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 7296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013967s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (335.6%)

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 61 to 47
PHY-1001 : Pin misalignment score is improved from 47 to 45
PHY-1001 : Pin misalignment score is improved from 45 to 45
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 57 instances
RUN-1001 : 24 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 129 nets
RUN-1001 : 67 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 7296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016893s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (277.5%)

PHY-1001 : End global routing;  0.105598s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (133.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.021772s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (215.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 20096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20096
PHY-1001 : End Routed; 0.225345s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (117.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.538325s wall, 1.453125s user + 0.203125s system = 1.656250s CPU (107.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.758709s wall, 1.671875s user + 0.218750s system = 1.890625s CPU (107.5%)

RUN-1004 : used memory is 642 MB, reserved memory is 659 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 57
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 129, pip num: 1203
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 311 valid insts, and 3156 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.191791s wall, 2.718750s user + 0.125000s system = 2.843750s CPU (238.6%)

RUN-1004 : used memory is 642 MB, reserved memory is 659 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.939610s wall, 1.921875s user + 0.078125s system = 2.000000s CPU (103.1%)

RUN-1004 : used memory is 675 MB, reserved memory is 692 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.572023s wall, 0.265625s user + 0.109375s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 683 MB, reserved memory is 701 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.060327s wall, 2.343750s user + 0.234375s system = 2.578125s CPU (28.5%)

RUN-1004 : used memory is 635 MB, reserved memory is 653 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 714/2 useful/useless nets, 680/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 297 distributor mux.
SYN-1016 : Merged 449 instances.
SYN-1015 : Optimize round 1, 883 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 302/137 useful/useless nets, 268/306 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 314 better
SYN-1014 : Optimize round 3
SYN-1032 : 302/0 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          201
  #and                 28
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              16
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |39     |162    |21     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 313/0 useful/useless nets, 280/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 438/0 useful/useless nets, 405/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 134 better
SYN-2501 : Optimize round 2
SYN-1032 : 412/0 useful/useless nets, 379/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 464/0 useful/useless nets, 431/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 86 (3.59), #lev = 3 (2.36)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 219 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 21 SEQ (329 nodes)...
SYN-4005 : Packed 21 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 100 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 188/211 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   216
  #lut only            55   out of    216   25.46%
  #reg only           100   out of    216   46.30%
  #lut&reg             61   out of    216   28.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |216   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 120 instances
RUN-1001 : 55 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 118 instances, 111 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 963, tnet num: 265, tinst num: 118, tnode num: 1340, tedge num: 1559.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036049s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (216.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65312.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2186): len = 41946.4, overlap = 0
PHY-3002 : Step(2187): len = 31196, overlap = 0
PHY-3002 : Step(2188): len = 27411.5, overlap = 0
PHY-3002 : Step(2189): len = 24738.5, overlap = 0
PHY-3002 : Step(2190): len = 22033.3, overlap = 0
PHY-3002 : Step(2191): len = 19629, overlap = 0
PHY-3002 : Step(2192): len = 17684.7, overlap = 0
PHY-3002 : Step(2193): len = 16156.8, overlap = 0
PHY-3002 : Step(2194): len = 14844, overlap = 0
PHY-3002 : Step(2195): len = 13700, overlap = 0
PHY-3002 : Step(2196): len = 12758.7, overlap = 0
PHY-3002 : Step(2197): len = 11760.5, overlap = 0
PHY-3002 : Step(2198): len = 10887.8, overlap = 0
PHY-3002 : Step(2199): len = 10237.3, overlap = 0
PHY-3002 : Step(2200): len = 9454.2, overlap = 0
PHY-3002 : Step(2201): len = 8982.8, overlap = 0
PHY-3002 : Step(2202): len = 8474.5, overlap = 0
PHY-3002 : Step(2203): len = 7990.9, overlap = 0
PHY-3002 : Step(2204): len = 7810.1, overlap = 0
PHY-3002 : Step(2205): len = 7501.2, overlap = 0
PHY-3002 : Step(2206): len = 7301.9, overlap = 0
PHY-3002 : Step(2207): len = 7096.1, overlap = 0
PHY-3002 : Step(2208): len = 6866, overlap = 0
PHY-3002 : Step(2209): len = 6802, overlap = 0
PHY-3002 : Step(2210): len = 6651.6, overlap = 0
PHY-3002 : Step(2211): len = 6509, overlap = 0
PHY-3002 : Step(2212): len = 6535.3, overlap = 0
PHY-3002 : Step(2213): len = 6382.4, overlap = 0
PHY-3002 : Step(2214): len = 6281.2, overlap = 0
PHY-3002 : Step(2215): len = 6252.6, overlap = 0
PHY-3002 : Step(2216): len = 6249.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009720s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (321.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2217): len = 6175.2, overlap = 0
PHY-3002 : Step(2218): len = 6144.6, overlap = 0.25
PHY-3002 : Step(2219): len = 6137.2, overlap = 0.5
PHY-3002 : Step(2220): len = 6068, overlap = 2.75
PHY-3002 : Step(2221): len = 6044.2, overlap = 2.75
PHY-3002 : Step(2222): len = 5953.2, overlap = 2.75
PHY-3002 : Step(2223): len = 5895.5, overlap = 2.75
PHY-3002 : Step(2224): len = 5852.6, overlap = 2.5
PHY-3002 : Step(2225): len = 5801.8, overlap = 2.25
PHY-3002 : Step(2226): len = 5686.4, overlap = 1.75
PHY-3002 : Step(2227): len = 5589.3, overlap = 1.5
PHY-3002 : Step(2228): len = 5554.2, overlap = 0.75
PHY-3002 : Step(2229): len = 5360, overlap = 3
PHY-3002 : Step(2230): len = 5193.2, overlap = 4.25
PHY-3002 : Step(2231): len = 4988.6, overlap = 4
PHY-3002 : Step(2232): len = 4890.3, overlap = 4
PHY-3002 : Step(2233): len = 4824.8, overlap = 4
PHY-3002 : Step(2234): len = 4655.1, overlap = 10.75
PHY-3002 : Step(2235): len = 4569.4, overlap = 10
PHY-3002 : Step(2236): len = 4503.2, overlap = 3
PHY-3002 : Step(2237): len = 4457.9, overlap = 8
PHY-3002 : Step(2238): len = 4427.7, overlap = 8.5
PHY-3002 : Step(2239): len = 4220.2, overlap = 8
PHY-3002 : Step(2240): len = 4136.5, overlap = 8
PHY-3002 : Step(2241): len = 4096.2, overlap = 8
PHY-3002 : Step(2242): len = 4095.1, overlap = 8
PHY-3002 : Step(2243): len = 4054, overlap = 8
PHY-3002 : Step(2244): len = 4019.7, overlap = 8
PHY-3002 : Step(2245): len = 4014.9, overlap = 8
PHY-3002 : Step(2246): len = 3942, overlap = 8
PHY-3002 : Step(2247): len = 3920.1, overlap = 8.5
PHY-3002 : Step(2248): len = 3910.8, overlap = 8.75
PHY-3002 : Step(2249): len = 3831, overlap = 9.25
PHY-3002 : Step(2250): len = 3785.3, overlap = 8.75
PHY-3002 : Step(2251): len = 3780.6, overlap = 7.5
PHY-3002 : Step(2252): len = 3777.7, overlap = 1.5
PHY-3002 : Step(2253): len = 3696.1, overlap = 1.5
PHY-3002 : Step(2254): len = 3624.2, overlap = 2.5
PHY-3002 : Step(2255): len = 3638.9, overlap = 3
PHY-3002 : Step(2256): len = 3606.1, overlap = 3.25
PHY-3002 : Step(2257): len = 3571.7, overlap = 3.75
PHY-3002 : Step(2258): len = 3551.5, overlap = 7
PHY-3002 : Step(2259): len = 3533.9, overlap = 8.25
PHY-3002 : Step(2260): len = 3566, overlap = 11
PHY-3002 : Step(2261): len = 3509.8, overlap = 14.75
PHY-3002 : Step(2262): len = 3517.7, overlap = 15.25
PHY-3002 : Step(2263): len = 3493.3, overlap = 15
PHY-3002 : Step(2264): len = 3471.4, overlap = 15
PHY-3002 : Step(2265): len = 3441.5, overlap = 15
PHY-3002 : Step(2266): len = 3429.6, overlap = 15
PHY-3002 : Step(2267): len = 3423.3, overlap = 15
PHY-3002 : Step(2268): len = 3426.3, overlap = 15
PHY-3002 : Step(2269): len = 3406.9, overlap = 15
PHY-3002 : Step(2270): len = 3420, overlap = 15
PHY-3002 : Step(2271): len = 3431.6, overlap = 15
PHY-3002 : Step(2272): len = 3403, overlap = 15
PHY-3002 : Step(2273): len = 3393.8, overlap = 15
PHY-3002 : Step(2274): len = 3380.5, overlap = 15
PHY-3002 : Step(2275): len = 3365.2, overlap = 15
PHY-3002 : Step(2276): len = 3367.7, overlap = 14.75
PHY-3002 : Step(2277): len = 3358.3, overlap = 14.75
PHY-3002 : Step(2278): len = 3351.6, overlap = 14.75
PHY-3002 : Step(2279): len = 3356.1, overlap = 14.75
PHY-3002 : Step(2280): len = 3355.3, overlap = 14.5
PHY-3002 : Step(2281): len = 3353.4, overlap = 14
PHY-3002 : Step(2282): len = 3347.1, overlap = 14
PHY-3002 : Step(2283): len = 3338.2, overlap = 13.75
PHY-3002 : Step(2284): len = 3325.5, overlap = 13.5
PHY-3002 : Step(2285): len = 3294.9, overlap = 13.5
PHY-3002 : Step(2286): len = 3288.7, overlap = 13.5
PHY-3002 : Step(2287): len = 3293.7, overlap = 13.5
PHY-3002 : Step(2288): len = 3286.3, overlap = 13.5
PHY-3002 : Step(2289): len = 3289.2, overlap = 13.5
PHY-3002 : Step(2290): len = 3271.4, overlap = 13.25
PHY-3002 : Step(2291): len = 3271.7, overlap = 12
PHY-3002 : Step(2292): len = 3248.1, overlap = 10.5
PHY-3002 : Step(2293): len = 3229.5, overlap = 10
PHY-3002 : Step(2294): len = 3230.1, overlap = 7.25
PHY-3002 : Step(2295): len = 3182.1, overlap = 3.5
PHY-3002 : Step(2296): len = 3123.6, overlap = 3.5
PHY-3002 : Step(2297): len = 3089.8, overlap = 10.25
PHY-3002 : Step(2298): len = 3024.9, overlap = 10.75
PHY-3002 : Step(2299): len = 2999, overlap = 10
PHY-3002 : Step(2300): len = 3043.6, overlap = 8.25
PHY-3002 : Step(2301): len = 2920, overlap = 6
PHY-3002 : Step(2302): len = 2845.9, overlap = 6
PHY-3002 : Step(2303): len = 2825.9, overlap = 5
PHY-3002 : Step(2304): len = 2829.4, overlap = 5
PHY-3002 : Step(2305): len = 2826.4, overlap = 4
PHY-3002 : Step(2306): len = 2833.6, overlap = 2.5
PHY-3002 : Step(2307): len = 2836, overlap = 2.25
PHY-3002 : Step(2308): len = 2803.3, overlap = 1.75
PHY-3002 : Step(2309): len = 2789.4, overlap = 0.75
PHY-3002 : Step(2310): len = 2790.3, overlap = 0.5
PHY-3002 : Step(2311): len = 2783.7, overlap = 2.25
PHY-3002 : Step(2312): len = 2800.7, overlap = 9.5
PHY-3002 : Step(2313): len = 2904.3, overlap = 10.5
PHY-3002 : Step(2314): len = 2803.5, overlap = 10.25
PHY-3002 : Step(2315): len = 2692.1, overlap = 10
PHY-3002 : Step(2316): len = 2624.9, overlap = 9.25
PHY-3002 : Step(2317): len = 2589.2, overlap = 9.25
PHY-3002 : Step(2318): len = 2582.5, overlap = 9.25
PHY-3002 : Step(2319): len = 2559.9, overlap = 9
PHY-3002 : Step(2320): len = 2536.8, overlap = 8.75
PHY-3002 : Step(2321): len = 2533.6, overlap = 8.75
PHY-3002 : Step(2322): len = 2515.2, overlap = 8.75
PHY-3002 : Step(2323): len = 2500.7, overlap = 8.5
PHY-3002 : Step(2324): len = 2500.9, overlap = 8.25
PHY-3002 : Step(2325): len = 2500.2, overlap = 8.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.25329e-05
PHY-3002 : Step(2326): len = 2507.4, overlap = 16.25
PHY-3002 : Step(2327): len = 2516.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.47718e-05
PHY-3002 : Step(2328): len = 2575.2, overlap = 14.5
PHY-3002 : Step(2329): len = 2652.8, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.95436e-05
PHY-3002 : Step(2330): len = 2671.4, overlap = 11.25
PHY-3002 : Step(2331): len = 2941.9, overlap = 7.75
PHY-3002 : Step(2332): len = 2994.2, overlap = 6.75
PHY-3002 : Step(2333): len = 2947.4, overlap = 5.75
PHY-3002 : Step(2334): len = 2989.5, overlap = 5.25
PHY-3002 : Step(2335): len = 3044.5, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.90871e-05
PHY-3002 : Step(2336): len = 3013.5, overlap = 3.75
PHY-3002 : Step(2337): len = 3020.9, overlap = 3.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000198174
PHY-3002 : Step(2338): len = 3046.9, overlap = 3.25
PHY-3002 : Step(2339): len = 3070.9, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026973s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2340): len = 4463.9, overlap = 1.75
PHY-3002 : Step(2341): len = 4033.7, overlap = 2
PHY-3002 : Step(2342): len = 3683.7, overlap = 3.5
PHY-3002 : Step(2343): len = 3480, overlap = 4
PHY-3002 : Step(2344): len = 3326.3, overlap = 6.25
PHY-3002 : Step(2345): len = 3295.5, overlap = 7.25
PHY-3002 : Step(2346): len = 3227.9, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.58047e-05
PHY-3002 : Step(2347): len = 3179.6, overlap = 8
PHY-3002 : Step(2348): len = 3179.7, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171609
PHY-3002 : Step(2349): len = 3154.2, overlap = 8.5
PHY-3002 : Step(2350): len = 3158.9, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012735s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (245.4%)

PHY-3001 : Legalized: Len = 4401.8, Over = 0
PHY-3001 : Final: Len = 4401.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6008, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 6192, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048188s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (129.7%)

RUN-1003 : finish command "place" in  4.531431s wall, 5.015625s user + 2.109375s system = 7.125000s CPU (157.2%)

RUN-1004 : used memory is 606 MB, reserved memory is 632 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 91 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 69
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 120 instances
RUN-1001 : 55 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6008, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 6192, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031499s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (248.0%)

PHY-1001 : End global routing;  0.243045s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (115.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.031426s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 16224, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.156931s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (149.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16192, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.011005s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (142.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 16160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16160
PHY-1001 : End DR Iter 2; 0.008069s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (387.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.840005s wall, 1.703125s user + 0.218750s system = 1.921875s CPU (104.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.242241s wall, 2.109375s user + 0.265625s system = 2.375000s CPU (105.9%)

RUN-1004 : used memory is 628 MB, reserved memory is 655 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   216
  #lut only            55   out of    216   25.46%
  #reg only           100   out of    216   46.30%
  #lut&reg             61   out of    216   28.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 120
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 1856
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 193 valid insts, and 4629 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.429487s wall, 2.484375s user + 0.093750s system = 2.578125s CPU (180.4%)

RUN-1004 : used memory is 629 MB, reserved memory is 655 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.038156s wall, 1.984375s user + 0.078125s system = 2.062500s CPU (101.2%)

RUN-1004 : used memory is 680 MB, reserved memory is 707 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.549957s wall, 0.390625s user + 0.250000s system = 0.640625s CPU (9.8%)

RUN-1004 : used memory is 687 MB, reserved memory is 716 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.143745s wall, 2.546875s user + 0.343750s system = 2.890625s CPU (31.6%)

RUN-1004 : used memory is 643 MB, reserved memory is 671 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 714/2 useful/useless nets, 680/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 297 distributor mux.
SYN-1016 : Merged 449 instances.
SYN-1015 : Optimize round 1, 883 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 302/137 useful/useless nets, 268/306 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 314 better
SYN-1014 : Optimize round 3
SYN-1032 : 302/0 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          201
  #and                 28
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              16
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |39     |162    |21     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 313/0 useful/useless nets, 280/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 438/0 useful/useless nets, 405/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 134 better
SYN-2501 : Optimize round 2
SYN-1032 : 412/0 useful/useless nets, 379/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 464/0 useful/useless nets, 431/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 86 (3.59), #lev = 3 (2.36)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 219 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 21 SEQ (332 nodes)...
SYN-4005 : Packed 21 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 100 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 188/211 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   216
  #lut only            55   out of    216   25.46%
  #reg only           100   out of    216   46.30%
  #lut&reg             61   out of    216   28.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |216   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 120 instances
RUN-1001 : 55 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 118 instances, 111 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 963, tnet num: 265, tinst num: 118, tnode num: 1340, tedge num: 1559.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030941s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (151.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60538.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2351): len = 41952.6, overlap = 0
PHY-3002 : Step(2352): len = 31893.9, overlap = 0
PHY-3002 : Step(2353): len = 27849.9, overlap = 0
PHY-3002 : Step(2354): len = 24694, overlap = 0
PHY-3002 : Step(2355): len = 21595.2, overlap = 0
PHY-3002 : Step(2356): len = 18966.5, overlap = 0
PHY-3002 : Step(2357): len = 17042.9, overlap = 0
PHY-3002 : Step(2358): len = 15402, overlap = 0
PHY-3002 : Step(2359): len = 13850.4, overlap = 0
PHY-3002 : Step(2360): len = 12831.8, overlap = 0
PHY-3002 : Step(2361): len = 11775.2, overlap = 0
PHY-3002 : Step(2362): len = 10628.3, overlap = 0
PHY-3002 : Step(2363): len = 9993.4, overlap = 0
PHY-3002 : Step(2364): len = 9514.5, overlap = 0
PHY-3002 : Step(2365): len = 8552.8, overlap = 0
PHY-3002 : Step(2366): len = 8321.8, overlap = 0
PHY-3002 : Step(2367): len = 7953.5, overlap = 0
PHY-3002 : Step(2368): len = 7855.4, overlap = 0
PHY-3002 : Step(2369): len = 7693.9, overlap = 0
PHY-3002 : Step(2370): len = 7390.3, overlap = 0
PHY-3002 : Step(2371): len = 7186.2, overlap = 0
PHY-3002 : Step(2372): len = 6810.3, overlap = 0
PHY-3002 : Step(2373): len = 6673.2, overlap = 0
PHY-3002 : Step(2374): len = 6392, overlap = 0
PHY-3002 : Step(2375): len = 6167.3, overlap = 0
PHY-3002 : Step(2376): len = 6045.6, overlap = 0
PHY-3002 : Step(2377): len = 5913.7, overlap = 0
PHY-3002 : Step(2378): len = 5748, overlap = 0
PHY-3002 : Step(2379): len = 5469.6, overlap = 0
PHY-3002 : Step(2380): len = 5228.7, overlap = 0
PHY-3002 : Step(2381): len = 5092.9, overlap = 0
PHY-3002 : Step(2382): len = 4875.8, overlap = 0
PHY-3002 : Step(2383): len = 4837.3, overlap = 0
PHY-3002 : Step(2384): len = 4737.5, overlap = 0
PHY-3002 : Step(2385): len = 4730.1, overlap = 1
PHY-3002 : Step(2386): len = 4730.1, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005888s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (530.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2387): len = 4565.6, overlap = 8
PHY-3002 : Step(2388): len = 4523.7, overlap = 7.75
PHY-3002 : Step(2389): len = 4520.2, overlap = 7.5
PHY-3002 : Step(2390): len = 4516.7, overlap = 6.75
PHY-3002 : Step(2391): len = 4532.7, overlap = 5.75
PHY-3002 : Step(2392): len = 4476.4, overlap = 4
PHY-3002 : Step(2393): len = 4442.3, overlap = 3.25
PHY-3002 : Step(2394): len = 4421.3, overlap = 3
PHY-3002 : Step(2395): len = 4401.2, overlap = 3
PHY-3002 : Step(2396): len = 4399.9, overlap = 3
PHY-3002 : Step(2397): len = 4328.6, overlap = 3
PHY-3002 : Step(2398): len = 4327.8, overlap = 3
PHY-3002 : Step(2399): len = 4274, overlap = 3.25
PHY-3002 : Step(2400): len = 4268.6, overlap = 3.5
PHY-3002 : Step(2401): len = 4255.8, overlap = 3.75
PHY-3002 : Step(2402): len = 4244.6, overlap = 5.5
PHY-3002 : Step(2403): len = 4210.7, overlap = 6
PHY-3002 : Step(2404): len = 4162.9, overlap = 9.5
PHY-3002 : Step(2405): len = 4172.2, overlap = 12.5
PHY-3002 : Step(2406): len = 4112, overlap = 12.5
PHY-3002 : Step(2407): len = 4102.6, overlap = 12.5
PHY-3002 : Step(2408): len = 4111.1, overlap = 12.5
PHY-3002 : Step(2409): len = 4073.7, overlap = 12.5
PHY-3002 : Step(2410): len = 4075.3, overlap = 12.25
PHY-3002 : Step(2411): len = 4072.9, overlap = 12
PHY-3002 : Step(2412): len = 4050.3, overlap = 12
PHY-3002 : Step(2413): len = 4056.3, overlap = 12
PHY-3002 : Step(2414): len = 3975.1, overlap = 11.5
PHY-3002 : Step(2415): len = 3956, overlap = 11.5
PHY-3002 : Step(2416): len = 3946.5, overlap = 11.5
PHY-3002 : Step(2417): len = 3941.5, overlap = 11.5
PHY-3002 : Step(2418): len = 3907.4, overlap = 11.25
PHY-3002 : Step(2419): len = 3901.5, overlap = 11
PHY-3002 : Step(2420): len = 3920.8, overlap = 11
PHY-3002 : Step(2421): len = 3875.4, overlap = 11
PHY-3002 : Step(2422): len = 3873.3, overlap = 11
PHY-3002 : Step(2423): len = 3817.8, overlap = 11
PHY-3002 : Step(2424): len = 3804.2, overlap = 10.75
PHY-3002 : Step(2425): len = 3816.4, overlap = 10.75
PHY-3002 : Step(2426): len = 3823.3, overlap = 10.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11188e-05
PHY-3002 : Step(2427): len = 3806.9, overlap = 15.25
PHY-3002 : Step(2428): len = 3842.7, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.22376e-05
PHY-3002 : Step(2429): len = 3886.2, overlap = 14.25
PHY-3002 : Step(2430): len = 4059.9, overlap = 12.75
PHY-3002 : Step(2431): len = 4269, overlap = 10
PHY-3002 : Step(2432): len = 4287.4, overlap = 8.75
PHY-3002 : Step(2433): len = 4320.4, overlap = 7.5
PHY-3002 : Step(2434): len = 4382.5, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.44752e-05
PHY-3002 : Step(2435): len = 4376.9, overlap = 8
PHY-3002 : Step(2436): len = 4382.5, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.89011e-05
PHY-3002 : Step(2437): len = 4415.3, overlap = 8
PHY-3002 : Step(2438): len = 4463.3, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021020s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000842427
PHY-3002 : Step(2439): len = 6197.2, overlap = 1.75
PHY-3002 : Step(2440): len = 5743.4, overlap = 3
PHY-3002 : Step(2441): len = 5315.2, overlap = 3.5
PHY-3002 : Step(2442): len = 4996, overlap = 4.75
PHY-3002 : Step(2443): len = 4883, overlap = 5.5
PHY-3002 : Step(2444): len = 4883.8, overlap = 4.5
PHY-3002 : Step(2445): len = 4817, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00142353
PHY-3002 : Step(2446): len = 4833.9, overlap = 4.75
PHY-3002 : Step(2447): len = 4835.3, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00284706
PHY-3002 : Step(2448): len = 4834, overlap = 4.5
PHY-3002 : Step(2449): len = 4840.7, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007951s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (196.5%)

PHY-3001 : Legalized: Len = 5959.8, Over = 0
PHY-3001 : Final: Len = 5959.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8256, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 8272, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019311s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.9%)

RUN-1003 : finish command "place" in  1.805495s wall, 2.500000s user + 0.843750s system = 3.343750s CPU (185.2%)

RUN-1004 : used memory is 601 MB, reserved memory is 653 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 89 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 67
PHY-1001 : Pin misalignment score is improved from 67 to 67
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 120 instances
RUN-1001 : 55 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 8256, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 8272, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030089s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (155.8%)

PHY-1001 : End global routing;  0.150821s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (176.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015936s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 25624, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.190829s wall, 0.343750s user + 0.062500s system = 0.406250s CPU (212.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 25616, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 25616
PHY-1001 : End DR Iter 1; 0.008752s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.590938s wall, 1.640625s user + 0.531250s system = 2.171875s CPU (136.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.865233s wall, 1.953125s user + 0.609375s system = 2.562500s CPU (137.4%)

RUN-1004 : used memory is 641 MB, reserved memory is 694 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   216
  #lut only            55   out of    216   25.46%
  #reg only           100   out of    216   46.30%
  #lut&reg             61   out of    216   28.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 120
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 2161
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 344 valid insts, and 5229 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.539595s wall, 3.546875s user + 0.125000s system = 3.671875s CPU (238.5%)

RUN-1004 : used memory is 623 MB, reserved memory is 675 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.017840s wall, 1.984375s user + 0.109375s system = 2.093750s CPU (103.8%)

RUN-1004 : used memory is 674 MB, reserved memory is 727 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.546415s wall, 0.156250s user + 0.437500s system = 0.593750s CPU (9.1%)

RUN-1004 : used memory is 682 MB, reserved memory is 736 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.111176s wall, 2.296875s user + 0.578125s system = 2.875000s CPU (31.6%)

RUN-1004 : used memory is 640 MB, reserved memory is 694 MB, peak memory is 845 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.967580s wall, 1.890625s user + 0.156250s system = 2.046875s CPU (104.0%)

RUN-1004 : used memory is 599 MB, reserved memory is 726 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.574160s wall, 0.375000s user + 0.281250s system = 0.656250s CPU (10.0%)

RUN-1004 : used memory is 608 MB, reserved memory is 734 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.109134s wall, 2.390625s user + 0.468750s system = 2.859375s CPU (31.4%)

RUN-1004 : used memory is 560 MB, reserved memory is 687 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 714/2 useful/useless nets, 680/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 297 distributor mux.
SYN-1016 : Merged 449 instances.
SYN-1015 : Optimize round 1, 883 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 302/137 useful/useless nets, 268/306 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 314 better
SYN-1014 : Optimize round 3
SYN-1032 : 302/0 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          201
  #and                 28
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              16
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |39     |162    |21     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 313/0 useful/useless nets, 280/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 438/0 useful/useless nets, 405/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 134 better
SYN-2501 : Optimize round 2
SYN-1032 : 412/0 useful/useless nets, 379/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 464/0 useful/useless nets, 431/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 86 (3.59), #lev = 3 (2.36)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 219 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 21 SEQ (329 nodes)...
SYN-4005 : Packed 21 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 100 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 188/211 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   216
  #lut only            55   out of    216   25.46%
  #reg only           100   out of    216   46.30%
  #lut&reg             61   out of    216   28.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |216   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 120 instances
RUN-1001 : 55 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 118 instances, 111 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 963, tnet num: 265, tinst num: 118, tnode num: 1340, tedge num: 1559.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029482s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (159.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65312.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2450): len = 41946.4, overlap = 0
PHY-3002 : Step(2451): len = 31196, overlap = 0
PHY-3002 : Step(2452): len = 27411.5, overlap = 0
PHY-3002 : Step(2453): len = 24738.5, overlap = 0
PHY-3002 : Step(2454): len = 22033.3, overlap = 0
PHY-3002 : Step(2455): len = 19629, overlap = 0
PHY-3002 : Step(2456): len = 17684.7, overlap = 0
PHY-3002 : Step(2457): len = 16156.8, overlap = 0
PHY-3002 : Step(2458): len = 14844, overlap = 0
PHY-3002 : Step(2459): len = 13700, overlap = 0
PHY-3002 : Step(2460): len = 12758.7, overlap = 0
PHY-3002 : Step(2461): len = 11760.5, overlap = 0
PHY-3002 : Step(2462): len = 10887.8, overlap = 0
PHY-3002 : Step(2463): len = 10237.3, overlap = 0
PHY-3002 : Step(2464): len = 9454.2, overlap = 0
PHY-3002 : Step(2465): len = 8982.8, overlap = 0
PHY-3002 : Step(2466): len = 8474.5, overlap = 0
PHY-3002 : Step(2467): len = 7990.9, overlap = 0
PHY-3002 : Step(2468): len = 7810.1, overlap = 0
PHY-3002 : Step(2469): len = 7501.2, overlap = 0
PHY-3002 : Step(2470): len = 7301.9, overlap = 0
PHY-3002 : Step(2471): len = 7096.1, overlap = 0
PHY-3002 : Step(2472): len = 6866, overlap = 0
PHY-3002 : Step(2473): len = 6802, overlap = 0
PHY-3002 : Step(2474): len = 6651.6, overlap = 0
PHY-3002 : Step(2475): len = 6509, overlap = 0
PHY-3002 : Step(2476): len = 6535.3, overlap = 0
PHY-3002 : Step(2477): len = 6382.4, overlap = 0
PHY-3002 : Step(2478): len = 6281.2, overlap = 0
PHY-3002 : Step(2479): len = 6252.6, overlap = 0
PHY-3002 : Step(2480): len = 6249.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004712s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (331.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2481): len = 6175.2, overlap = 0
PHY-3002 : Step(2482): len = 6144.6, overlap = 0.25
PHY-3002 : Step(2483): len = 6137.2, overlap = 0.5
PHY-3002 : Step(2484): len = 6068, overlap = 2.75
PHY-3002 : Step(2485): len = 6044.2, overlap = 2.75
PHY-3002 : Step(2486): len = 5953.2, overlap = 2.75
PHY-3002 : Step(2487): len = 5895.5, overlap = 2.75
PHY-3002 : Step(2488): len = 5852.6, overlap = 2.5
PHY-3002 : Step(2489): len = 5801.8, overlap = 2.25
PHY-3002 : Step(2490): len = 5686.4, overlap = 1.75
PHY-3002 : Step(2491): len = 5589.3, overlap = 1.5
PHY-3002 : Step(2492): len = 5554.2, overlap = 0.75
PHY-3002 : Step(2493): len = 5360, overlap = 3
PHY-3002 : Step(2494): len = 5193.2, overlap = 4.25
PHY-3002 : Step(2495): len = 4988.6, overlap = 4
PHY-3002 : Step(2496): len = 4890.3, overlap = 4
PHY-3002 : Step(2497): len = 4824.8, overlap = 4
PHY-3002 : Step(2498): len = 4655.1, overlap = 10.75
PHY-3002 : Step(2499): len = 4569.4, overlap = 10
PHY-3002 : Step(2500): len = 4503.2, overlap = 3
PHY-3002 : Step(2501): len = 4457.9, overlap = 8
PHY-3002 : Step(2502): len = 4427.7, overlap = 8.5
PHY-3002 : Step(2503): len = 4220.2, overlap = 8
PHY-3002 : Step(2504): len = 4136.5, overlap = 8
PHY-3002 : Step(2505): len = 4096.2, overlap = 8
PHY-3002 : Step(2506): len = 4095.1, overlap = 8
PHY-3002 : Step(2507): len = 4054, overlap = 8
PHY-3002 : Step(2508): len = 4019.7, overlap = 8
PHY-3002 : Step(2509): len = 4014.9, overlap = 8
PHY-3002 : Step(2510): len = 3942, overlap = 8
PHY-3002 : Step(2511): len = 3920.1, overlap = 8.5
PHY-3002 : Step(2512): len = 3910.8, overlap = 8.75
PHY-3002 : Step(2513): len = 3831, overlap = 9.25
PHY-3002 : Step(2514): len = 3785.3, overlap = 8.75
PHY-3002 : Step(2515): len = 3780.6, overlap = 7.5
PHY-3002 : Step(2516): len = 3777.7, overlap = 1.5
PHY-3002 : Step(2517): len = 3696.1, overlap = 1.5
PHY-3002 : Step(2518): len = 3624.2, overlap = 2.5
PHY-3002 : Step(2519): len = 3638.9, overlap = 3
PHY-3002 : Step(2520): len = 3606.1, overlap = 3.25
PHY-3002 : Step(2521): len = 3571.7, overlap = 3.75
PHY-3002 : Step(2522): len = 3551.5, overlap = 7
PHY-3002 : Step(2523): len = 3533.9, overlap = 8.25
PHY-3002 : Step(2524): len = 3566, overlap = 11
PHY-3002 : Step(2525): len = 3509.8, overlap = 14.75
PHY-3002 : Step(2526): len = 3517.7, overlap = 15.25
PHY-3002 : Step(2527): len = 3493.3, overlap = 15
PHY-3002 : Step(2528): len = 3471.4, overlap = 15
PHY-3002 : Step(2529): len = 3441.5, overlap = 15
PHY-3002 : Step(2530): len = 3429.6, overlap = 15
PHY-3002 : Step(2531): len = 3423.3, overlap = 15
PHY-3002 : Step(2532): len = 3426.3, overlap = 15
PHY-3002 : Step(2533): len = 3406.9, overlap = 15
PHY-3002 : Step(2534): len = 3420, overlap = 15
PHY-3002 : Step(2535): len = 3431.6, overlap = 15
PHY-3002 : Step(2536): len = 3403, overlap = 15
PHY-3002 : Step(2537): len = 3393.8, overlap = 15
PHY-3002 : Step(2538): len = 3380.5, overlap = 15
PHY-3002 : Step(2539): len = 3365.2, overlap = 15
PHY-3002 : Step(2540): len = 3367.7, overlap = 14.75
PHY-3002 : Step(2541): len = 3358.3, overlap = 14.75
PHY-3002 : Step(2542): len = 3351.6, overlap = 14.75
PHY-3002 : Step(2543): len = 3356.1, overlap = 14.75
PHY-3002 : Step(2544): len = 3355.3, overlap = 14.5
PHY-3002 : Step(2545): len = 3353.4, overlap = 14
PHY-3002 : Step(2546): len = 3347.1, overlap = 14
PHY-3002 : Step(2547): len = 3338.2, overlap = 13.75
PHY-3002 : Step(2548): len = 3325.5, overlap = 13.5
PHY-3002 : Step(2549): len = 3294.9, overlap = 13.5
PHY-3002 : Step(2550): len = 3288.7, overlap = 13.5
PHY-3002 : Step(2551): len = 3293.7, overlap = 13.5
PHY-3002 : Step(2552): len = 3286.3, overlap = 13.5
PHY-3002 : Step(2553): len = 3289.2, overlap = 13.5
PHY-3002 : Step(2554): len = 3271.4, overlap = 13.25
PHY-3002 : Step(2555): len = 3271.7, overlap = 12
PHY-3002 : Step(2556): len = 3248.1, overlap = 10.5
PHY-3002 : Step(2557): len = 3229.5, overlap = 10
PHY-3002 : Step(2558): len = 3230.1, overlap = 7.25
PHY-3002 : Step(2559): len = 3182.1, overlap = 3.5
PHY-3002 : Step(2560): len = 3123.6, overlap = 3.5
PHY-3002 : Step(2561): len = 3089.8, overlap = 10.25
PHY-3002 : Step(2562): len = 3024.9, overlap = 10.75
PHY-3002 : Step(2563): len = 2999, overlap = 10
PHY-3002 : Step(2564): len = 3043.6, overlap = 8.25
PHY-3002 : Step(2565): len = 2920, overlap = 6
PHY-3002 : Step(2566): len = 2845.9, overlap = 6
PHY-3002 : Step(2567): len = 2825.9, overlap = 5
PHY-3002 : Step(2568): len = 2829.4, overlap = 5
PHY-3002 : Step(2569): len = 2826.4, overlap = 4
PHY-3002 : Step(2570): len = 2833.6, overlap = 2.5
PHY-3002 : Step(2571): len = 2836, overlap = 2.25
PHY-3002 : Step(2572): len = 2803.3, overlap = 1.75
PHY-3002 : Step(2573): len = 2789.4, overlap = 0.75
PHY-3002 : Step(2574): len = 2790.3, overlap = 0.5
PHY-3002 : Step(2575): len = 2783.7, overlap = 2.25
PHY-3002 : Step(2576): len = 2800.7, overlap = 9.5
PHY-3002 : Step(2577): len = 2904.3, overlap = 10.5
PHY-3002 : Step(2578): len = 2803.5, overlap = 10.25
PHY-3002 : Step(2579): len = 2692.1, overlap = 10
PHY-3002 : Step(2580): len = 2624.9, overlap = 9.25
PHY-3002 : Step(2581): len = 2589.2, overlap = 9.25
PHY-3002 : Step(2582): len = 2582.5, overlap = 9.25
PHY-3002 : Step(2583): len = 2559.9, overlap = 9
PHY-3002 : Step(2584): len = 2536.8, overlap = 8.75
PHY-3002 : Step(2585): len = 2533.6, overlap = 8.75
PHY-3002 : Step(2586): len = 2515.2, overlap = 8.75
PHY-3002 : Step(2587): len = 2500.7, overlap = 8.5
PHY-3002 : Step(2588): len = 2500.9, overlap = 8.25
PHY-3002 : Step(2589): len = 2500.2, overlap = 8.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.25329e-05
PHY-3002 : Step(2590): len = 2507.4, overlap = 16.25
PHY-3002 : Step(2591): len = 2516.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.47718e-05
PHY-3002 : Step(2592): len = 2575.2, overlap = 14.5
PHY-3002 : Step(2593): len = 2652.8, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.95436e-05
PHY-3002 : Step(2594): len = 2671.4, overlap = 11.25
PHY-3002 : Step(2595): len = 2941.9, overlap = 7.75
PHY-3002 : Step(2596): len = 2994.2, overlap = 6.75
PHY-3002 : Step(2597): len = 2947.4, overlap = 5.75
PHY-3002 : Step(2598): len = 2989.5, overlap = 5.25
PHY-3002 : Step(2599): len = 3044.5, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.90871e-05
PHY-3002 : Step(2600): len = 3013.5, overlap = 3.75
PHY-3002 : Step(2601): len = 3020.9, overlap = 3.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000198174
PHY-3002 : Step(2602): len = 3046.9, overlap = 3.25
PHY-3002 : Step(2603): len = 3070.9, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017822s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2604): len = 4463.9, overlap = 1.75
PHY-3002 : Step(2605): len = 4033.7, overlap = 2
PHY-3002 : Step(2606): len = 3683.7, overlap = 3.5
PHY-3002 : Step(2607): len = 3480, overlap = 4
PHY-3002 : Step(2608): len = 3326.3, overlap = 6.25
PHY-3002 : Step(2609): len = 3295.5, overlap = 7.25
PHY-3002 : Step(2610): len = 3227.9, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.58047e-05
PHY-3002 : Step(2611): len = 3179.6, overlap = 8
PHY-3002 : Step(2612): len = 3179.7, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171609
PHY-3002 : Step(2613): len = 3154.2, overlap = 8.5
PHY-3002 : Step(2614): len = 3158.9, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007850s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (199.0%)

PHY-3001 : Legalized: Len = 4401.8, Over = 0
PHY-3001 : Final: Len = 4401.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6008, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 6192, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022360s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.9%)

RUN-1003 : finish command "place" in  2.608437s wall, 3.093750s user + 1.437500s system = 4.531250s CPU (173.7%)

RUN-1004 : used memory is 561 MB, reserved memory is 687 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 91 to 71
PHY-1001 : Pin misalignment score is improved from 71 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 69
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 120 instances
RUN-1001 : 55 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6008, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 6192, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024429s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (127.9%)

PHY-1001 : End global routing;  0.119444s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (104.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.012424s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (251.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 16224, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.112146s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (195.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16192, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.011221s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (139.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 16160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16160
PHY-1001 : End DR Iter 2; 0.010013s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (156.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.481504s wall, 1.515625s user + 0.156250s system = 1.671875s CPU (112.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.725061s wall, 1.765625s user + 0.171875s system = 1.937500s CPU (112.3%)

RUN-1004 : used memory is 581 MB, reserved memory is 706 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   216
  #lut only            55   out of    216   25.46%
  #reg only           100   out of    216   46.30%
  #lut&reg             61   out of    216   28.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 120
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 1856
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 193 valid insts, and 4629 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.263291s wall, 2.234375s user + 0.140625s system = 2.375000s CPU (188.0%)

RUN-1004 : used memory is 581 MB, reserved memory is 706 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.033589s wall, 2.015625s user + 0.109375s system = 2.125000s CPU (104.5%)

RUN-1004 : used memory is 614 MB, reserved memory is 740 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.554828s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 622 MB, reserved memory is 748 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.132739s wall, 2.453125s user + 0.203125s system = 2.656250s CPU (29.1%)

RUN-1004 : used memory is 580 MB, reserved memory is 706 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1168 instances.
SYN-1015 : Optimize round 1, 2498 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 625/317 useful/useless nets, 456/847 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 872 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.59), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1950, tnet num: 607, tinst num: 251, tnode num: 2645, tedge num: 3613.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072258s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (194.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 151315
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2615): len = 129333, overlap = 0
PHY-3002 : Step(2616): len = 118642, overlap = 0
PHY-3002 : Step(2617): len = 111018, overlap = 0
PHY-3002 : Step(2618): len = 105323, overlap = 0
PHY-3002 : Step(2619): len = 99572.8, overlap = 0
PHY-3002 : Step(2620): len = 95040.7, overlap = 0
PHY-3002 : Step(2621): len = 90059.3, overlap = 0
PHY-3002 : Step(2622): len = 86111.5, overlap = 0
PHY-3002 : Step(2623): len = 81985, overlap = 0
PHY-3002 : Step(2624): len = 78103.6, overlap = 0
PHY-3002 : Step(2625): len = 74592.1, overlap = 0
PHY-3002 : Step(2626): len = 70772.7, overlap = 0
PHY-3002 : Step(2627): len = 67772.5, overlap = 0
PHY-3002 : Step(2628): len = 64068.8, overlap = 0
PHY-3002 : Step(2629): len = 60892.9, overlap = 0
PHY-3002 : Step(2630): len = 57572.4, overlap = 0
PHY-3002 : Step(2631): len = 54685.5, overlap = 0
PHY-3002 : Step(2632): len = 51420.4, overlap = 0
PHY-3002 : Step(2633): len = 48745.9, overlap = 0
PHY-3002 : Step(2634): len = 46090.5, overlap = 0
PHY-3002 : Step(2635): len = 43680.7, overlap = 0
PHY-3002 : Step(2636): len = 41268.4, overlap = 0
PHY-3002 : Step(2637): len = 38972.4, overlap = 0
PHY-3002 : Step(2638): len = 36451.8, overlap = 0
PHY-3002 : Step(2639): len = 34680.2, overlap = 0
PHY-3002 : Step(2640): len = 32026, overlap = 0
PHY-3002 : Step(2641): len = 30074.8, overlap = 0
PHY-3002 : Step(2642): len = 28053.7, overlap = 0
PHY-3002 : Step(2643): len = 26152.7, overlap = 0
PHY-3002 : Step(2644): len = 24591.2, overlap = 0
PHY-3002 : Step(2645): len = 22398.6, overlap = 0
PHY-3002 : Step(2646): len = 20577.6, overlap = 0.75
PHY-3002 : Step(2647): len = 19264.2, overlap = 0.5
PHY-3002 : Step(2648): len = 16450.6, overlap = 1.75
PHY-3002 : Step(2649): len = 14631.9, overlap = 4
PHY-3002 : Step(2650): len = 13864.8, overlap = 4
PHY-3002 : Step(2651): len = 11777.4, overlap = 6
PHY-3002 : Step(2652): len = 11066, overlap = 7
PHY-3002 : Step(2653): len = 10559.7, overlap = 7.5
PHY-3002 : Step(2654): len = 9984.3, overlap = 4.5
PHY-3002 : Step(2655): len = 9671, overlap = 3.75
PHY-3002 : Step(2656): len = 9335.9, overlap = 3
PHY-3002 : Step(2657): len = 9159.7, overlap = 2
PHY-3002 : Step(2658): len = 8888.1, overlap = 2
PHY-3002 : Step(2659): len = 8230.7, overlap = 2.75
PHY-3002 : Step(2660): len = 7942, overlap = 3
PHY-3002 : Step(2661): len = 7791.7, overlap = 4.25
PHY-3002 : Step(2662): len = 7391.4, overlap = 6
PHY-3002 : Step(2663): len = 7050.7, overlap = 8
PHY-3002 : Step(2664): len = 6953.8, overlap = 10.5
PHY-3002 : Step(2665): len = 6828.5, overlap = 11
PHY-3002 : Step(2666): len = 6346.7, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344518
PHY-3002 : Step(2667): len = 6245.7, overlap = 10.5
PHY-3002 : Step(2668): len = 6277.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000689035
PHY-3002 : Step(2669): len = 6070.8, overlap = 9.25
PHY-3002 : Step(2670): len = 6024.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004653s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05219e-06
PHY-3002 : Step(2671): len = 5932.1, overlap = 18.75
PHY-3002 : Step(2672): len = 5932.1, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10438e-06
PHY-3002 : Step(2673): len = 5909, overlap = 18.75
PHY-3002 : Step(2674): len = 5936.4, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20877e-06
PHY-3002 : Step(2675): len = 5878.7, overlap = 18.75
PHY-3002 : Step(2676): len = 5878.7, overlap = 18.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27416e-06
PHY-3002 : Step(2677): len = 5908.1, overlap = 24
PHY-3002 : Step(2678): len = 5908.1, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54832e-06
PHY-3002 : Step(2679): len = 5885.7, overlap = 24
PHY-3002 : Step(2680): len = 6001, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.03795e-06
PHY-3002 : Step(2681): len = 5853.8, overlap = 23.5
PHY-3002 : Step(2682): len = 6630.4, overlap = 23
PHY-3002 : Step(2683): len = 6678.7, overlap = 21
PHY-3002 : Step(2684): len = 6638.2, overlap = 21
PHY-3002 : Step(2685): len = 6648.3, overlap = 21
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.40759e-05
PHY-3002 : Step(2686): len = 6687.6, overlap = 21
PHY-3002 : Step(2687): len = 6890.6, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.25614e-05
PHY-3002 : Step(2688): len = 7026.9, overlap = 20.25
PHY-3002 : Step(2689): len = 8131, overlap = 16.5
PHY-3002 : Step(2690): len = 8669.1, overlap = 15
PHY-3002 : Step(2691): len = 9050.8, overlap = 14.25
PHY-3002 : Step(2692): len = 9466, overlap = 11.75
PHY-3002 : Step(2693): len = 9956.8, overlap = 9.75
PHY-3002 : Step(2694): len = 10143.5, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.51229e-05
PHY-3002 : Step(2695): len = 10374.9, overlap = 8.25
PHY-3002 : Step(2696): len = 11372, overlap = 8
PHY-3002 : Step(2697): len = 11736.2, overlap = 7.25
PHY-3002 : Step(2698): len = 11621.9, overlap = 7
PHY-3002 : Step(2699): len = 11454.5, overlap = 7.5
PHY-3002 : Step(2700): len = 11366.1, overlap = 7.5
PHY-3002 : Step(2701): len = 11247.2, overlap = 7.5
PHY-3002 : Step(2702): len = 11116.5, overlap = 7.25
PHY-3002 : Step(2703): len = 11094.5, overlap = 7.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.02457e-05
PHY-3002 : Step(2704): len = 11494.7, overlap = 7.5
PHY-3002 : Step(2705): len = 11612.6, overlap = 7.25
PHY-3002 : Step(2706): len = 11730.1, overlap = 6.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000180491
PHY-3002 : Step(2707): len = 12292.1, overlap = 6
PHY-3002 : Step(2708): len = 12522.9, overlap = 6
PHY-3002 : Step(2709): len = 12550.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048738s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (192.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000953172
PHY-3002 : Step(2710): len = 16409.8, overlap = 3.75
PHY-3002 : Step(2711): len = 15492.2, overlap = 4
PHY-3002 : Step(2712): len = 14601.3, overlap = 5.25
PHY-3002 : Step(2713): len = 14115.5, overlap = 4.75
PHY-3002 : Step(2714): len = 13942.4, overlap = 5
PHY-3002 : Step(2715): len = 13903.2, overlap = 6.25
PHY-3002 : Step(2716): len = 13816.6, overlap = 7
PHY-3002 : Step(2717): len = 13780.1, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00189355
PHY-3002 : Step(2718): len = 13933.1, overlap = 7.25
PHY-3002 : Step(2719): len = 13948.4, overlap = 6.5
PHY-3002 : Step(2720): len = 13948.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00378709
PHY-3002 : Step(2721): len = 14008.8, overlap = 6.5
PHY-3002 : Step(2722): len = 14032.8, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15506.2, Over = 0
PHY-3001 : Final: Len = 15506.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021678s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (144.2%)

RUN-1003 : finish command "place" in  2.290729s wall, 3.125000s user + 1.468750s system = 4.593750s CPU (200.5%)

RUN-1004 : used memory is 561 MB, reserved memory is 688 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 83 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 63
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22080, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 22528, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 22592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025256s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.9%)

PHY-1001 : End global routing;  0.121973s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (76.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025878s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (181.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 49424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.278434s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (134.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012425s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49456
PHY-1001 : End DR Iter 2; 0.012752s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.712680s wall, 1.593750s user + 0.140625s system = 1.734375s CPU (101.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.961749s wall, 1.828125s user + 0.140625s system = 1.968750s CPU (100.4%)

RUN-1004 : used memory is 577 MB, reserved memory is 703 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4236
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 464 valid insts, and 10958 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.199116s wall, 4.968750s user + 0.093750s system = 5.062500s CPU (230.2%)

RUN-1004 : used memory is 577 MB, reserved memory is 703 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.901439s wall, 1.781250s user + 0.078125s system = 1.859375s CPU (97.8%)

RUN-1004 : used memory is 628 MB, reserved memory is 755 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.591532s wall, 0.640625s user + 0.500000s system = 1.140625s CPU (17.3%)

RUN-1004 : used memory is 636 MB, reserved memory is 764 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.043116s wall, 2.578125s user + 0.593750s system = 3.171875s CPU (35.1%)

RUN-1004 : used memory is 594 MB, reserved memory is 722 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in source/rtl/my_uart_rx.v(158)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-5007 WARNING: literal value truncated to fit in 16 bits in source/rtl/my_uart_rx.v(158)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 728/2 useful/useless nets, 694/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 305 distributor mux.
SYN-1016 : Merged 456 instances.
SYN-1015 : Optimize round 1, 906 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 304/141 useful/useless nets, 270/319 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 345 better
SYN-1014 : Optimize round 3
SYN-1032 : 160/129 useful/useless nets, 126/130 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 260 better
SYN-1014 : Optimize round 4
SYN-1032 : 159/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 169/0 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 243/0 useful/useless nets, 210/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 241/0 useful/useless nets, 208/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 293/0 useful/useless nets, 260/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 63 (3.65), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 64 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 191/0 useful/useless nets, 158/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 68/91 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |96    |90    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (33 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 57 instances
RUN-1001 : 24 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 129 nets
RUN-1001 : 67 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 4 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 55 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 486, tnet num: 127, tinst num: 55, tnode num: 611, tedge num: 834.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 127 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 66 clock pins, and constraint 125 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015667s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (199.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 43372.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2723): len = 27811.2, overlap = 0
PHY-3002 : Step(2724): len = 21271.3, overlap = 0
PHY-3002 : Step(2725): len = 17698.2, overlap = 0
PHY-3002 : Step(2726): len = 14945.2, overlap = 0
PHY-3002 : Step(2727): len = 12491.2, overlap = 0
PHY-3002 : Step(2728): len = 10699.3, overlap = 0
PHY-3002 : Step(2729): len = 8384.3, overlap = 0
PHY-3002 : Step(2730): len = 6888.2, overlap = 0
PHY-3002 : Step(2731): len = 6251.7, overlap = 0
PHY-3002 : Step(2732): len = 5927.5, overlap = 0
PHY-3002 : Step(2733): len = 5430, overlap = 0
PHY-3002 : Step(2734): len = 5015.2, overlap = 0
PHY-3002 : Step(2735): len = 4605.4, overlap = 0
PHY-3002 : Step(2736): len = 4298.5, overlap = 0
PHY-3002 : Step(2737): len = 4095.1, overlap = 0
PHY-3002 : Step(2738): len = 4040.6, overlap = 0
PHY-3002 : Step(2739): len = 3927.7, overlap = 0
PHY-3002 : Step(2740): len = 3847.9, overlap = 0
PHY-3002 : Step(2741): len = 3743.8, overlap = 0
PHY-3002 : Step(2742): len = 3567, overlap = 0
PHY-3002 : Step(2743): len = 3526.1, overlap = 0
PHY-3002 : Step(2744): len = 3413.4, overlap = 0
PHY-3002 : Step(2745): len = 3390, overlap = 0
PHY-3002 : Step(2746): len = 3329.5, overlap = 0
PHY-3002 : Step(2747): len = 3265.9, overlap = 0
PHY-3002 : Step(2748): len = 3245.7, overlap = 0
PHY-3002 : Step(2749): len = 3168.9, overlap = 0
PHY-3002 : Step(2750): len = 3137.1, overlap = 0
PHY-3002 : Step(2751): len = 3141.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005226s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2752): len = 3095.8, overlap = 0
PHY-3002 : Step(2753): len = 3106.2, overlap = 0
PHY-3002 : Step(2754): len = 3109.2, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000267661
PHY-3002 : Step(2755): len = 3148.6, overlap = 3
PHY-3002 : Step(2756): len = 3176.9, overlap = 2.75
PHY-3002 : Step(2757): len = 3192.9, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000535322
PHY-3002 : Step(2758): len = 3171, overlap = 3.5
PHY-3002 : Step(2759): len = 3163.8, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107064
PHY-3002 : Step(2760): len = 3160.5, overlap = 3.5
PHY-3002 : Step(2761): len = 3164.4, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016921s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (277.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2762): len = 4252.7, overlap = 1
PHY-3002 : Step(2763): len = 3801.6, overlap = 1.75
PHY-3002 : Step(2764): len = 3544.8, overlap = 2
PHY-3002 : Step(2765): len = 3398, overlap = 1.75
PHY-3002 : Step(2766): len = 3357.1, overlap = 2
PHY-3002 : Step(2767): len = 3262.8, overlap = 1.75
PHY-3002 : Step(2768): len = 3238.9, overlap = 2
PHY-3002 : Step(2769): len = 3227.5, overlap = 2
PHY-3002 : Step(2770): len = 3229.3, overlap = 2
PHY-3002 : Step(2771): len = 3188, overlap = 2
PHY-3002 : Step(2772): len = 3188, overlap = 2
PHY-3002 : Step(2773): len = 3173.2, overlap = 2
PHY-3002 : Step(2774): len = 3173.2, overlap = 2
PHY-3002 : Step(2775): len = 3158.8, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009647s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (323.9%)

PHY-3001 : Legalized: Len = 4085.2, Over = 0
PHY-3001 : Final: Len = 4085.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6800, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015826s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (197.5%)

RUN-1003 : finish command "place" in  1.163330s wall, 1.515625s user + 0.562500s system = 2.078125s CPU (178.6%)

RUN-1004 : used memory is 568 MB, reserved memory is 720 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 60 to 45
PHY-1001 : Pin misalignment score is improved from 45 to 45
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 57 instances
RUN-1001 : 24 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 129 nets
RUN-1001 : 67 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 4 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6800, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018414s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.9%)

PHY-1001 : End global routing;  0.124598s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022689s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 19560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.205760s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (144.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19552, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 19552
PHY-1001 : End DR Iter 1; 0.007527s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (415.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.520372s wall, 1.406250s user + 0.203125s system = 1.609375s CPU (105.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.756448s wall, 1.656250s user + 0.203125s system = 1.859375s CPU (105.9%)

RUN-1004 : used memory is 586 MB, reserved memory is 738 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   90   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    96
  #lut only            47   out of     96   48.96%
  #reg only             6   out of     96    6.25%
  #lut&reg             43   out of     96   44.79%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 57
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 129, pip num: 1202
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 340 valid insts, and 3176 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.243421s wall, 3.000000s user + 0.046875s system = 3.046875s CPU (245.0%)

RUN-1004 : used memory is 587 MB, reserved memory is 738 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.901115s wall, 1.859375s user + 0.156250s system = 2.015625s CPU (106.0%)

RUN-1004 : used memory is 621 MB, reserved memory is 772 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.601789s wall, 0.218750s user + 0.312500s system = 0.531250s CPU (8.0%)

RUN-1004 : used memory is 628 MB, reserved memory is 780 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.051213s wall, 2.171875s user + 0.500000s system = 2.671875s CPU (29.5%)

RUN-1004 : used memory is 586 MB, reserved memory is 738 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074124s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (168.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2776): len = 131161, overlap = 0
PHY-3002 : Step(2777): len = 117941, overlap = 0
PHY-3002 : Step(2778): len = 112103, overlap = 0
PHY-3002 : Step(2779): len = 106116, overlap = 0
PHY-3002 : Step(2780): len = 101162, overlap = 0
PHY-3002 : Step(2781): len = 95664.2, overlap = 0
PHY-3002 : Step(2782): len = 91008.3, overlap = 0
PHY-3002 : Step(2783): len = 85935.2, overlap = 0
PHY-3002 : Step(2784): len = 81296, overlap = 0
PHY-3002 : Step(2785): len = 77455, overlap = 0
PHY-3002 : Step(2786): len = 73381.1, overlap = 0
PHY-3002 : Step(2787): len = 69748.9, overlap = 0
PHY-3002 : Step(2788): len = 65903.7, overlap = 0
PHY-3002 : Step(2789): len = 62767.7, overlap = 0
PHY-3002 : Step(2790): len = 59299.6, overlap = 0
PHY-3002 : Step(2791): len = 56183, overlap = 0
PHY-3002 : Step(2792): len = 52906.2, overlap = 0
PHY-3002 : Step(2793): len = 49985, overlap = 0
PHY-3002 : Step(2794): len = 47017.7, overlap = 0
PHY-3002 : Step(2795): len = 44357.2, overlap = 0
PHY-3002 : Step(2796): len = 41596.7, overlap = 0
PHY-3002 : Step(2797): len = 39223.7, overlap = 0
PHY-3002 : Step(2798): len = 36992, overlap = 0
PHY-3002 : Step(2799): len = 34901.5, overlap = 0
PHY-3002 : Step(2800): len = 32764.2, overlap = 0
PHY-3002 : Step(2801): len = 30788.4, overlap = 0
PHY-3002 : Step(2802): len = 28712, overlap = 0
PHY-3002 : Step(2803): len = 26864.4, overlap = 0
PHY-3002 : Step(2804): len = 24947.9, overlap = 0
PHY-3002 : Step(2805): len = 23206.6, overlap = 0
PHY-3002 : Step(2806): len = 21428.4, overlap = 0.5
PHY-3002 : Step(2807): len = 19550.6, overlap = 0.5
PHY-3002 : Step(2808): len = 17903.2, overlap = 0.5
PHY-3002 : Step(2809): len = 16417.2, overlap = 0.25
PHY-3002 : Step(2810): len = 14482.9, overlap = 1
PHY-3002 : Step(2811): len = 12895.2, overlap = 1.75
PHY-3002 : Step(2812): len = 12248.9, overlap = 1.25
PHY-3002 : Step(2813): len = 11120.3, overlap = 1.75
PHY-3002 : Step(2814): len = 10447.6, overlap = 1.25
PHY-3002 : Step(2815): len = 10178.2, overlap = 1.5
PHY-3002 : Step(2816): len = 8983.3, overlap = 5.75
PHY-3002 : Step(2817): len = 8445.4, overlap = 6.25
PHY-3002 : Step(2818): len = 8196.1, overlap = 7
PHY-3002 : Step(2819): len = 8105, overlap = 12
PHY-3002 : Step(2820): len = 7765.5, overlap = 11.5
PHY-3002 : Step(2821): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(2822): len = 7292.7, overlap = 12.75
PHY-3002 : Step(2823): len = 7273.9, overlap = 11.75
PHY-3002 : Step(2824): len = 7304.3, overlap = 11
PHY-3002 : Step(2825): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004985s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (626.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(2826): len = 6993, overlap = 16.25
PHY-3002 : Step(2827): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(2828): len = 6859.1, overlap = 16.25
PHY-3002 : Step(2829): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(2830): len = 6800.6, overlap = 16
PHY-3002 : Step(2831): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(2832): len = 6771.6, overlap = 20.25
PHY-3002 : Step(2833): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(2834): len = 6796, overlap = 19.5
PHY-3002 : Step(2835): len = 7365.3, overlap = 19.5
PHY-3002 : Step(2836): len = 7292.4, overlap = 19.5
PHY-3002 : Step(2837): len = 7332.5, overlap = 18.75
PHY-3002 : Step(2838): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(2839): len = 7681.8, overlap = 18.25
PHY-3002 : Step(2840): len = 8236.7, overlap = 17.5
PHY-3002 : Step(2841): len = 8628.9, overlap = 16.75
PHY-3002 : Step(2842): len = 8573.4, overlap = 16.25
PHY-3002 : Step(2843): len = 8593, overlap = 15.5
PHY-3002 : Step(2844): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025378s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (307.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(2845): len = 16779.5, overlap = 3.75
PHY-3002 : Step(2846): len = 15990, overlap = 5.5
PHY-3002 : Step(2847): len = 15360.5, overlap = 7.75
PHY-3002 : Step(2848): len = 14729.7, overlap = 7.25
PHY-3002 : Step(2849): len = 14303.9, overlap = 8.5
PHY-3002 : Step(2850): len = 14261.5, overlap = 7.5
PHY-3002 : Step(2851): len = 14209, overlap = 7.25
PHY-3002 : Step(2852): len = 14054.9, overlap = 8.5
PHY-3002 : Step(2853): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(2854): len = 14113.2, overlap = 7.5
PHY-3002 : Step(2855): len = 14092.7, overlap = 7
PHY-3002 : Step(2856): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(2857): len = 14270.1, overlap = 6.5
PHY-3002 : Step(2858): len = 14242.5, overlap = 6.25
PHY-3002 : Step(2859): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008351s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026643s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (117.3%)

RUN-1003 : finish command "place" in  1.917273s wall, 2.734375s user + 1.078125s system = 3.812500s CPU (198.9%)

RUN-1004 : used memory is 587 MB, reserved memory is 738 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027594s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.3%)

PHY-1001 : End global routing;  0.137592s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026785s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.336405s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (125.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.014542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.012677s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.787664s wall, 1.703125s user + 0.218750s system = 1.921875s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.056323s wall, 1.953125s user + 0.218750s system = 2.171875s CPU (105.6%)

RUN-1004 : used memory is 599 MB, reserved memory is 751 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4282
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11041 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.163922s wall, 4.968750s user + 0.078125s system = 5.046875s CPU (233.2%)

RUN-1004 : used memory is 599 MB, reserved memory is 751 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.920409s wall, 1.843750s user + 0.046875s system = 1.890625s CPU (98.4%)

RUN-1004 : used memory is 632 MB, reserved memory is 785 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.520026s wall, 0.468750s user + 0.125000s system = 0.593750s CPU (9.1%)

RUN-1004 : used memory is 640 MB, reserved memory is 793 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.980570s wall, 2.453125s user + 0.203125s system = 2.656250s CPU (29.6%)

RUN-1004 : used memory is 598 MB, reserved memory is 751 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068044s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2860): len = 131161, overlap = 0
PHY-3002 : Step(2861): len = 117941, overlap = 0
PHY-3002 : Step(2862): len = 112103, overlap = 0
PHY-3002 : Step(2863): len = 106116, overlap = 0
PHY-3002 : Step(2864): len = 101162, overlap = 0
PHY-3002 : Step(2865): len = 95664.2, overlap = 0
PHY-3002 : Step(2866): len = 91008.3, overlap = 0
PHY-3002 : Step(2867): len = 85935.2, overlap = 0
PHY-3002 : Step(2868): len = 81296, overlap = 0
PHY-3002 : Step(2869): len = 77455, overlap = 0
PHY-3002 : Step(2870): len = 73381.1, overlap = 0
PHY-3002 : Step(2871): len = 69748.9, overlap = 0
PHY-3002 : Step(2872): len = 65903.7, overlap = 0
PHY-3002 : Step(2873): len = 62767.7, overlap = 0
PHY-3002 : Step(2874): len = 59299.6, overlap = 0
PHY-3002 : Step(2875): len = 56183, overlap = 0
PHY-3002 : Step(2876): len = 52906.2, overlap = 0
PHY-3002 : Step(2877): len = 49985, overlap = 0
PHY-3002 : Step(2878): len = 47017.7, overlap = 0
PHY-3002 : Step(2879): len = 44357.2, overlap = 0
PHY-3002 : Step(2880): len = 41596.7, overlap = 0
PHY-3002 : Step(2881): len = 39223.7, overlap = 0
PHY-3002 : Step(2882): len = 36992, overlap = 0
PHY-3002 : Step(2883): len = 34901.5, overlap = 0
PHY-3002 : Step(2884): len = 32764.2, overlap = 0
PHY-3002 : Step(2885): len = 30788.4, overlap = 0
PHY-3002 : Step(2886): len = 28712, overlap = 0
PHY-3002 : Step(2887): len = 26864.4, overlap = 0
PHY-3002 : Step(2888): len = 24947.9, overlap = 0
PHY-3002 : Step(2889): len = 23206.6, overlap = 0
PHY-3002 : Step(2890): len = 21428.4, overlap = 0.5
PHY-3002 : Step(2891): len = 19550.6, overlap = 0.5
PHY-3002 : Step(2892): len = 17903.2, overlap = 0.5
PHY-3002 : Step(2893): len = 16417.2, overlap = 0.25
PHY-3002 : Step(2894): len = 14482.9, overlap = 1
PHY-3002 : Step(2895): len = 12895.2, overlap = 1.75
PHY-3002 : Step(2896): len = 12248.9, overlap = 1.25
PHY-3002 : Step(2897): len = 11120.3, overlap = 1.75
PHY-3002 : Step(2898): len = 10447.6, overlap = 1.25
PHY-3002 : Step(2899): len = 10178.2, overlap = 1.5
PHY-3002 : Step(2900): len = 8983.3, overlap = 5.75
PHY-3002 : Step(2901): len = 8445.4, overlap = 6.25
PHY-3002 : Step(2902): len = 8196.1, overlap = 7
PHY-3002 : Step(2903): len = 8105, overlap = 12
PHY-3002 : Step(2904): len = 7765.5, overlap = 11.5
PHY-3002 : Step(2905): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(2906): len = 7292.7, overlap = 12.75
PHY-3002 : Step(2907): len = 7273.9, overlap = 11.75
PHY-3002 : Step(2908): len = 7304.3, overlap = 11
PHY-3002 : Step(2909): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004649s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(2910): len = 6993, overlap = 16.25
PHY-3002 : Step(2911): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(2912): len = 6859.1, overlap = 16.25
PHY-3002 : Step(2913): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(2914): len = 6800.6, overlap = 16
PHY-3002 : Step(2915): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(2916): len = 6771.6, overlap = 20.25
PHY-3002 : Step(2917): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(2918): len = 6796, overlap = 19.5
PHY-3002 : Step(2919): len = 7365.3, overlap = 19.5
PHY-3002 : Step(2920): len = 7292.4, overlap = 19.5
PHY-3002 : Step(2921): len = 7332.5, overlap = 18.75
PHY-3002 : Step(2922): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(2923): len = 7681.8, overlap = 18.25
PHY-3002 : Step(2924): len = 8236.7, overlap = 17.5
PHY-3002 : Step(2925): len = 8628.9, overlap = 16.75
PHY-3002 : Step(2926): len = 8573.4, overlap = 16.25
PHY-3002 : Step(2927): len = 8593, overlap = 15.5
PHY-3002 : Step(2928): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022995s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(2929): len = 16779.5, overlap = 3.75
PHY-3002 : Step(2930): len = 15990, overlap = 5.5
PHY-3002 : Step(2931): len = 15360.5, overlap = 7.75
PHY-3002 : Step(2932): len = 14729.7, overlap = 7.25
PHY-3002 : Step(2933): len = 14303.9, overlap = 8.5
PHY-3002 : Step(2934): len = 14261.5, overlap = 7.5
PHY-3002 : Step(2935): len = 14209, overlap = 7.25
PHY-3002 : Step(2936): len = 14054.9, overlap = 8.5
PHY-3002 : Step(2937): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(2938): len = 14113.2, overlap = 7.5
PHY-3002 : Step(2939): len = 14092.7, overlap = 7
PHY-3002 : Step(2940): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(2941): len = 14270.1, overlap = 6.5
PHY-3002 : Step(2942): len = 14242.5, overlap = 6.25
PHY-3002 : Step(2943): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007724s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023594s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.2%)

RUN-1003 : finish command "place" in  1.803944s wall, 2.296875s user + 0.953125s system = 3.250000s CPU (180.2%)

RUN-1004 : used memory is 572 MB, reserved memory is 750 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024415s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.0%)

PHY-1001 : End global routing;  0.118272s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025734s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.309886s wall, 0.328125s user + 0.109375s system = 0.437500s CPU (141.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.015335s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.011815s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (264.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.755895s wall, 1.625000s user + 0.281250s system = 1.906250s CPU (108.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.004379s wall, 1.859375s user + 0.296875s system = 2.156250s CPU (107.6%)

RUN-1004 : used memory is 588 MB, reserved memory is 767 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4281
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11039 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.047588s wall, 4.906250s user + 0.062500s system = 4.968750s CPU (242.7%)

RUN-1004 : used memory is 589 MB, reserved memory is 767 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.946221s wall, 1.921875s user + 0.156250s system = 2.078125s CPU (106.8%)

RUN-1004 : used memory is 622 MB, reserved memory is 800 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.581118s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (6.4%)

RUN-1004 : used memory is 629 MB, reserved memory is 809 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.073436s wall, 2.468750s user + 0.250000s system = 2.718750s CPU (30.0%)

RUN-1004 : used memory is 587 MB, reserved memory is 767 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071898s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (86.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2944): len = 131161, overlap = 0
PHY-3002 : Step(2945): len = 117941, overlap = 0
PHY-3002 : Step(2946): len = 112103, overlap = 0
PHY-3002 : Step(2947): len = 106116, overlap = 0
PHY-3002 : Step(2948): len = 101162, overlap = 0
PHY-3002 : Step(2949): len = 95664.2, overlap = 0
PHY-3002 : Step(2950): len = 91008.3, overlap = 0
PHY-3002 : Step(2951): len = 85935.2, overlap = 0
PHY-3002 : Step(2952): len = 81296, overlap = 0
PHY-3002 : Step(2953): len = 77455, overlap = 0
PHY-3002 : Step(2954): len = 73381.1, overlap = 0
PHY-3002 : Step(2955): len = 69748.9, overlap = 0
PHY-3002 : Step(2956): len = 65903.7, overlap = 0
PHY-3002 : Step(2957): len = 62767.7, overlap = 0
PHY-3002 : Step(2958): len = 59299.6, overlap = 0
PHY-3002 : Step(2959): len = 56183, overlap = 0
PHY-3002 : Step(2960): len = 52906.2, overlap = 0
PHY-3002 : Step(2961): len = 49985, overlap = 0
PHY-3002 : Step(2962): len = 47017.7, overlap = 0
PHY-3002 : Step(2963): len = 44357.2, overlap = 0
PHY-3002 : Step(2964): len = 41596.7, overlap = 0
PHY-3002 : Step(2965): len = 39223.7, overlap = 0
PHY-3002 : Step(2966): len = 36992, overlap = 0
PHY-3002 : Step(2967): len = 34901.5, overlap = 0
PHY-3002 : Step(2968): len = 32764.2, overlap = 0
PHY-3002 : Step(2969): len = 30788.4, overlap = 0
PHY-3002 : Step(2970): len = 28712, overlap = 0
PHY-3002 : Step(2971): len = 26864.4, overlap = 0
PHY-3002 : Step(2972): len = 24947.9, overlap = 0
PHY-3002 : Step(2973): len = 23206.6, overlap = 0
PHY-3002 : Step(2974): len = 21428.4, overlap = 0.5
PHY-3002 : Step(2975): len = 19550.6, overlap = 0.5
PHY-3002 : Step(2976): len = 17903.2, overlap = 0.5
PHY-3002 : Step(2977): len = 16417.2, overlap = 0.25
PHY-3002 : Step(2978): len = 14482.9, overlap = 1
PHY-3002 : Step(2979): len = 12895.2, overlap = 1.75
PHY-3002 : Step(2980): len = 12248.9, overlap = 1.25
PHY-3002 : Step(2981): len = 11120.3, overlap = 1.75
PHY-3002 : Step(2982): len = 10447.6, overlap = 1.25
PHY-3002 : Step(2983): len = 10178.2, overlap = 1.5
PHY-3002 : Step(2984): len = 8983.3, overlap = 5.75
PHY-3002 : Step(2985): len = 8445.4, overlap = 6.25
PHY-3002 : Step(2986): len = 8196.1, overlap = 7
PHY-3002 : Step(2987): len = 8105, overlap = 12
PHY-3002 : Step(2988): len = 7765.5, overlap = 11.5
PHY-3002 : Step(2989): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(2990): len = 7292.7, overlap = 12.75
PHY-3002 : Step(2991): len = 7273.9, overlap = 11.75
PHY-3002 : Step(2992): len = 7304.3, overlap = 11
PHY-3002 : Step(2993): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009581s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (326.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(2994): len = 6993, overlap = 16.25
PHY-3002 : Step(2995): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(2996): len = 6859.1, overlap = 16.25
PHY-3002 : Step(2997): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(2998): len = 6800.6, overlap = 16
PHY-3002 : Step(2999): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(3000): len = 6771.6, overlap = 20.25
PHY-3002 : Step(3001): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(3002): len = 6796, overlap = 19.5
PHY-3002 : Step(3003): len = 7365.3, overlap = 19.5
PHY-3002 : Step(3004): len = 7292.4, overlap = 19.5
PHY-3002 : Step(3005): len = 7332.5, overlap = 18.75
PHY-3002 : Step(3006): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(3007): len = 7681.8, overlap = 18.25
PHY-3002 : Step(3008): len = 8236.7, overlap = 17.5
PHY-3002 : Step(3009): len = 8628.9, overlap = 16.75
PHY-3002 : Step(3010): len = 8573.4, overlap = 16.25
PHY-3002 : Step(3011): len = 8593, overlap = 15.5
PHY-3002 : Step(3012): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027485s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (170.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(3013): len = 16779.5, overlap = 3.75
PHY-3002 : Step(3014): len = 15990, overlap = 5.5
PHY-3002 : Step(3015): len = 15360.5, overlap = 7.75
PHY-3002 : Step(3016): len = 14729.7, overlap = 7.25
PHY-3002 : Step(3017): len = 14303.9, overlap = 8.5
PHY-3002 : Step(3018): len = 14261.5, overlap = 7.5
PHY-3002 : Step(3019): len = 14209, overlap = 7.25
PHY-3002 : Step(3020): len = 14054.9, overlap = 8.5
PHY-3002 : Step(3021): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(3022): len = 14113.2, overlap = 7.5
PHY-3002 : Step(3023): len = 14092.7, overlap = 7
PHY-3002 : Step(3024): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(3025): len = 14270.1, overlap = 6.5
PHY-3002 : Step(3026): len = 14242.5, overlap = 6.25
PHY-3002 : Step(3027): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009644s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027489s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.7%)

RUN-1003 : finish command "place" in  2.143406s wall, 3.046875s user + 0.875000s system = 3.921875s CPU (183.0%)

RUN-1004 : used memory is 587 MB, reserved memory is 767 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.181268s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.028184s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.364908s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (132.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.015599s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.010308s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (151.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.885075s wall, 1.703125s user + 0.343750s system = 2.046875s CPU (108.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.210156s wall, 2.000000s user + 0.343750s system = 2.343750s CPU (106.0%)

RUN-1004 : used memory is 587 MB, reserved memory is 757 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4280
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11037 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.063885s wall, 4.750000s user + 0.093750s system = 4.843750s CPU (234.7%)

RUN-1004 : used memory is 589 MB, reserved memory is 759 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.995638s wall, 1.968750s user + 0.062500s system = 2.031250s CPU (101.8%)

RUN-1004 : used memory is 624 MB, reserved memory is 794 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.575596s wall, 0.343750s user + 0.125000s system = 0.468750s CPU (7.1%)

RUN-1004 : used memory is 632 MB, reserved memory is 803 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.110720s wall, 2.468750s user + 0.203125s system = 2.671875s CPU (29.3%)

RUN-1004 : used memory is 591 MB, reserved memory is 761 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069199s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (158.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3028): len = 131161, overlap = 0
PHY-3002 : Step(3029): len = 117941, overlap = 0
PHY-3002 : Step(3030): len = 112103, overlap = 0
PHY-3002 : Step(3031): len = 106116, overlap = 0
PHY-3002 : Step(3032): len = 101162, overlap = 0
PHY-3002 : Step(3033): len = 95664.2, overlap = 0
PHY-3002 : Step(3034): len = 91008.3, overlap = 0
PHY-3002 : Step(3035): len = 85935.2, overlap = 0
PHY-3002 : Step(3036): len = 81296, overlap = 0
PHY-3002 : Step(3037): len = 77455, overlap = 0
PHY-3002 : Step(3038): len = 73381.1, overlap = 0
PHY-3002 : Step(3039): len = 69748.9, overlap = 0
PHY-3002 : Step(3040): len = 65903.7, overlap = 0
PHY-3002 : Step(3041): len = 62767.7, overlap = 0
PHY-3002 : Step(3042): len = 59299.6, overlap = 0
PHY-3002 : Step(3043): len = 56183, overlap = 0
PHY-3002 : Step(3044): len = 52906.2, overlap = 0
PHY-3002 : Step(3045): len = 49985, overlap = 0
PHY-3002 : Step(3046): len = 47017.7, overlap = 0
PHY-3002 : Step(3047): len = 44357.2, overlap = 0
PHY-3002 : Step(3048): len = 41596.7, overlap = 0
PHY-3002 : Step(3049): len = 39223.7, overlap = 0
PHY-3002 : Step(3050): len = 36992, overlap = 0
PHY-3002 : Step(3051): len = 34901.5, overlap = 0
PHY-3002 : Step(3052): len = 32764.2, overlap = 0
PHY-3002 : Step(3053): len = 30788.4, overlap = 0
PHY-3002 : Step(3054): len = 28712, overlap = 0
PHY-3002 : Step(3055): len = 26864.4, overlap = 0
PHY-3002 : Step(3056): len = 24947.9, overlap = 0
PHY-3002 : Step(3057): len = 23206.6, overlap = 0
PHY-3002 : Step(3058): len = 21428.4, overlap = 0.5
PHY-3002 : Step(3059): len = 19550.6, overlap = 0.5
PHY-3002 : Step(3060): len = 17903.2, overlap = 0.5
PHY-3002 : Step(3061): len = 16417.2, overlap = 0.25
PHY-3002 : Step(3062): len = 14482.9, overlap = 1
PHY-3002 : Step(3063): len = 12895.2, overlap = 1.75
PHY-3002 : Step(3064): len = 12248.9, overlap = 1.25
PHY-3002 : Step(3065): len = 11120.3, overlap = 1.75
PHY-3002 : Step(3066): len = 10447.6, overlap = 1.25
PHY-3002 : Step(3067): len = 10178.2, overlap = 1.5
PHY-3002 : Step(3068): len = 8983.3, overlap = 5.75
PHY-3002 : Step(3069): len = 8445.4, overlap = 6.25
PHY-3002 : Step(3070): len = 8196.1, overlap = 7
PHY-3002 : Step(3071): len = 8105, overlap = 12
PHY-3002 : Step(3072): len = 7765.5, overlap = 11.5
PHY-3002 : Step(3073): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(3074): len = 7292.7, overlap = 12.75
PHY-3002 : Step(3075): len = 7273.9, overlap = 11.75
PHY-3002 : Step(3076): len = 7304.3, overlap = 11
PHY-3002 : Step(3077): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006718s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(3078): len = 6993, overlap = 16.25
PHY-3002 : Step(3079): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(3080): len = 6859.1, overlap = 16.25
PHY-3002 : Step(3081): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(3082): len = 6800.6, overlap = 16
PHY-3002 : Step(3083): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(3084): len = 6771.6, overlap = 20.25
PHY-3002 : Step(3085): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(3086): len = 6796, overlap = 19.5
PHY-3002 : Step(3087): len = 7365.3, overlap = 19.5
PHY-3002 : Step(3088): len = 7292.4, overlap = 19.5
PHY-3002 : Step(3089): len = 7332.5, overlap = 18.75
PHY-3002 : Step(3090): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(3091): len = 7681.8, overlap = 18.25
PHY-3002 : Step(3092): len = 8236.7, overlap = 17.5
PHY-3002 : Step(3093): len = 8628.9, overlap = 16.75
PHY-3002 : Step(3094): len = 8573.4, overlap = 16.25
PHY-3002 : Step(3095): len = 8593, overlap = 15.5
PHY-3002 : Step(3096): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025942s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(3097): len = 16779.5, overlap = 3.75
PHY-3002 : Step(3098): len = 15990, overlap = 5.5
PHY-3002 : Step(3099): len = 15360.5, overlap = 7.75
PHY-3002 : Step(3100): len = 14729.7, overlap = 7.25
PHY-3002 : Step(3101): len = 14303.9, overlap = 8.5
PHY-3002 : Step(3102): len = 14261.5, overlap = 7.5
PHY-3002 : Step(3103): len = 14209, overlap = 7.25
PHY-3002 : Step(3104): len = 14054.9, overlap = 8.5
PHY-3002 : Step(3105): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(3106): len = 14113.2, overlap = 7.5
PHY-3002 : Step(3107): len = 14092.7, overlap = 7
PHY-3002 : Step(3108): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(3109): len = 14270.1, overlap = 6.5
PHY-3002 : Step(3110): len = 14242.5, overlap = 6.25
PHY-3002 : Step(3111): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009120s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (171.3%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023370s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.9%)

RUN-1003 : finish command "place" in  2.008979s wall, 2.953125s user + 0.859375s system = 3.812500s CPU (189.8%)

RUN-1004 : used memory is 591 MB, reserved memory is 761 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024371s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.2%)

PHY-1001 : End global routing;  0.134141s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (116.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027021s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.345368s wall, 0.406250s user + 0.078125s system = 0.484375s CPU (140.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.014055s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.014407s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.825280s wall, 1.781250s user + 0.171875s system = 1.953125s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.087595s wall, 2.046875s user + 0.171875s system = 2.218750s CPU (106.3%)

RUN-1004 : used memory is 613 MB, reserved memory is 783 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4267
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11011 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.065726s wall, 4.890625s user + 0.078125s system = 4.968750s CPU (240.5%)

RUN-1004 : used memory is 613 MB, reserved memory is 783 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.893000s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (92.4%)

RUN-1004 : used memory is 647 MB, reserved memory is 817 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.538637s wall, 0.250000s user + 0.312500s system = 0.562500s CPU (8.6%)

RUN-1004 : used memory is 655 MB, reserved memory is 825 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.966871s wall, 2.078125s user + 0.390625s system = 2.468750s CPU (27.5%)

RUN-1004 : used memory is 613 MB, reserved memory is 783 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073620s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (106.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3112): len = 131161, overlap = 0
PHY-3002 : Step(3113): len = 117941, overlap = 0
PHY-3002 : Step(3114): len = 112103, overlap = 0
PHY-3002 : Step(3115): len = 106116, overlap = 0
PHY-3002 : Step(3116): len = 101162, overlap = 0
PHY-3002 : Step(3117): len = 95664.2, overlap = 0
PHY-3002 : Step(3118): len = 91008.3, overlap = 0
PHY-3002 : Step(3119): len = 85935.2, overlap = 0
PHY-3002 : Step(3120): len = 81296, overlap = 0
PHY-3002 : Step(3121): len = 77455, overlap = 0
PHY-3002 : Step(3122): len = 73381.1, overlap = 0
PHY-3002 : Step(3123): len = 69748.9, overlap = 0
PHY-3002 : Step(3124): len = 65903.7, overlap = 0
PHY-3002 : Step(3125): len = 62767.7, overlap = 0
PHY-3002 : Step(3126): len = 59299.6, overlap = 0
PHY-3002 : Step(3127): len = 56183, overlap = 0
PHY-3002 : Step(3128): len = 52906.2, overlap = 0
PHY-3002 : Step(3129): len = 49985, overlap = 0
PHY-3002 : Step(3130): len = 47017.7, overlap = 0
PHY-3002 : Step(3131): len = 44357.2, overlap = 0
PHY-3002 : Step(3132): len = 41596.7, overlap = 0
PHY-3002 : Step(3133): len = 39223.7, overlap = 0
PHY-3002 : Step(3134): len = 36992, overlap = 0
PHY-3002 : Step(3135): len = 34901.5, overlap = 0
PHY-3002 : Step(3136): len = 32764.2, overlap = 0
PHY-3002 : Step(3137): len = 30788.4, overlap = 0
PHY-3002 : Step(3138): len = 28712, overlap = 0
PHY-3002 : Step(3139): len = 26864.4, overlap = 0
PHY-3002 : Step(3140): len = 24947.9, overlap = 0
PHY-3002 : Step(3141): len = 23206.6, overlap = 0
PHY-3002 : Step(3142): len = 21428.4, overlap = 0.5
PHY-3002 : Step(3143): len = 19550.6, overlap = 0.5
PHY-3002 : Step(3144): len = 17903.2, overlap = 0.5
PHY-3002 : Step(3145): len = 16417.2, overlap = 0.25
PHY-3002 : Step(3146): len = 14482.9, overlap = 1
PHY-3002 : Step(3147): len = 12895.2, overlap = 1.75
PHY-3002 : Step(3148): len = 12248.9, overlap = 1.25
PHY-3002 : Step(3149): len = 11120.3, overlap = 1.75
PHY-3002 : Step(3150): len = 10447.6, overlap = 1.25
PHY-3002 : Step(3151): len = 10178.2, overlap = 1.5
PHY-3002 : Step(3152): len = 8983.3, overlap = 5.75
PHY-3002 : Step(3153): len = 8445.4, overlap = 6.25
PHY-3002 : Step(3154): len = 8196.1, overlap = 7
PHY-3002 : Step(3155): len = 8105, overlap = 12
PHY-3002 : Step(3156): len = 7765.5, overlap = 11.5
PHY-3002 : Step(3157): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(3158): len = 7292.7, overlap = 12.75
PHY-3002 : Step(3159): len = 7273.9, overlap = 11.75
PHY-3002 : Step(3160): len = 7304.3, overlap = 11
PHY-3002 : Step(3161): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005663s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(3162): len = 6993, overlap = 16.25
PHY-3002 : Step(3163): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(3164): len = 6859.1, overlap = 16.25
PHY-3002 : Step(3165): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(3166): len = 6800.6, overlap = 16
PHY-3002 : Step(3167): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(3168): len = 6771.6, overlap = 20.25
PHY-3002 : Step(3169): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(3170): len = 6796, overlap = 19.5
PHY-3002 : Step(3171): len = 7365.3, overlap = 19.5
PHY-3002 : Step(3172): len = 7292.4, overlap = 19.5
PHY-3002 : Step(3173): len = 7332.5, overlap = 18.75
PHY-3002 : Step(3174): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(3175): len = 7681.8, overlap = 18.25
PHY-3002 : Step(3176): len = 8236.7, overlap = 17.5
PHY-3002 : Step(3177): len = 8628.9, overlap = 16.75
PHY-3002 : Step(3178): len = 8573.4, overlap = 16.25
PHY-3002 : Step(3179): len = 8593, overlap = 15.5
PHY-3002 : Step(3180): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026866s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(3181): len = 16779.5, overlap = 3.75
PHY-3002 : Step(3182): len = 15990, overlap = 5.5
PHY-3002 : Step(3183): len = 15360.5, overlap = 7.75
PHY-3002 : Step(3184): len = 14729.7, overlap = 7.25
PHY-3002 : Step(3185): len = 14303.9, overlap = 8.5
PHY-3002 : Step(3186): len = 14261.5, overlap = 7.5
PHY-3002 : Step(3187): len = 14209, overlap = 7.25
PHY-3002 : Step(3188): len = 14054.9, overlap = 8.5
PHY-3002 : Step(3189): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(3190): len = 14113.2, overlap = 7.5
PHY-3002 : Step(3191): len = 14092.7, overlap = 7
PHY-3002 : Step(3192): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(3193): len = 14270.1, overlap = 6.5
PHY-3002 : Step(3194): len = 14242.5, overlap = 6.25
PHY-3002 : Step(3195): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008470s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (184.5%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027559s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.4%)

RUN-1003 : finish command "place" in  2.129363s wall, 2.875000s user + 0.906250s system = 3.781250s CPU (177.6%)

RUN-1004 : used memory is 612 MB, reserved memory is 782 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028105s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.2%)

PHY-1001 : End global routing;  0.144369s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (119.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.028380s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.361273s wall, 0.437500s user + 0.109375s system = 0.546875s CPU (151.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.016026s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.012438s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.963075s wall, 1.968750s user + 0.218750s system = 2.187500s CPU (111.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.243638s wall, 2.265625s user + 0.218750s system = 2.484375s CPU (110.7%)

RUN-1004 : used memory is 636 MB, reserved memory is 807 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4279
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11035 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.475019s wall, 5.281250s user + 0.187500s system = 5.468750s CPU (221.0%)

RUN-1004 : used memory is 636 MB, reserved memory is 807 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.157907s wall, 2.078125s user + 0.093750s system = 2.171875s CPU (100.6%)

RUN-1004 : used memory is 670 MB, reserved memory is 841 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.569636s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 678 MB, reserved memory is 849 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.276124s wall, 2.515625s user + 0.203125s system = 2.718750s CPU (29.3%)

RUN-1004 : used memory is 636 MB, reserved memory is 807 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070967s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (154.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3196): len = 131161, overlap = 0
PHY-3002 : Step(3197): len = 117941, overlap = 0
PHY-3002 : Step(3198): len = 112103, overlap = 0
PHY-3002 : Step(3199): len = 106116, overlap = 0
PHY-3002 : Step(3200): len = 101162, overlap = 0
PHY-3002 : Step(3201): len = 95664.2, overlap = 0
PHY-3002 : Step(3202): len = 91008.3, overlap = 0
PHY-3002 : Step(3203): len = 85935.2, overlap = 0
PHY-3002 : Step(3204): len = 81296, overlap = 0
PHY-3002 : Step(3205): len = 77455, overlap = 0
PHY-3002 : Step(3206): len = 73381.1, overlap = 0
PHY-3002 : Step(3207): len = 69748.9, overlap = 0
PHY-3002 : Step(3208): len = 65903.7, overlap = 0
PHY-3002 : Step(3209): len = 62767.7, overlap = 0
PHY-3002 : Step(3210): len = 59299.6, overlap = 0
PHY-3002 : Step(3211): len = 56183, overlap = 0
PHY-3002 : Step(3212): len = 52906.2, overlap = 0
PHY-3002 : Step(3213): len = 49985, overlap = 0
PHY-3002 : Step(3214): len = 47017.7, overlap = 0
PHY-3002 : Step(3215): len = 44357.2, overlap = 0
PHY-3002 : Step(3216): len = 41596.7, overlap = 0
PHY-3002 : Step(3217): len = 39223.7, overlap = 0
PHY-3002 : Step(3218): len = 36992, overlap = 0
PHY-3002 : Step(3219): len = 34901.5, overlap = 0
PHY-3002 : Step(3220): len = 32764.2, overlap = 0
PHY-3002 : Step(3221): len = 30788.4, overlap = 0
PHY-3002 : Step(3222): len = 28712, overlap = 0
PHY-3002 : Step(3223): len = 26864.4, overlap = 0
PHY-3002 : Step(3224): len = 24947.9, overlap = 0
PHY-3002 : Step(3225): len = 23206.6, overlap = 0
PHY-3002 : Step(3226): len = 21428.4, overlap = 0.5
PHY-3002 : Step(3227): len = 19550.6, overlap = 0.5
PHY-3002 : Step(3228): len = 17903.2, overlap = 0.5
PHY-3002 : Step(3229): len = 16417.2, overlap = 0.25
PHY-3002 : Step(3230): len = 14482.9, overlap = 1
PHY-3002 : Step(3231): len = 12895.2, overlap = 1.75
PHY-3002 : Step(3232): len = 12248.9, overlap = 1.25
PHY-3002 : Step(3233): len = 11120.3, overlap = 1.75
PHY-3002 : Step(3234): len = 10447.6, overlap = 1.25
PHY-3002 : Step(3235): len = 10178.2, overlap = 1.5
PHY-3002 : Step(3236): len = 8983.3, overlap = 5.75
PHY-3002 : Step(3237): len = 8445.4, overlap = 6.25
PHY-3002 : Step(3238): len = 8196.1, overlap = 7
PHY-3002 : Step(3239): len = 8105, overlap = 12
PHY-3002 : Step(3240): len = 7765.5, overlap = 11.5
PHY-3002 : Step(3241): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(3242): len = 7292.7, overlap = 12.75
PHY-3002 : Step(3243): len = 7273.9, overlap = 11.75
PHY-3002 : Step(3244): len = 7304.3, overlap = 11
PHY-3002 : Step(3245): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(3246): len = 6993, overlap = 16.25
PHY-3002 : Step(3247): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(3248): len = 6859.1, overlap = 16.25
PHY-3002 : Step(3249): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(3250): len = 6800.6, overlap = 16
PHY-3002 : Step(3251): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(3252): len = 6771.6, overlap = 20.25
PHY-3002 : Step(3253): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(3254): len = 6796, overlap = 19.5
PHY-3002 : Step(3255): len = 7365.3, overlap = 19.5
PHY-3002 : Step(3256): len = 7292.4, overlap = 19.5
PHY-3002 : Step(3257): len = 7332.5, overlap = 18.75
PHY-3002 : Step(3258): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(3259): len = 7681.8, overlap = 18.25
PHY-3002 : Step(3260): len = 8236.7, overlap = 17.5
PHY-3002 : Step(3261): len = 8628.9, overlap = 16.75
PHY-3002 : Step(3262): len = 8573.4, overlap = 16.25
PHY-3002 : Step(3263): len = 8593, overlap = 15.5
PHY-3002 : Step(3264): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028907s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (216.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(3265): len = 16779.5, overlap = 3.75
PHY-3002 : Step(3266): len = 15990, overlap = 5.5
PHY-3002 : Step(3267): len = 15360.5, overlap = 7.75
PHY-3002 : Step(3268): len = 14729.7, overlap = 7.25
PHY-3002 : Step(3269): len = 14303.9, overlap = 8.5
PHY-3002 : Step(3270): len = 14261.5, overlap = 7.5
PHY-3002 : Step(3271): len = 14209, overlap = 7.25
PHY-3002 : Step(3272): len = 14054.9, overlap = 8.5
PHY-3002 : Step(3273): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(3274): len = 14113.2, overlap = 7.5
PHY-3002 : Step(3275): len = 14092.7, overlap = 7
PHY-3002 : Step(3276): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(3277): len = 14270.1, overlap = 6.5
PHY-3002 : Step(3278): len = 14242.5, overlap = 6.25
PHY-3002 : Step(3279): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008787s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (177.8%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029032s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.6%)

RUN-1003 : finish command "place" in  2.133399s wall, 2.765625s user + 1.015625s system = 3.781250s CPU (177.2%)

RUN-1004 : used memory is 613 MB, reserved memory is 805 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026695s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (234.1%)

PHY-1001 : End global routing;  0.158140s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (138.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.031438s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.372042s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (159.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.018314s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.015651s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.999289s wall, 1.875000s user + 0.296875s system = 2.171875s CPU (108.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.297482s wall, 2.218750s user + 0.312500s system = 2.531250s CPU (110.2%)

RUN-1004 : used memory is 627 MB, reserved memory is 820 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4275
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11027 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.149747s wall, 5.000000s user + 0.062500s system = 5.062500s CPU (235.5%)

RUN-1004 : used memory is 628 MB, reserved memory is 820 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.165678s wall, 1.984375s user + 0.140625s system = 2.125000s CPU (98.1%)

RUN-1004 : used memory is 662 MB, reserved memory is 854 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.561681s wall, 0.281250s user + 0.250000s system = 0.531250s CPU (8.1%)

RUN-1004 : used memory is 669 MB, reserved memory is 863 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.278968s wall, 2.437500s user + 0.437500s system = 2.875000s CPU (31.0%)

RUN-1004 : used memory is 627 MB, reserved memory is 821 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076458s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (163.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3280): len = 131161, overlap = 0
PHY-3002 : Step(3281): len = 117941, overlap = 0
PHY-3002 : Step(3282): len = 112103, overlap = 0
PHY-3002 : Step(3283): len = 106116, overlap = 0
PHY-3002 : Step(3284): len = 101162, overlap = 0
PHY-3002 : Step(3285): len = 95664.2, overlap = 0
PHY-3002 : Step(3286): len = 91008.3, overlap = 0
PHY-3002 : Step(3287): len = 85935.2, overlap = 0
PHY-3002 : Step(3288): len = 81296, overlap = 0
PHY-3002 : Step(3289): len = 77455, overlap = 0
PHY-3002 : Step(3290): len = 73381.1, overlap = 0
PHY-3002 : Step(3291): len = 69748.9, overlap = 0
PHY-3002 : Step(3292): len = 65903.7, overlap = 0
PHY-3002 : Step(3293): len = 62767.7, overlap = 0
PHY-3002 : Step(3294): len = 59299.6, overlap = 0
PHY-3002 : Step(3295): len = 56183, overlap = 0
PHY-3002 : Step(3296): len = 52906.2, overlap = 0
PHY-3002 : Step(3297): len = 49985, overlap = 0
PHY-3002 : Step(3298): len = 47017.7, overlap = 0
PHY-3002 : Step(3299): len = 44357.2, overlap = 0
PHY-3002 : Step(3300): len = 41596.7, overlap = 0
PHY-3002 : Step(3301): len = 39223.7, overlap = 0
PHY-3002 : Step(3302): len = 36992, overlap = 0
PHY-3002 : Step(3303): len = 34901.5, overlap = 0
PHY-3002 : Step(3304): len = 32764.2, overlap = 0
PHY-3002 : Step(3305): len = 30788.4, overlap = 0
PHY-3002 : Step(3306): len = 28712, overlap = 0
PHY-3002 : Step(3307): len = 26864.4, overlap = 0
PHY-3002 : Step(3308): len = 24947.9, overlap = 0
PHY-3002 : Step(3309): len = 23206.6, overlap = 0
PHY-3002 : Step(3310): len = 21428.4, overlap = 0.5
PHY-3002 : Step(3311): len = 19550.6, overlap = 0.5
PHY-3002 : Step(3312): len = 17903.2, overlap = 0.5
PHY-3002 : Step(3313): len = 16417.2, overlap = 0.25
PHY-3002 : Step(3314): len = 14482.9, overlap = 1
PHY-3002 : Step(3315): len = 12895.2, overlap = 1.75
PHY-3002 : Step(3316): len = 12248.9, overlap = 1.25
PHY-3002 : Step(3317): len = 11120.3, overlap = 1.75
PHY-3002 : Step(3318): len = 10447.6, overlap = 1.25
PHY-3002 : Step(3319): len = 10178.2, overlap = 1.5
PHY-3002 : Step(3320): len = 8983.3, overlap = 5.75
PHY-3002 : Step(3321): len = 8445.4, overlap = 6.25
PHY-3002 : Step(3322): len = 8196.1, overlap = 7
PHY-3002 : Step(3323): len = 8105, overlap = 12
PHY-3002 : Step(3324): len = 7765.5, overlap = 11.5
PHY-3002 : Step(3325): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(3326): len = 7292.7, overlap = 12.75
PHY-3002 : Step(3327): len = 7273.9, overlap = 11.75
PHY-3002 : Step(3328): len = 7304.3, overlap = 11
PHY-3002 : Step(3329): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007535s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (207.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(3330): len = 6993, overlap = 16.25
PHY-3002 : Step(3331): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(3332): len = 6859.1, overlap = 16.25
PHY-3002 : Step(3333): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(3334): len = 6800.6, overlap = 16
PHY-3002 : Step(3335): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(3336): len = 6771.6, overlap = 20.25
PHY-3002 : Step(3337): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(3338): len = 6796, overlap = 19.5
PHY-3002 : Step(3339): len = 7365.3, overlap = 19.5
PHY-3002 : Step(3340): len = 7292.4, overlap = 19.5
PHY-3002 : Step(3341): len = 7332.5, overlap = 18.75
PHY-3002 : Step(3342): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(3343): len = 7681.8, overlap = 18.25
PHY-3002 : Step(3344): len = 8236.7, overlap = 17.5
PHY-3002 : Step(3345): len = 8628.9, overlap = 16.75
PHY-3002 : Step(3346): len = 8573.4, overlap = 16.25
PHY-3002 : Step(3347): len = 8593, overlap = 15.5
PHY-3002 : Step(3348): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030787s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (253.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(3349): len = 16779.5, overlap = 3.75
PHY-3002 : Step(3350): len = 15990, overlap = 5.5
PHY-3002 : Step(3351): len = 15360.5, overlap = 7.75
PHY-3002 : Step(3352): len = 14729.7, overlap = 7.25
PHY-3002 : Step(3353): len = 14303.9, overlap = 8.5
PHY-3002 : Step(3354): len = 14261.5, overlap = 7.5
PHY-3002 : Step(3355): len = 14209, overlap = 7.25
PHY-3002 : Step(3356): len = 14054.9, overlap = 8.5
PHY-3002 : Step(3357): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(3358): len = 14113.2, overlap = 7.5
PHY-3002 : Step(3359): len = 14092.7, overlap = 7
PHY-3002 : Step(3360): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(3361): len = 14270.1, overlap = 6.5
PHY-3002 : Step(3362): len = 14242.5, overlap = 6.25
PHY-3002 : Step(3363): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008917s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.2%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026019s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (240.2%)

RUN-1003 : finish command "place" in  2.209443s wall, 2.812500s user + 1.093750s system = 3.906250s CPU (176.8%)

RUN-1004 : used memory is 626 MB, reserved memory is 820 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027318s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.2%)

PHY-1001 : End global routing;  0.141693s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.358095s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (139.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.017018s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (275.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.012997s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.921767s wall, 1.812500s user + 0.218750s system = 2.031250s CPU (105.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.197712s wall, 2.125000s user + 0.218750s system = 2.343750s CPU (106.6%)

RUN-1004 : used memory is 646 MB, reserved memory is 840 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4277
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11031 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.197591s wall, 4.921875s user + 0.093750s system = 5.015625s CPU (228.2%)

RUN-1004 : used memory is 646 MB, reserved memory is 840 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.029792s wall, 1.890625s user + 0.031250s system = 1.921875s CPU (94.7%)

RUN-1004 : used memory is 680 MB, reserved memory is 873 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.500799s wall, 0.265625s user + 0.296875s system = 0.562500s CPU (8.7%)

RUN-1004 : used memory is 688 MB, reserved memory is 882 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.068178s wall, 2.312500s user + 0.375000s system = 2.687500s CPU (29.6%)

RUN-1004 : used memory is 646 MB, reserved memory is 840 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070914s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3364): len = 131161, overlap = 0
PHY-3002 : Step(3365): len = 117941, overlap = 0
PHY-3002 : Step(3366): len = 112103, overlap = 0
PHY-3002 : Step(3367): len = 106116, overlap = 0
PHY-3002 : Step(3368): len = 101162, overlap = 0
PHY-3002 : Step(3369): len = 95664.2, overlap = 0
PHY-3002 : Step(3370): len = 91008.3, overlap = 0
PHY-3002 : Step(3371): len = 85935.2, overlap = 0
PHY-3002 : Step(3372): len = 81296, overlap = 0
PHY-3002 : Step(3373): len = 77455, overlap = 0
PHY-3002 : Step(3374): len = 73381.1, overlap = 0
PHY-3002 : Step(3375): len = 69748.9, overlap = 0
PHY-3002 : Step(3376): len = 65903.7, overlap = 0
PHY-3002 : Step(3377): len = 62767.7, overlap = 0
PHY-3002 : Step(3378): len = 59299.6, overlap = 0
PHY-3002 : Step(3379): len = 56183, overlap = 0
PHY-3002 : Step(3380): len = 52906.2, overlap = 0
PHY-3002 : Step(3381): len = 49985, overlap = 0
PHY-3002 : Step(3382): len = 47017.7, overlap = 0
PHY-3002 : Step(3383): len = 44357.2, overlap = 0
PHY-3002 : Step(3384): len = 41596.7, overlap = 0
PHY-3002 : Step(3385): len = 39223.7, overlap = 0
PHY-3002 : Step(3386): len = 36992, overlap = 0
PHY-3002 : Step(3387): len = 34901.5, overlap = 0
PHY-3002 : Step(3388): len = 32764.2, overlap = 0
PHY-3002 : Step(3389): len = 30788.4, overlap = 0
PHY-3002 : Step(3390): len = 28712, overlap = 0
PHY-3002 : Step(3391): len = 26864.4, overlap = 0
PHY-3002 : Step(3392): len = 24947.9, overlap = 0
PHY-3002 : Step(3393): len = 23206.6, overlap = 0
PHY-3002 : Step(3394): len = 21428.4, overlap = 0.5
PHY-3002 : Step(3395): len = 19550.6, overlap = 0.5
PHY-3002 : Step(3396): len = 17903.2, overlap = 0.5
PHY-3002 : Step(3397): len = 16417.2, overlap = 0.25
PHY-3002 : Step(3398): len = 14482.9, overlap = 1
PHY-3002 : Step(3399): len = 12895.2, overlap = 1.75
PHY-3002 : Step(3400): len = 12248.9, overlap = 1.25
PHY-3002 : Step(3401): len = 11120.3, overlap = 1.75
PHY-3002 : Step(3402): len = 10447.6, overlap = 1.25
PHY-3002 : Step(3403): len = 10178.2, overlap = 1.5
PHY-3002 : Step(3404): len = 8983.3, overlap = 5.75
PHY-3002 : Step(3405): len = 8445.4, overlap = 6.25
PHY-3002 : Step(3406): len = 8196.1, overlap = 7
PHY-3002 : Step(3407): len = 8105, overlap = 12
PHY-3002 : Step(3408): len = 7765.5, overlap = 11.5
PHY-3002 : Step(3409): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(3410): len = 7292.7, overlap = 12.75
PHY-3002 : Step(3411): len = 7273.9, overlap = 11.75
PHY-3002 : Step(3412): len = 7304.3, overlap = 11
PHY-3002 : Step(3413): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004600s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(3414): len = 6993, overlap = 16.25
PHY-3002 : Step(3415): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(3416): len = 6859.1, overlap = 16.25
PHY-3002 : Step(3417): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(3418): len = 6800.6, overlap = 16
PHY-3002 : Step(3419): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(3420): len = 6771.6, overlap = 20.25
PHY-3002 : Step(3421): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(3422): len = 6796, overlap = 19.5
PHY-3002 : Step(3423): len = 7365.3, overlap = 19.5
PHY-3002 : Step(3424): len = 7292.4, overlap = 19.5
PHY-3002 : Step(3425): len = 7332.5, overlap = 18.75
PHY-3002 : Step(3426): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(3427): len = 7681.8, overlap = 18.25
PHY-3002 : Step(3428): len = 8236.7, overlap = 17.5
PHY-3002 : Step(3429): len = 8628.9, overlap = 16.75
PHY-3002 : Step(3430): len = 8573.4, overlap = 16.25
PHY-3002 : Step(3431): len = 8593, overlap = 15.5
PHY-3002 : Step(3432): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024143s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (64.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(3433): len = 16779.5, overlap = 3.75
PHY-3002 : Step(3434): len = 15990, overlap = 5.5
PHY-3002 : Step(3435): len = 15360.5, overlap = 7.75
PHY-3002 : Step(3436): len = 14729.7, overlap = 7.25
PHY-3002 : Step(3437): len = 14303.9, overlap = 8.5
PHY-3002 : Step(3438): len = 14261.5, overlap = 7.5
PHY-3002 : Step(3439): len = 14209, overlap = 7.25
PHY-3002 : Step(3440): len = 14054.9, overlap = 8.5
PHY-3002 : Step(3441): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(3442): len = 14113.2, overlap = 7.5
PHY-3002 : Step(3443): len = 14092.7, overlap = 7
PHY-3002 : Step(3444): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(3445): len = 14270.1, overlap = 6.5
PHY-3002 : Step(3446): len = 14242.5, overlap = 6.25
PHY-3002 : Step(3447): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008610s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.5%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027298s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (114.5%)

RUN-1003 : finish command "place" in  1.896394s wall, 2.390625s user + 1.015625s system = 3.406250s CPU (179.6%)

RUN-1004 : used memory is 628 MB, reserved memory is 821 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028685s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.143749s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (87.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022429s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.341822s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (128.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.016456s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.012438s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.889073s wall, 1.812500s user + 0.390625s system = 2.203125s CPU (116.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.167216s wall, 2.078125s user + 0.406250s system = 2.484375s CPU (114.6%)

RUN-1004 : used memory is 638 MB, reserved memory is 832 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4281
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11039 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.049395s wall, 5.046875s user + 0.078125s system = 5.125000s CPU (250.1%)

RUN-1004 : used memory is 638 MB, reserved memory is 832 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.017978s wall, 1.984375s user + 0.093750s system = 2.078125s CPU (103.0%)

RUN-1004 : used memory is 690 MB, reserved memory is 884 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.562502s wall, 0.343750s user + 0.109375s system = 0.453125s CPU (6.9%)

RUN-1004 : used memory is 699 MB, reserved memory is 893 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.126568s wall, 2.484375s user + 0.234375s system = 2.718750s CPU (29.8%)

RUN-1004 : used memory is 657 MB, reserved memory is 851 MB, peak memory is 845 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076331s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (122.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3448): len = 131161, overlap = 0
PHY-3002 : Step(3449): len = 117941, overlap = 0
PHY-3002 : Step(3450): len = 112103, overlap = 0
PHY-3002 : Step(3451): len = 106116, overlap = 0
PHY-3002 : Step(3452): len = 101162, overlap = 0
PHY-3002 : Step(3453): len = 95664.2, overlap = 0
PHY-3002 : Step(3454): len = 91008.3, overlap = 0
PHY-3002 : Step(3455): len = 85935.2, overlap = 0
PHY-3002 : Step(3456): len = 81296, overlap = 0
PHY-3002 : Step(3457): len = 77455, overlap = 0
PHY-3002 : Step(3458): len = 73381.1, overlap = 0
PHY-3002 : Step(3459): len = 69748.9, overlap = 0
PHY-3002 : Step(3460): len = 65903.7, overlap = 0
PHY-3002 : Step(3461): len = 62767.7, overlap = 0
PHY-3002 : Step(3462): len = 59299.6, overlap = 0
PHY-3002 : Step(3463): len = 56183, overlap = 0
PHY-3002 : Step(3464): len = 52906.2, overlap = 0
PHY-3002 : Step(3465): len = 49985, overlap = 0
PHY-3002 : Step(3466): len = 47017.7, overlap = 0
PHY-3002 : Step(3467): len = 44357.2, overlap = 0
PHY-3002 : Step(3468): len = 41596.7, overlap = 0
PHY-3002 : Step(3469): len = 39223.7, overlap = 0
PHY-3002 : Step(3470): len = 36992, overlap = 0
PHY-3002 : Step(3471): len = 34901.5, overlap = 0
PHY-3002 : Step(3472): len = 32764.2, overlap = 0
PHY-3002 : Step(3473): len = 30788.4, overlap = 0
PHY-3002 : Step(3474): len = 28712, overlap = 0
PHY-3002 : Step(3475): len = 26864.4, overlap = 0
PHY-3002 : Step(3476): len = 24947.9, overlap = 0
PHY-3002 : Step(3477): len = 23206.6, overlap = 0
PHY-3002 : Step(3478): len = 21428.4, overlap = 0.5
PHY-3002 : Step(3479): len = 19550.6, overlap = 0.5
PHY-3002 : Step(3480): len = 17903.2, overlap = 0.5
PHY-3002 : Step(3481): len = 16417.2, overlap = 0.25
PHY-3002 : Step(3482): len = 14482.9, overlap = 1
PHY-3002 : Step(3483): len = 12895.2, overlap = 1.75
PHY-3002 : Step(3484): len = 12248.9, overlap = 1.25
PHY-3002 : Step(3485): len = 11120.3, overlap = 1.75
PHY-3002 : Step(3486): len = 10447.6, overlap = 1.25
PHY-3002 : Step(3487): len = 10178.2, overlap = 1.5
PHY-3002 : Step(3488): len = 8983.3, overlap = 5.75
PHY-3002 : Step(3489): len = 8445.4, overlap = 6.25
PHY-3002 : Step(3490): len = 8196.1, overlap = 7
PHY-3002 : Step(3491): len = 8105, overlap = 12
PHY-3002 : Step(3492): len = 7765.5, overlap = 11.5
PHY-3002 : Step(3493): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(3494): len = 7292.7, overlap = 12.75
PHY-3002 : Step(3495): len = 7273.9, overlap = 11.75
PHY-3002 : Step(3496): len = 7304.3, overlap = 11
PHY-3002 : Step(3497): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005832s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(3498): len = 6993, overlap = 16.25
PHY-3002 : Step(3499): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(3500): len = 6859.1, overlap = 16.25
PHY-3002 : Step(3501): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(3502): len = 6800.6, overlap = 16
PHY-3002 : Step(3503): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(3504): len = 6771.6, overlap = 20.25
PHY-3002 : Step(3505): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(3506): len = 6796, overlap = 19.5
PHY-3002 : Step(3507): len = 7365.3, overlap = 19.5
PHY-3002 : Step(3508): len = 7292.4, overlap = 19.5
PHY-3002 : Step(3509): len = 7332.5, overlap = 18.75
PHY-3002 : Step(3510): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(3511): len = 7681.8, overlap = 18.25
PHY-3002 : Step(3512): len = 8236.7, overlap = 17.5
PHY-3002 : Step(3513): len = 8628.9, overlap = 16.75
PHY-3002 : Step(3514): len = 8573.4, overlap = 16.25
PHY-3002 : Step(3515): len = 8593, overlap = 15.5
PHY-3002 : Step(3516): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024544s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (318.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(3517): len = 16779.5, overlap = 3.75
PHY-3002 : Step(3518): len = 15990, overlap = 5.5
PHY-3002 : Step(3519): len = 15360.5, overlap = 7.75
PHY-3002 : Step(3520): len = 14729.7, overlap = 7.25
PHY-3002 : Step(3521): len = 14303.9, overlap = 8.5
PHY-3002 : Step(3522): len = 14261.5, overlap = 7.5
PHY-3002 : Step(3523): len = 14209, overlap = 7.25
PHY-3002 : Step(3524): len = 14054.9, overlap = 8.5
PHY-3002 : Step(3525): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(3526): len = 14113.2, overlap = 7.5
PHY-3002 : Step(3527): len = 14092.7, overlap = 7
PHY-3002 : Step(3528): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(3529): len = 14270.1, overlap = 6.5
PHY-3002 : Step(3530): len = 14242.5, overlap = 6.25
PHY-3002 : Step(3531): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007784s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (200.7%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023110s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (202.8%)

RUN-1003 : finish command "place" in  1.903543s wall, 2.250000s user + 1.390625s system = 3.640625s CPU (191.3%)

RUN-1004 : used memory is 648 MB, reserved memory is 851 MB, peak memory is 845 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028185s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.9%)

PHY-1001 : End global routing;  0.140245s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (122.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023680s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.345764s wall, 0.437500s user + 0.109375s system = 0.546875s CPU (158.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.013495s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.013471s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (116.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.861291s wall, 1.859375s user + 0.343750s system = 2.203125s CPU (118.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.141432s wall, 2.156250s user + 0.343750s system = 2.500000s CPU (116.7%)

RUN-1004 : used memory is 653 MB, reserved memory is 856 MB, peak memory is 862 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4281
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11039 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.117516s wall, 5.109375s user + 0.171875s system = 5.281250s CPU (249.4%)

RUN-1004 : used memory is 655 MB, reserved memory is 858 MB, peak memory is 862 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.000720s wall, 1.921875s user + 0.078125s system = 2.000000s CPU (100.0%)

RUN-1004 : used memory is 689 MB, reserved memory is 891 MB, peak memory is 862 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.549757s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (8.1%)

RUN-1004 : used memory is 697 MB, reserved memory is 900 MB, peak memory is 862 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.106799s wall, 2.484375s user + 0.281250s system = 2.765625s CPU (30.4%)

RUN-1004 : used memory is 655 MB, reserved memory is 858 MB, peak memory is 862 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting(BPS_SET=96) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=96)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting(BPS_SET=96)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068159s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3532): len = 131161, overlap = 0
PHY-3002 : Step(3533): len = 117941, overlap = 0
PHY-3002 : Step(3534): len = 112103, overlap = 0
PHY-3002 : Step(3535): len = 106116, overlap = 0
PHY-3002 : Step(3536): len = 101162, overlap = 0
PHY-3002 : Step(3537): len = 95664.2, overlap = 0
PHY-3002 : Step(3538): len = 91008.3, overlap = 0
PHY-3002 : Step(3539): len = 85935.2, overlap = 0
PHY-3002 : Step(3540): len = 81296, overlap = 0
PHY-3002 : Step(3541): len = 77455, overlap = 0
PHY-3002 : Step(3542): len = 73381.1, overlap = 0
PHY-3002 : Step(3543): len = 69748.9, overlap = 0
PHY-3002 : Step(3544): len = 65903.7, overlap = 0
PHY-3002 : Step(3545): len = 62767.7, overlap = 0
PHY-3002 : Step(3546): len = 59299.6, overlap = 0
PHY-3002 : Step(3547): len = 56183, overlap = 0
PHY-3002 : Step(3548): len = 52906.2, overlap = 0
PHY-3002 : Step(3549): len = 49985, overlap = 0
PHY-3002 : Step(3550): len = 47017.7, overlap = 0
PHY-3002 : Step(3551): len = 44357.2, overlap = 0
PHY-3002 : Step(3552): len = 41596.7, overlap = 0
PHY-3002 : Step(3553): len = 39223.7, overlap = 0
PHY-3002 : Step(3554): len = 36992, overlap = 0
PHY-3002 : Step(3555): len = 34901.5, overlap = 0
PHY-3002 : Step(3556): len = 32764.2, overlap = 0
PHY-3002 : Step(3557): len = 30788.4, overlap = 0
PHY-3002 : Step(3558): len = 28712, overlap = 0
PHY-3002 : Step(3559): len = 26864.4, overlap = 0
PHY-3002 : Step(3560): len = 24947.9, overlap = 0
PHY-3002 : Step(3561): len = 23206.6, overlap = 0
PHY-3002 : Step(3562): len = 21428.4, overlap = 0.5
PHY-3002 : Step(3563): len = 19550.6, overlap = 0.5
PHY-3002 : Step(3564): len = 17903.2, overlap = 0.5
PHY-3002 : Step(3565): len = 16417.2, overlap = 0.25
PHY-3002 : Step(3566): len = 14482.9, overlap = 1
PHY-3002 : Step(3567): len = 12895.2, overlap = 1.75
PHY-3002 : Step(3568): len = 12248.9, overlap = 1.25
PHY-3002 : Step(3569): len = 11120.3, overlap = 1.75
PHY-3002 : Step(3570): len = 10447.6, overlap = 1.25
PHY-3002 : Step(3571): len = 10178.2, overlap = 1.5
PHY-3002 : Step(3572): len = 8983.3, overlap = 5.75
PHY-3002 : Step(3573): len = 8445.4, overlap = 6.25
PHY-3002 : Step(3574): len = 8196.1, overlap = 7
PHY-3002 : Step(3575): len = 8105, overlap = 12
PHY-3002 : Step(3576): len = 7765.5, overlap = 11.5
PHY-3002 : Step(3577): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(3578): len = 7292.7, overlap = 12.75
PHY-3002 : Step(3579): len = 7273.9, overlap = 11.75
PHY-3002 : Step(3580): len = 7304.3, overlap = 11
PHY-3002 : Step(3581): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005186s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(3582): len = 6993, overlap = 16.25
PHY-3002 : Step(3583): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(3584): len = 6859.1, overlap = 16.25
PHY-3002 : Step(3585): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(3586): len = 6800.6, overlap = 16
PHY-3002 : Step(3587): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(3588): len = 6771.6, overlap = 20.25
PHY-3002 : Step(3589): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(3590): len = 6796, overlap = 19.5
PHY-3002 : Step(3591): len = 7365.3, overlap = 19.5
PHY-3002 : Step(3592): len = 7292.4, overlap = 19.5
PHY-3002 : Step(3593): len = 7332.5, overlap = 18.75
PHY-3002 : Step(3594): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(3595): len = 7681.8, overlap = 18.25
PHY-3002 : Step(3596): len = 8236.7, overlap = 17.5
PHY-3002 : Step(3597): len = 8628.9, overlap = 16.75
PHY-3002 : Step(3598): len = 8573.4, overlap = 16.25
PHY-3002 : Step(3599): len = 8593, overlap = 15.5
PHY-3002 : Step(3600): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026219s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (178.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(3601): len = 16779.5, overlap = 3.75
PHY-3002 : Step(3602): len = 15990, overlap = 5.5
PHY-3002 : Step(3603): len = 15360.5, overlap = 7.75
PHY-3002 : Step(3604): len = 14729.7, overlap = 7.25
PHY-3002 : Step(3605): len = 14303.9, overlap = 8.5
PHY-3002 : Step(3606): len = 14261.5, overlap = 7.5
PHY-3002 : Step(3607): len = 14209, overlap = 7.25
PHY-3002 : Step(3608): len = 14054.9, overlap = 8.5
PHY-3002 : Step(3609): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(3610): len = 14113.2, overlap = 7.5
PHY-3002 : Step(3611): len = 14092.7, overlap = 7
PHY-3002 : Step(3612): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(3613): len = 14270.1, overlap = 6.5
PHY-3002 : Step(3614): len = 14242.5, overlap = 6.25
PHY-3002 : Step(3615): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008355s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024531s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (191.1%)

RUN-1003 : finish command "place" in  2.014052s wall, 2.984375s user + 0.890625s system = 3.875000s CPU (192.4%)

RUN-1004 : used memory is 656 MB, reserved memory is 858 MB, peak memory is 862 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028195s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.8%)

PHY-1001 : End global routing;  0.150652s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (114.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027850s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.343804s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (159.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.015682s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.011900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.869670s wall, 1.968750s user + 0.343750s system = 2.312500s CPU (123.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.152825s wall, 2.281250s user + 0.343750s system = 2.625000s CPU (121.9%)

RUN-1004 : used memory is 672 MB, reserved memory is 875 MB, peak memory is 871 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4281
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11039 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.138202s wall, 5.140625s user + 0.140625s system = 5.281250s CPU (247.0%)

RUN-1004 : used memory is 673 MB, reserved memory is 875 MB, peak memory is 871 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.064325s wall, 1.984375s user + 0.140625s system = 2.125000s CPU (102.9%)

RUN-1004 : used memory is 706 MB, reserved memory is 909 MB, peak memory is 871 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.536854s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (6.7%)

RUN-1004 : used memory is 714 MB, reserved memory is 917 MB, peak memory is 871 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.147325s wall, 2.500000s user + 0.203125s system = 2.703125s CPU (29.6%)

RUN-1004 : used memory is 672 MB, reserved memory is 875 MB, peak memory is 871 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 755/0 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 721/0 useful/useless nets, 553/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 943/0 useful/useless nets, 775/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 80 (3.61), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 221 instances into 83 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 790/0 useful/useless nets, 622/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 81 LUT to BLE ...
SYN-4008 : Packed 81 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 320/411 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  245   out of  19600    1.25%
#reg                  323   out of  19600    1.65%
#le                   484
  #lut only           161   out of    484   33.26%
  #reg only           239   out of    484   49.38%
  #lut&reg             84   out of    484   17.36%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |484   |245   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (176 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 608 nets
RUN-1001 : 371 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1943, tnet num: 606, tinst num: 251, tnode num: 2635, tedge num: 3602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 606 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 352 clock pins, and constraint 692 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076347s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (143.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 149497
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3616): len = 123632, overlap = 0
PHY-3002 : Step(3617): len = 112402, overlap = 0
PHY-3002 : Step(3618): len = 105108, overlap = 0
PHY-3002 : Step(3619): len = 100147, overlap = 0
PHY-3002 : Step(3620): len = 94293.8, overlap = 0
PHY-3002 : Step(3621): len = 90079.2, overlap = 0
PHY-3002 : Step(3622): len = 85415.5, overlap = 0
PHY-3002 : Step(3623): len = 81458, overlap = 0
PHY-3002 : Step(3624): len = 77902.4, overlap = 0
PHY-3002 : Step(3625): len = 74045.5, overlap = 0
PHY-3002 : Step(3626): len = 70542.5, overlap = 0
PHY-3002 : Step(3627): len = 66956.5, overlap = 0
PHY-3002 : Step(3628): len = 63750.3, overlap = 0
PHY-3002 : Step(3629): len = 60108.2, overlap = 0
PHY-3002 : Step(3630): len = 56959.4, overlap = 0
PHY-3002 : Step(3631): len = 53529.4, overlap = 0
PHY-3002 : Step(3632): len = 50725.6, overlap = 0
PHY-3002 : Step(3633): len = 47235.6, overlap = 0
PHY-3002 : Step(3634): len = 44621, overlap = 0
PHY-3002 : Step(3635): len = 41962.8, overlap = 0
PHY-3002 : Step(3636): len = 39454.9, overlap = 0
PHY-3002 : Step(3637): len = 37062.4, overlap = 0
PHY-3002 : Step(3638): len = 35210.7, overlap = 0
PHY-3002 : Step(3639): len = 33096, overlap = 0
PHY-3002 : Step(3640): len = 31335.3, overlap = 0
PHY-3002 : Step(3641): len = 29434.3, overlap = 0
PHY-3002 : Step(3642): len = 27835.7, overlap = 0
PHY-3002 : Step(3643): len = 25802, overlap = 0
PHY-3002 : Step(3644): len = 24114.7, overlap = 0
PHY-3002 : Step(3645): len = 22360.9, overlap = 0
PHY-3002 : Step(3646): len = 20636.9, overlap = 0
PHY-3002 : Step(3647): len = 18759.8, overlap = 0
PHY-3002 : Step(3648): len = 17646.1, overlap = 0
PHY-3002 : Step(3649): len = 15803.1, overlap = 0
PHY-3002 : Step(3650): len = 14057.6, overlap = 1.25
PHY-3002 : Step(3651): len = 13150.5, overlap = 1
PHY-3002 : Step(3652): len = 12133.5, overlap = 2
PHY-3002 : Step(3653): len = 10660.8, overlap = 2
PHY-3002 : Step(3654): len = 10239.3, overlap = 2
PHY-3002 : Step(3655): len = 9529.3, overlap = 2
PHY-3002 : Step(3656): len = 8589.8, overlap = 2
PHY-3002 : Step(3657): len = 8112.5, overlap = 0.25
PHY-3002 : Step(3658): len = 8015.5, overlap = 0
PHY-3002 : Step(3659): len = 7627.6, overlap = 0
PHY-3002 : Step(3660): len = 7549.7, overlap = 0
PHY-3002 : Step(3661): len = 7210.9, overlap = 1
PHY-3002 : Step(3662): len = 6949.4, overlap = 3.5
PHY-3002 : Step(3663): len = 6582.1, overlap = 4.25
PHY-3002 : Step(3664): len = 6324.4, overlap = 6
PHY-3002 : Step(3665): len = 6159.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005814s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84791e-06
PHY-3002 : Step(3666): len = 6019, overlap = 18
PHY-3002 : Step(3667): len = 6000, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.69583e-06
PHY-3002 : Step(3668): len = 5875.6, overlap = 18
PHY-3002 : Step(3669): len = 5917.9, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13917e-05
PHY-3002 : Step(3670): len = 5809.3, overlap = 18
PHY-3002 : Step(3671): len = 5855.1, overlap = 16.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.84705e-06
PHY-3002 : Step(3672): len = 5681.2, overlap = 21.75
PHY-3002 : Step(3673): len = 5762.7, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.07835e-06
PHY-3002 : Step(3674): len = 5750.9, overlap = 21
PHY-3002 : Step(3675): len = 5974, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13274e-05
PHY-3002 : Step(3676): len = 5798.2, overlap = 18
PHY-3002 : Step(3677): len = 6834.5, overlap = 16.75
PHY-3002 : Step(3678): len = 7220.6, overlap = 14.5
PHY-3002 : Step(3679): len = 7184.5, overlap = 14.75
PHY-3002 : Step(3680): len = 7229.6, overlap = 14.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.26548e-05
PHY-3002 : Step(3681): len = 7408.8, overlap = 13.75
PHY-3002 : Step(3682): len = 7855.8, overlap = 13.75
PHY-3002 : Step(3683): len = 8375.2, overlap = 11.75
PHY-3002 : Step(3684): len = 8337.5, overlap = 11.5
PHY-3002 : Step(3685): len = 8369.4, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030621s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (204.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000231469
PHY-3002 : Step(3686): len = 14926, overlap = 3
PHY-3002 : Step(3687): len = 14423.1, overlap = 4.25
PHY-3002 : Step(3688): len = 13965.5, overlap = 4.75
PHY-3002 : Step(3689): len = 13614.8, overlap = 5.75
PHY-3002 : Step(3690): len = 13507.4, overlap = 6.5
PHY-3002 : Step(3691): len = 13483.6, overlap = 7
PHY-3002 : Step(3692): len = 13440.6, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000462938
PHY-3002 : Step(3693): len = 13704.6, overlap = 8
PHY-3002 : Step(3694): len = 13808.7, overlap = 7.25
PHY-3002 : Step(3695): len = 13844.9, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000925876
PHY-3002 : Step(3696): len = 13928.4, overlap = 7.5
PHY-3002 : Step(3697): len = 13914.3, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008867s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (352.4%)

PHY-3001 : Legalized: Len = 14936, Over = 0
PHY-3001 : Final: Len = 14936, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21032, over cnt = 38(0%), over = 49, worst = 2
PHY-1002 : len = 21728, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 21936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026100s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (179.6%)

RUN-1003 : finish command "place" in  1.945546s wall, 2.718750s user + 1.156250s system = 3.875000s CPU (199.2%)

RUN-1004 : used memory is 672 MB, reserved memory is 875 MB, peak memory is 871 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 80 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 608 nets
RUN-1001 : 371 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21032, over cnt = 38(0%), over = 49, worst = 2
PHY-1002 : len = 21728, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 21936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026524s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.8%)

PHY-1001 : End global routing;  0.126368s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023661s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (198.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000074s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 47608, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.288276s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (151.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47616, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.012150s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47624
PHY-1001 : End DR Iter 2; 0.010122s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.734886s wall, 1.750000s user + 0.171875s system = 1.921875s CPU (110.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.988330s wall, 2.015625s user + 0.187500s system = 2.203125s CPU (110.8%)

RUN-1004 : used memory is 687 MB, reserved memory is 891 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  245   out of  19600    1.25%
#reg                  323   out of  19600    1.65%
#le                   484
  #lut only           161   out of    484   33.26%
  #reg only           239   out of    484   49.38%
  #lut&reg             84   out of    484   17.36%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 608, pip num: 4143
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 441 valid insts, and 10812 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.961937s wall, 4.718750s user + 0.046875s system = 4.765625s CPU (242.9%)

RUN-1004 : used memory is 687 MB, reserved memory is 891 MB, peak memory is 886 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.939483s wall, 1.953125s user + 0.125000s system = 2.078125s CPU (107.1%)

RUN-1004 : used memory is 721 MB, reserved memory is 925 MB, peak memory is 886 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.552188s wall, 0.296875s user + 0.484375s system = 0.781250s CPU (11.9%)

RUN-1004 : used memory is 729 MB, reserved memory is 933 MB, peak memory is 886 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.043273s wall, 2.390625s user + 0.656250s system = 3.046875s CPU (33.7%)

RUN-1004 : used memory is 687 MB, reserved memory is 891 MB, peak memory is 886 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073139s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (128.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3698): len = 131161, overlap = 0
PHY-3002 : Step(3699): len = 117941, overlap = 0
PHY-3002 : Step(3700): len = 112103, overlap = 0
PHY-3002 : Step(3701): len = 106116, overlap = 0
PHY-3002 : Step(3702): len = 101162, overlap = 0
PHY-3002 : Step(3703): len = 95664.2, overlap = 0
PHY-3002 : Step(3704): len = 91008.3, overlap = 0
PHY-3002 : Step(3705): len = 85935.2, overlap = 0
PHY-3002 : Step(3706): len = 81296, overlap = 0
PHY-3002 : Step(3707): len = 77455, overlap = 0
PHY-3002 : Step(3708): len = 73381.1, overlap = 0
PHY-3002 : Step(3709): len = 69748.9, overlap = 0
PHY-3002 : Step(3710): len = 65903.7, overlap = 0
PHY-3002 : Step(3711): len = 62767.7, overlap = 0
PHY-3002 : Step(3712): len = 59299.6, overlap = 0
PHY-3002 : Step(3713): len = 56183, overlap = 0
PHY-3002 : Step(3714): len = 52906.2, overlap = 0
PHY-3002 : Step(3715): len = 49985, overlap = 0
PHY-3002 : Step(3716): len = 47017.7, overlap = 0
PHY-3002 : Step(3717): len = 44357.2, overlap = 0
PHY-3002 : Step(3718): len = 41596.7, overlap = 0
PHY-3002 : Step(3719): len = 39223.7, overlap = 0
PHY-3002 : Step(3720): len = 36992, overlap = 0
PHY-3002 : Step(3721): len = 34901.5, overlap = 0
PHY-3002 : Step(3722): len = 32764.2, overlap = 0
PHY-3002 : Step(3723): len = 30788.4, overlap = 0
PHY-3002 : Step(3724): len = 28712, overlap = 0
PHY-3002 : Step(3725): len = 26864.4, overlap = 0
PHY-3002 : Step(3726): len = 24947.9, overlap = 0
PHY-3002 : Step(3727): len = 23206.6, overlap = 0
PHY-3002 : Step(3728): len = 21428.4, overlap = 0.5
PHY-3002 : Step(3729): len = 19550.6, overlap = 0.5
PHY-3002 : Step(3730): len = 17903.2, overlap = 0.5
PHY-3002 : Step(3731): len = 16417.2, overlap = 0.25
PHY-3002 : Step(3732): len = 14482.9, overlap = 1
PHY-3002 : Step(3733): len = 12895.2, overlap = 1.75
PHY-3002 : Step(3734): len = 12248.9, overlap = 1.25
PHY-3002 : Step(3735): len = 11120.3, overlap = 1.75
PHY-3002 : Step(3736): len = 10447.6, overlap = 1.25
PHY-3002 : Step(3737): len = 10178.2, overlap = 1.5
PHY-3002 : Step(3738): len = 8983.3, overlap = 5.75
PHY-3002 : Step(3739): len = 8445.4, overlap = 6.25
PHY-3002 : Step(3740): len = 8196.1, overlap = 7
PHY-3002 : Step(3741): len = 8105, overlap = 12
PHY-3002 : Step(3742): len = 7765.5, overlap = 11.5
PHY-3002 : Step(3743): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(3744): len = 7292.7, overlap = 12.75
PHY-3002 : Step(3745): len = 7273.9, overlap = 11.75
PHY-3002 : Step(3746): len = 7304.3, overlap = 11
PHY-3002 : Step(3747): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009753s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(3748): len = 6993, overlap = 16.25
PHY-3002 : Step(3749): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(3750): len = 6859.1, overlap = 16.25
PHY-3002 : Step(3751): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(3752): len = 6800.6, overlap = 16
PHY-3002 : Step(3753): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(3754): len = 6771.6, overlap = 20.25
PHY-3002 : Step(3755): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(3756): len = 6796, overlap = 19.5
PHY-3002 : Step(3757): len = 7365.3, overlap = 19.5
PHY-3002 : Step(3758): len = 7292.4, overlap = 19.5
PHY-3002 : Step(3759): len = 7332.5, overlap = 18.75
PHY-3002 : Step(3760): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(3761): len = 7681.8, overlap = 18.25
PHY-3002 : Step(3762): len = 8236.7, overlap = 17.5
PHY-3002 : Step(3763): len = 8628.9, overlap = 16.75
PHY-3002 : Step(3764): len = 8573.4, overlap = 16.25
PHY-3002 : Step(3765): len = 8593, overlap = 15.5
PHY-3002 : Step(3766): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027515s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (170.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(3767): len = 16779.5, overlap = 3.75
PHY-3002 : Step(3768): len = 15990, overlap = 5.5
PHY-3002 : Step(3769): len = 15360.5, overlap = 7.75
PHY-3002 : Step(3770): len = 14729.7, overlap = 7.25
PHY-3002 : Step(3771): len = 14303.9, overlap = 8.5
PHY-3002 : Step(3772): len = 14261.5, overlap = 7.5
PHY-3002 : Step(3773): len = 14209, overlap = 7.25
PHY-3002 : Step(3774): len = 14054.9, overlap = 8.5
PHY-3002 : Step(3775): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(3776): len = 14113.2, overlap = 7.5
PHY-3002 : Step(3777): len = 14092.7, overlap = 7
PHY-3002 : Step(3778): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(3779): len = 14270.1, overlap = 6.5
PHY-3002 : Step(3780): len = 14242.5, overlap = 6.25
PHY-3002 : Step(3781): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008627s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.1%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027449s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.9%)

RUN-1003 : finish command "place" in  2.082152s wall, 2.718750s user + 0.875000s system = 3.593750s CPU (172.6%)

RUN-1004 : used memory is 664 MB, reserved memory is 891 MB, peak memory is 886 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027873s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (224.2%)

PHY-1001 : End global routing;  0.148124s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (137.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.032445s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.349185s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (143.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.016422s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (190.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.011957s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (130.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.902489s wall, 1.906250s user + 0.171875s system = 2.078125s CPU (109.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.184244s wall, 2.218750s user + 0.203125s system = 2.421875s CPU (110.9%)

RUN-1004 : used memory is 680 MB, reserved memory is 908 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4281
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11039 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.213521s wall, 5.046875s user + 0.140625s system = 5.187500s CPU (234.4%)

RUN-1004 : used memory is 681 MB, reserved memory is 908 MB, peak memory is 886 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 612/0 useful/useless nets, 443/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 622/0 useful/useless nets, 454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 757/0 useful/useless nets, 589/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 953/0 useful/useless nets, 785/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 791/0 useful/useless nets, 623/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 27 SEQ (764 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/412 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |485   |246   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 251 instances, 244 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1949, tnet num: 607, tinst num: 251, tnode num: 2644, tedge num: 3611.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 607 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073335s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (191.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 150241
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3782): len = 131161, overlap = 0
PHY-3002 : Step(3783): len = 117941, overlap = 0
PHY-3002 : Step(3784): len = 112103, overlap = 0
PHY-3002 : Step(3785): len = 106116, overlap = 0
PHY-3002 : Step(3786): len = 101162, overlap = 0
PHY-3002 : Step(3787): len = 95664.2, overlap = 0
PHY-3002 : Step(3788): len = 91008.3, overlap = 0
PHY-3002 : Step(3789): len = 85935.2, overlap = 0
PHY-3002 : Step(3790): len = 81296, overlap = 0
PHY-3002 : Step(3791): len = 77455, overlap = 0
PHY-3002 : Step(3792): len = 73381.1, overlap = 0
PHY-3002 : Step(3793): len = 69748.9, overlap = 0
PHY-3002 : Step(3794): len = 65903.7, overlap = 0
PHY-3002 : Step(3795): len = 62767.7, overlap = 0
PHY-3002 : Step(3796): len = 59299.6, overlap = 0
PHY-3002 : Step(3797): len = 56183, overlap = 0
PHY-3002 : Step(3798): len = 52906.2, overlap = 0
PHY-3002 : Step(3799): len = 49985, overlap = 0
PHY-3002 : Step(3800): len = 47017.7, overlap = 0
PHY-3002 : Step(3801): len = 44357.2, overlap = 0
PHY-3002 : Step(3802): len = 41596.7, overlap = 0
PHY-3002 : Step(3803): len = 39223.7, overlap = 0
PHY-3002 : Step(3804): len = 36992, overlap = 0
PHY-3002 : Step(3805): len = 34901.5, overlap = 0
PHY-3002 : Step(3806): len = 32764.2, overlap = 0
PHY-3002 : Step(3807): len = 30788.4, overlap = 0
PHY-3002 : Step(3808): len = 28712, overlap = 0
PHY-3002 : Step(3809): len = 26864.4, overlap = 0
PHY-3002 : Step(3810): len = 24947.9, overlap = 0
PHY-3002 : Step(3811): len = 23206.6, overlap = 0
PHY-3002 : Step(3812): len = 21428.4, overlap = 0.5
PHY-3002 : Step(3813): len = 19550.6, overlap = 0.5
PHY-3002 : Step(3814): len = 17903.2, overlap = 0.5
PHY-3002 : Step(3815): len = 16417.2, overlap = 0.25
PHY-3002 : Step(3816): len = 14482.9, overlap = 1
PHY-3002 : Step(3817): len = 12895.2, overlap = 1.75
PHY-3002 : Step(3818): len = 12248.9, overlap = 1.25
PHY-3002 : Step(3819): len = 11120.3, overlap = 1.75
PHY-3002 : Step(3820): len = 10447.6, overlap = 1.25
PHY-3002 : Step(3821): len = 10178.2, overlap = 1.5
PHY-3002 : Step(3822): len = 8983.3, overlap = 5.75
PHY-3002 : Step(3823): len = 8445.4, overlap = 6.25
PHY-3002 : Step(3824): len = 8196.1, overlap = 7
PHY-3002 : Step(3825): len = 8105, overlap = 12
PHY-3002 : Step(3826): len = 7765.5, overlap = 11.5
PHY-3002 : Step(3827): len = 7396.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000555675
PHY-3002 : Step(3828): len = 7292.7, overlap = 12.75
PHY-3002 : Step(3829): len = 7273.9, overlap = 11.75
PHY-3002 : Step(3830): len = 7304.3, overlap = 11
PHY-3002 : Step(3831): len = 7158.2, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005558s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (281.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.73937e-06
PHY-3002 : Step(3832): len = 6993, overlap = 16.25
PHY-3002 : Step(3833): len = 6979.4, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.47875e-06
PHY-3002 : Step(3834): len = 6859.1, overlap = 16.25
PHY-3002 : Step(3835): len = 6867.2, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49575e-05
PHY-3002 : Step(3836): len = 6800.6, overlap = 16
PHY-3002 : Step(3837): len = 6824.2, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44219e-06
PHY-3002 : Step(3838): len = 6771.6, overlap = 20.25
PHY-3002 : Step(3839): len = 6825.9, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08844e-05
PHY-3002 : Step(3840): len = 6796, overlap = 19.5
PHY-3002 : Step(3841): len = 7365.3, overlap = 19.5
PHY-3002 : Step(3842): len = 7292.4, overlap = 19.5
PHY-3002 : Step(3843): len = 7332.5, overlap = 18.75
PHY-3002 : Step(3844): len = 7501.6, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17688e-05
PHY-3002 : Step(3845): len = 7681.8, overlap = 18.25
PHY-3002 : Step(3846): len = 8236.7, overlap = 17.5
PHY-3002 : Step(3847): len = 8628.9, overlap = 16.75
PHY-3002 : Step(3848): len = 8573.4, overlap = 16.25
PHY-3002 : Step(3849): len = 8593, overlap = 15.5
PHY-3002 : Step(3850): len = 8724.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029307s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (159.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272689
PHY-3002 : Step(3851): len = 16779.5, overlap = 3.75
PHY-3002 : Step(3852): len = 15990, overlap = 5.5
PHY-3002 : Step(3853): len = 15360.5, overlap = 7.75
PHY-3002 : Step(3854): len = 14729.7, overlap = 7.25
PHY-3002 : Step(3855): len = 14303.9, overlap = 8.5
PHY-3002 : Step(3856): len = 14261.5, overlap = 7.5
PHY-3002 : Step(3857): len = 14209, overlap = 7.25
PHY-3002 : Step(3858): len = 14054.9, overlap = 8.5
PHY-3002 : Step(3859): len = 13856.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000545377
PHY-3002 : Step(3860): len = 14113.2, overlap = 7.5
PHY-3002 : Step(3861): len = 14092.7, overlap = 7
PHY-3002 : Step(3862): len = 14093.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109075
PHY-3002 : Step(3863): len = 14270.1, overlap = 6.5
PHY-3002 : Step(3864): len = 14242.5, overlap = 6.25
PHY-3002 : Step(3865): len = 14242.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008965s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (174.3%)

PHY-3001 : Legalized: Len = 15518.2, Over = 0
PHY-3001 : Final: Len = 15518.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024473s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (191.5%)

RUN-1003 : finish command "place" in  2.066915s wall, 2.750000s user + 1.125000s system = 3.875000s CPU (187.5%)

RUN-1004 : used memory is 681 MB, reserved memory is 908 MB, peak memory is 886 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 86 to 57
PHY-1001 : Pin misalignment score is improved from 57 to 57
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 253 instances
RUN-1001 : 122 mslices, 122 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 609 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23400, over cnt = 29(0%), over = 39, worst = 2
PHY-1002 : len = 24056, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026795s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (174.9%)

PHY-1001 : End global routing;  0.144332s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (119.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.027089s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (173.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 50160, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.338902s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (124.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50144, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.017553s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50216
PHY-1001 : End DR Iter 2; 0.011170s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (279.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.846689s wall, 1.765625s user + 0.171875s system = 1.937500s CPU (104.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.123418s wall, 2.015625s user + 0.187500s system = 2.203125s CPU (103.8%)

RUN-1004 : used memory is 685 MB, reserved memory is 912 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  323   out of  19600    1.65%
#le                   485
  #lut only           162   out of    485   33.40%
  #reg only           239   out of    485   49.28%
  #lut&reg             84   out of    485   17.32%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 253
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 609, pip num: 4281
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 447 valid insts, and 11039 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.178337s wall, 5.171875s user + 0.203125s system = 5.375000s CPU (246.7%)

RUN-1004 : used memory is 685 MB, reserved memory is 912 MB, peak memory is 886 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.962881s wall, 1.968750s user + 0.046875s system = 2.015625s CPU (102.7%)

RUN-1004 : used memory is 719 MB, reserved memory is 946 MB, peak memory is 886 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.583761s wall, 0.343750s user + 0.093750s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 726 MB, reserved memory is 954 MB, peak memory is 886 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.092798s wall, 2.484375s user + 0.156250s system = 2.640625s CPU (29.0%)

RUN-1004 : used memory is 684 MB, reserved memory is 912 MB, peak memory is 886 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u22
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 868 better
SYN-1014 : Optimize round 3
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1017 : Remove 10 const input seq instances
SYN-1002 :     my_uart_rx/reg14_b15
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1002 :     my_uart_rx/reg15_b15
SYN-1002 :     my_uart_rx/reg16_b15
SYN-1002 :     my_uart_rx/reg17_b15
SYN-1002 :     my_uart_rx/reg18_b15
SYN-1002 :     my_uart_rx/reg19_b15
SYN-1002 :     my_uart_rx/reg20_b15
SYN-1002 :     my_uart_rx/reg21_b15
SYN-1002 :     my_uart_rx/reg22_b15
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 11 better
SYN-1014 : Optimize round 4
SYN-1032 : 601/1 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          354
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                314
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |314    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 612/0 useful/useless nets, 444/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 747/0 useful/useless nets, 579/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 721/0 useful/useless nets, 553/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 943/0 useful/useless nets, 775/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 781/0 useful/useless nets, 613/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 313 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 256 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (256 nodes)...
SYN-4004 : #1: Packed 27 SEQ (728 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 229 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 311/402 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  313   out of  19600    1.60%
#le                   475
  #lut only           162   out of    475   34.11%
  #reg only           229   out of    475   48.21%
  #lut&reg             84   out of    475   17.68%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |475   |246   |313   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (172 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 249 instances
RUN-1001 : 120 mslices, 120 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 599 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 247 instances, 240 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1909, tnet num: 597, tinst num: 247, tnode num: 2584, tedge num: 3546.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 344 clock pins, and constraint 675 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076830s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (101.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 153595
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3866): len = 123958, overlap = 0
PHY-3002 : Step(3867): len = 115646, overlap = 0
PHY-3002 : Step(3868): len = 108283, overlap = 0
PHY-3002 : Step(3869): len = 103751, overlap = 0
PHY-3002 : Step(3870): len = 98344.7, overlap = 0
PHY-3002 : Step(3871): len = 94263.4, overlap = 0
PHY-3002 : Step(3872): len = 89377.4, overlap = 0
PHY-3002 : Step(3873): len = 84933.2, overlap = 0
PHY-3002 : Step(3874): len = 80960, overlap = 0
PHY-3002 : Step(3875): len = 76483.9, overlap = 0
PHY-3002 : Step(3876): len = 72600.8, overlap = 0
PHY-3002 : Step(3877): len = 68021.4, overlap = 0
PHY-3002 : Step(3878): len = 64275.6, overlap = 0
PHY-3002 : Step(3879): len = 60389.7, overlap = 0
PHY-3002 : Step(3880): len = 56650.3, overlap = 0
PHY-3002 : Step(3881): len = 52753.9, overlap = 0
PHY-3002 : Step(3882): len = 49625.2, overlap = 0
PHY-3002 : Step(3883): len = 46294.4, overlap = 0
PHY-3002 : Step(3884): len = 43691.4, overlap = 0
PHY-3002 : Step(3885): len = 40701.6, overlap = 0
PHY-3002 : Step(3886): len = 37990.6, overlap = 0
PHY-3002 : Step(3887): len = 35109.1, overlap = 0
PHY-3002 : Step(3888): len = 32770.6, overlap = 0
PHY-3002 : Step(3889): len = 30624.4, overlap = 0
PHY-3002 : Step(3890): len = 28547.5, overlap = 0
PHY-3002 : Step(3891): len = 26744.2, overlap = 0
PHY-3002 : Step(3892): len = 25068, overlap = 0
PHY-3002 : Step(3893): len = 23181.2, overlap = 0
PHY-3002 : Step(3894): len = 21206.9, overlap = 0
PHY-3002 : Step(3895): len = 19440.3, overlap = 0
PHY-3002 : Step(3896): len = 18407.7, overlap = 0
PHY-3002 : Step(3897): len = 16431.9, overlap = 0
PHY-3002 : Step(3898): len = 14919, overlap = 0
PHY-3002 : Step(3899): len = 14112.9, overlap = 0
PHY-3002 : Step(3900): len = 12993.4, overlap = 0
PHY-3002 : Step(3901): len = 10982.3, overlap = 1.5
PHY-3002 : Step(3902): len = 10441.7, overlap = 1.5
PHY-3002 : Step(3903): len = 9472.2, overlap = 1.75
PHY-3002 : Step(3904): len = 8749.5, overlap = 0.5
PHY-3002 : Step(3905): len = 8513.1, overlap = 0.5
PHY-3002 : Step(3906): len = 7667.3, overlap = 1.75
PHY-3002 : Step(3907): len = 7520.5, overlap = 1
PHY-3002 : Step(3908): len = 7295.6, overlap = 1.25
PHY-3002 : Step(3909): len = 7051.2, overlap = 1.75
PHY-3002 : Step(3910): len = 6944.7, overlap = 2
PHY-3002 : Step(3911): len = 6713.3, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.88822e-06
PHY-3002 : Step(3912): len = 6592.8, overlap = 8.5
PHY-3002 : Step(3913): len = 6530.5, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37764e-05
PHY-3002 : Step(3914): len = 6384.5, overlap = 9
PHY-3002 : Step(3915): len = 6338.9, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.75529e-05
PHY-3002 : Step(3916): len = 6293.1, overlap = 9.25
PHY-3002 : Step(3917): len = 6293.1, overlap = 9.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.1599e-06
PHY-3002 : Step(3918): len = 6251.8, overlap = 17.25
PHY-3002 : Step(3919): len = 6360, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63198e-05
PHY-3002 : Step(3920): len = 6298.5, overlap = 16.75
PHY-3002 : Step(3921): len = 6680.5, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.1342e-05
PHY-3002 : Step(3922): len = 6586, overlap = 15.75
PHY-3002 : Step(3923): len = 8142.9, overlap = 11.5
PHY-3002 : Step(3924): len = 8643.3, overlap = 10
PHY-3002 : Step(3925): len = 8964.6, overlap = 9.5
PHY-3002 : Step(3926): len = 9242.2, overlap = 9.5
PHY-3002 : Step(3927): len = 9555.7, overlap = 9
PHY-3002 : Step(3928): len = 9719.6, overlap = 7.25
PHY-3002 : Step(3929): len = 9791.6, overlap = 7.25
PHY-3002 : Step(3930): len = 9758.9, overlap = 8.25
PHY-3002 : Step(3931): len = 9592.2, overlap = 7.75
PHY-3002 : Step(3932): len = 9598, overlap = 7.5
PHY-3002 : Step(3933): len = 9543.2, overlap = 8
PHY-3002 : Step(3934): len = 9484.6, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.26839e-05
PHY-3002 : Step(3935): len = 9807.9, overlap = 9
PHY-3002 : Step(3936): len = 10168.8, overlap = 8.75
PHY-3002 : Step(3937): len = 10285.7, overlap = 8.5
PHY-3002 : Step(3938): len = 10336.7, overlap = 8.5
PHY-3002 : Step(3939): len = 10296, overlap = 8.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000125368
PHY-3002 : Step(3940): len = 10846.3, overlap = 5.25
PHY-3002 : Step(3941): len = 11198.6, overlap = 5.5
PHY-3002 : Step(3942): len = 11283.2, overlap = 4.5
PHY-3002 : Step(3943): len = 11299, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053923s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (260.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000748189
PHY-3002 : Step(3944): len = 14520.3, overlap = 3.25
PHY-3002 : Step(3945): len = 13646.7, overlap = 3.75
PHY-3002 : Step(3946): len = 13074.1, overlap = 5.25
PHY-3002 : Step(3947): len = 12770.6, overlap = 5.5
PHY-3002 : Step(3948): len = 12659.5, overlap = 5.75
PHY-3002 : Step(3949): len = 12629.9, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00149638
PHY-3002 : Step(3950): len = 12701.9, overlap = 6.75
PHY-3002 : Step(3951): len = 12699, overlap = 7
PHY-3002 : Step(3952): len = 12664.9, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00296739
PHY-3002 : Step(3953): len = 12733.8, overlap = 6.5
PHY-3002 : Step(3954): len = 12727.2, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009960s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (313.8%)

PHY-3001 : Legalized: Len = 13944.2, Over = 0
PHY-3001 : Final: Len = 13944.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21000, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 21360, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 21488, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037821s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.6%)

RUN-1003 : finish command "place" in  2.236566s wall, 3.265625s user + 1.156250s system = 4.421875s CPU (197.7%)

RUN-1004 : used memory is 678 MB, reserved memory is 912 MB, peak memory is 886 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 93 to 64
PHY-1001 : Pin misalignment score is improved from 64 to 65
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 249 instances
RUN-1001 : 120 mslices, 120 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 599 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21000, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 21360, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 21488, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035883s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.1%)

PHY-1001 : End global routing;  0.171749s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033596s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (139.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 48184, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.317394s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (142.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 48152, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.011784s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 48160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 48160
PHY-1001 : End DR Iter 2; 0.017213s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.894388s wall, 1.828125s user + 0.250000s system = 2.078125s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.201995s wall, 2.140625s user + 0.265625s system = 2.406250s CPU (109.3%)

RUN-1004 : used memory is 699 MB, reserved memory is 935 MB, peak memory is 896 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  313   out of  19600    1.60%
#le                   475
  #lut only           162   out of    475   34.11%
  #reg only           229   out of    475   48.21%
  #lut&reg             84   out of    475   17.68%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 249
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 599, pip num: 4108
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 464 valid insts, and 10708 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.270769s wall, 4.921875s user + 0.250000s system = 5.171875s CPU (227.8%)

RUN-1004 : used memory is 700 MB, reserved memory is 935 MB, peak memory is 896 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.112500s wall, 1.937500s user + 0.156250s system = 2.093750s CPU (99.1%)

RUN-1004 : used memory is 733 MB, reserved memory is 968 MB, peak memory is 896 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.528204s wall, 0.218750s user + 0.234375s system = 0.453125s CPU (6.9%)

RUN-1004 : used memory is 741 MB, reserved memory is 977 MB, peak memory is 896 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.181119s wall, 2.343750s user + 0.437500s system = 2.781250s CPU (30.3%)

RUN-1004 : used memory is 699 MB, reserved memory is 935 MB, peak memory is 896 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 868 better
SYN-1014 : Optimize round 3
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1017 : Remove 9 const input seq instances
SYN-1002 :     my_uart_rx/reg15_b15
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1002 :     my_uart_rx/reg16_b15
SYN-1002 :     my_uart_rx/reg17_b15
SYN-1002 :     my_uart_rx/reg18_b15
SYN-1002 :     my_uart_rx/reg19_b15
SYN-1002 :     my_uart_rx/reg20_b15
SYN-1002 :     my_uart_rx/reg21_b15
SYN-1002 :     my_uart_rx/reg22_b15
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 10 better
SYN-1014 : Optimize round 4
SYN-1032 : 602/1 useful/useless nets, 433/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          355
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                315
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |315    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 613/0 useful/useless nets, 445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 748/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 722/0 useful/useless nets, 554/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 944/0 useful/useless nets, 776/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 782/0 useful/useless nets, 614/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 314 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 257 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (257 nodes)...
SYN-4004 : #1: Packed 27 SEQ (733 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 230 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 312/403 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  314   out of  19600    1.60%
#le                   476
  #lut only           162   out of    476   34.03%
  #reg only           230   out of    476   48.32%
  #lut&reg             84   out of    476   17.65%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |476   |246   |314   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (173 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 249 instances
RUN-1001 : 120 mslices, 120 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 600 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 207 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 247 instances, 240 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1914, tnet num: 598, tinst num: 247, tnode num: 2592, tedge num: 3554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 346 clock pins, and constraint 678 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068003s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 145891
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3955): len = 118470, overlap = 0
PHY-3002 : Step(3956): len = 101999, overlap = 0
PHY-3002 : Step(3957): len = 91754.9, overlap = 0
PHY-3002 : Step(3958): len = 85228.3, overlap = 0
PHY-3002 : Step(3959): len = 79922.5, overlap = 0
PHY-3002 : Step(3960): len = 75334.1, overlap = 0
PHY-3002 : Step(3961): len = 71488.1, overlap = 0
PHY-3002 : Step(3962): len = 68250.1, overlap = 0
PHY-3002 : Step(3963): len = 64633.9, overlap = 0
PHY-3002 : Step(3964): len = 61294.7, overlap = 0
PHY-3002 : Step(3965): len = 57988.6, overlap = 0
PHY-3002 : Step(3966): len = 54895.4, overlap = 0
PHY-3002 : Step(3967): len = 52068.4, overlap = 0
PHY-3002 : Step(3968): len = 49051.2, overlap = 0
PHY-3002 : Step(3969): len = 46485.6, overlap = 0
PHY-3002 : Step(3970): len = 43823.4, overlap = 0
PHY-3002 : Step(3971): len = 41401.4, overlap = 0
PHY-3002 : Step(3972): len = 38860.9, overlap = 0
PHY-3002 : Step(3973): len = 36641.3, overlap = 0
PHY-3002 : Step(3974): len = 34224.8, overlap = 0
PHY-3002 : Step(3975): len = 32403.5, overlap = 0
PHY-3002 : Step(3976): len = 29920.8, overlap = 0
PHY-3002 : Step(3977): len = 28162, overlap = 0
PHY-3002 : Step(3978): len = 26022.2, overlap = 0
PHY-3002 : Step(3979): len = 24806.7, overlap = 0
PHY-3002 : Step(3980): len = 22839.3, overlap = 0
PHY-3002 : Step(3981): len = 21319.3, overlap = 0
PHY-3002 : Step(3982): len = 20047.7, overlap = 0
PHY-3002 : Step(3983): len = 18894.5, overlap = 0
PHY-3002 : Step(3984): len = 17497, overlap = 0
PHY-3002 : Step(3985): len = 16411.6, overlap = 0
PHY-3002 : Step(3986): len = 15037.4, overlap = 0
PHY-3002 : Step(3987): len = 13774.8, overlap = 0
PHY-3002 : Step(3988): len = 12687.5, overlap = 0
PHY-3002 : Step(3989): len = 11495.9, overlap = 0
PHY-3002 : Step(3990): len = 10853.5, overlap = 1.75
PHY-3002 : Step(3991): len = 9966, overlap = 2.25
PHY-3002 : Step(3992): len = 9367.5, overlap = 2.5
PHY-3002 : Step(3993): len = 9205.9, overlap = 2.25
PHY-3002 : Step(3994): len = 8939.3, overlap = 2
PHY-3002 : Step(3995): len = 8827.6, overlap = 0.25
PHY-3002 : Step(3996): len = 8716.2, overlap = 0
PHY-3002 : Step(3997): len = 8509.3, overlap = 0
PHY-3002 : Step(3998): len = 8079.1, overlap = 1
PHY-3002 : Step(3999): len = 7848.1, overlap = 2.75
PHY-3002 : Step(4000): len = 7557.3, overlap = 3.5
PHY-3002 : Step(4001): len = 7299.6, overlap = 4.5
PHY-3002 : Step(4002): len = 7062.7, overlap = 5
PHY-3002 : Step(4003): len = 6890, overlap = 6.75
PHY-3002 : Step(4004): len = 6647.5, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00200491
PHY-3002 : Step(4005): len = 6593.7, overlap = 5.75
PHY-3002 : Step(4006): len = 6410.8, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004726s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.49751e-06
PHY-3002 : Step(4007): len = 6335.1, overlap = 11
PHY-3002 : Step(4008): len = 6349, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.99502e-06
PHY-3002 : Step(4009): len = 6252, overlap = 10.5
PHY-3002 : Step(4010): len = 6281, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.799e-05
PHY-3002 : Step(4011): len = 6175.5, overlap = 11
PHY-3002 : Step(4012): len = 6213.1, overlap = 10.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.81427e-06
PHY-3002 : Step(4013): len = 6200, overlap = 21
PHY-3002 : Step(4014): len = 6241.3, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.62853e-06
PHY-3002 : Step(4015): len = 6209.9, overlap = 20.5
PHY-3002 : Step(4016): len = 6986.2, overlap = 16.25
PHY-3002 : Step(4017): len = 7352.7, overlap = 15.5
PHY-3002 : Step(4018): len = 7382.2, overlap = 15.5
PHY-3002 : Step(4019): len = 7445.2, overlap = 15
PHY-3002 : Step(4020): len = 7516.2, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.92571e-05
PHY-3002 : Step(4021): len = 7743.2, overlap = 14.5
PHY-3002 : Step(4022): len = 8369.4, overlap = 14
PHY-3002 : Step(4023): len = 8444.8, overlap = 12.5
PHY-3002 : Step(4024): len = 8704.8, overlap = 12.25
PHY-3002 : Step(4025): len = 8735.1, overlap = 11.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.85141e-05
PHY-3002 : Step(4026): len = 9384.6, overlap = 9
PHY-3002 : Step(4027): len = 9746.5, overlap = 9
PHY-3002 : Step(4028): len = 9910.4, overlap = 9.25
PHY-3002 : Step(4029): len = 10092.7, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025458s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (184.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000351721
PHY-3002 : Step(4030): len = 14241, overlap = 2.5
PHY-3002 : Step(4031): len = 13590.1, overlap = 5
PHY-3002 : Step(4032): len = 12833.9, overlap = 9
PHY-3002 : Step(4033): len = 12413.7, overlap = 10.25
PHY-3002 : Step(4034): len = 12288.9, overlap = 11.25
PHY-3002 : Step(4035): len = 12217.2, overlap = 11.25
PHY-3002 : Step(4036): len = 12209.1, overlap = 11
PHY-3002 : Step(4037): len = 12041.5, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000703441
PHY-3002 : Step(4038): len = 12248.3, overlap = 10.25
PHY-3002 : Step(4039): len = 12266.1, overlap = 10.25
PHY-3002 : Step(4040): len = 12260.1, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00140688
PHY-3002 : Step(4041): len = 12337.1, overlap = 10.25
PHY-3002 : Step(4042): len = 12364.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008657s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (180.5%)

PHY-3001 : Legalized: Len = 13428.4, Over = 0
PHY-3001 : Final: Len = 13428.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 19968, over cnt = 35(0%), over = 45, worst = 2
PHY-1002 : len = 20616, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 20792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025044s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (249.6%)

RUN-1003 : finish command "place" in  1.862883s wall, 2.359375s user + 1.125000s system = 3.484375s CPU (187.0%)

RUN-1004 : used memory is 671 MB, reserved memory is 933 MB, peak memory is 896 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 93 to 63
PHY-1001 : Pin misalignment score is improved from 63 to 64
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 249 instances
RUN-1001 : 120 mslices, 120 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 600 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 207 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 19968, over cnt = 35(0%), over = 45, worst = 2
PHY-1002 : len = 20616, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 20792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025275s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (309.1%)

PHY-1001 : End global routing;  0.123553s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (139.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022558s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 46400, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.301067s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (160.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46352, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.014273s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 46416, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.012032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 46464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46464
PHY-1001 : End DR Iter 3; 0.012510s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.763565s wall, 1.765625s user + 0.234375s system = 2.000000s CPU (113.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.017890s wall, 2.062500s user + 0.281250s system = 2.343750s CPU (116.1%)

RUN-1004 : used memory is 687 MB, reserved memory is 950 MB, peak memory is 896 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  314   out of  19600    1.60%
#le                   476
  #lut only           162   out of    476   34.03%
  #reg only           230   out of    476   48.32%
  #lut&reg             84   out of    476   17.65%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 249
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 600, pip num: 4100
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 448 valid insts, and 10694 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.909500s wall, 4.734375s user + 0.093750s system = 4.828125s CPU (252.8%)

RUN-1004 : used memory is 687 MB, reserved memory is 950 MB, peak memory is 896 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.992954s wall, 1.875000s user + 0.046875s system = 1.921875s CPU (96.4%)

RUN-1004 : used memory is 722 MB, reserved memory is 984 MB, peak memory is 896 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.558802s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (6.0%)

RUN-1004 : used memory is 729 MB, reserved memory is 993 MB, peak memory is 896 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.097630s wall, 2.390625s user + 0.125000s system = 2.515625s CPU (27.7%)

RUN-1004 : used memory is 687 MB, reserved memory is 951 MB, peak memory is 896 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1753/2 useful/useless nets, 1584/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 623/317 useful/useless nets, 454/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 868 better
SYN-1014 : Optimize round 3
SYN-1032 : 611/0 useful/useless nets, 442/0 useful/useless insts
SYN-1017 : Remove 10 const input seq instances
SYN-1002 :     my_uart_rx/reg14_b15
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1002 :     my_uart_rx/reg15_b15
SYN-1002 :     my_uart_rx/reg16_b15
SYN-1002 :     my_uart_rx/reg17_b15
SYN-1002 :     my_uart_rx/reg18_b15
SYN-1002 :     my_uart_rx/reg19_b15
SYN-1002 :     my_uart_rx/reg20_b15
SYN-1002 :     my_uart_rx/reg21_b15
SYN-1002 :     my_uart_rx/reg22_b15
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 11 better
SYN-1014 : Optimize round 4
SYN-1032 : 601/1 useful/useless nets, 432/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          354
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                314
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |314    |32     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 612/0 useful/useless nets, 444/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 747/0 useful/useless nets, 579/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 721/0 useful/useless nets, 553/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 943/0 useful/useless nets, 775/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.37)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 84 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 781/0 useful/useless nets, 613/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 313 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 256 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (256 nodes)...
SYN-4004 : #1: Packed 27 SEQ (728 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 229 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 311/402 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  313   out of  19600    1.60%
#le                   475
  #lut only           162   out of    475   34.11%
  #reg only           229   out of    475   48.21%
  #lut&reg             84   out of    475   17.68%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |475   |246   |313   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (172 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 249 instances
RUN-1001 : 120 mslices, 120 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 599 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 247 instances, 240 slices, 14 macros(82 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1909, tnet num: 597, tinst num: 247, tnode num: 2584, tedge num: 3546.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 344 clock pins, and constraint 675 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065876s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (118.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 153595
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4043): len = 123958, overlap = 0
PHY-3002 : Step(4044): len = 115646, overlap = 0
PHY-3002 : Step(4045): len = 108283, overlap = 0
PHY-3002 : Step(4046): len = 103751, overlap = 0
PHY-3002 : Step(4047): len = 98344.7, overlap = 0
PHY-3002 : Step(4048): len = 94263.4, overlap = 0
PHY-3002 : Step(4049): len = 89377.4, overlap = 0
PHY-3002 : Step(4050): len = 84933.2, overlap = 0
PHY-3002 : Step(4051): len = 80960, overlap = 0
PHY-3002 : Step(4052): len = 76483.9, overlap = 0
PHY-3002 : Step(4053): len = 72600.8, overlap = 0
PHY-3002 : Step(4054): len = 68021.4, overlap = 0
PHY-3002 : Step(4055): len = 64275.6, overlap = 0
PHY-3002 : Step(4056): len = 60389.7, overlap = 0
PHY-3002 : Step(4057): len = 56650.3, overlap = 0
PHY-3002 : Step(4058): len = 52753.9, overlap = 0
PHY-3002 : Step(4059): len = 49625.2, overlap = 0
PHY-3002 : Step(4060): len = 46294.4, overlap = 0
PHY-3002 : Step(4061): len = 43691.4, overlap = 0
PHY-3002 : Step(4062): len = 40701.6, overlap = 0
PHY-3002 : Step(4063): len = 37990.6, overlap = 0
PHY-3002 : Step(4064): len = 35109.1, overlap = 0
PHY-3002 : Step(4065): len = 32770.6, overlap = 0
PHY-3002 : Step(4066): len = 30624.4, overlap = 0
PHY-3002 : Step(4067): len = 28547.5, overlap = 0
PHY-3002 : Step(4068): len = 26744.2, overlap = 0
PHY-3002 : Step(4069): len = 25068, overlap = 0
PHY-3002 : Step(4070): len = 23181.2, overlap = 0
PHY-3002 : Step(4071): len = 21206.9, overlap = 0
PHY-3002 : Step(4072): len = 19440.3, overlap = 0
PHY-3002 : Step(4073): len = 18407.7, overlap = 0
PHY-3002 : Step(4074): len = 16431.9, overlap = 0
PHY-3002 : Step(4075): len = 14919, overlap = 0
PHY-3002 : Step(4076): len = 14112.9, overlap = 0
PHY-3002 : Step(4077): len = 12993.4, overlap = 0
PHY-3002 : Step(4078): len = 10982.3, overlap = 1.5
PHY-3002 : Step(4079): len = 10441.7, overlap = 1.5
PHY-3002 : Step(4080): len = 9472.2, overlap = 1.75
PHY-3002 : Step(4081): len = 8749.5, overlap = 0.5
PHY-3002 : Step(4082): len = 8513.1, overlap = 0.5
PHY-3002 : Step(4083): len = 7667.3, overlap = 1.75
PHY-3002 : Step(4084): len = 7520.5, overlap = 1
PHY-3002 : Step(4085): len = 7295.6, overlap = 1.25
PHY-3002 : Step(4086): len = 7051.2, overlap = 1.75
PHY-3002 : Step(4087): len = 6944.7, overlap = 2
PHY-3002 : Step(4088): len = 6713.3, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004841s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (322.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.88822e-06
PHY-3002 : Step(4089): len = 6592.8, overlap = 8.5
PHY-3002 : Step(4090): len = 6530.5, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37764e-05
PHY-3002 : Step(4091): len = 6384.5, overlap = 9
PHY-3002 : Step(4092): len = 6338.9, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.75529e-05
PHY-3002 : Step(4093): len = 6293.1, overlap = 9.25
PHY-3002 : Step(4094): len = 6293.1, overlap = 9.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.1599e-06
PHY-3002 : Step(4095): len = 6251.8, overlap = 17.25
PHY-3002 : Step(4096): len = 6360, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63198e-05
PHY-3002 : Step(4097): len = 6298.5, overlap = 16.75
PHY-3002 : Step(4098): len = 6680.5, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.1342e-05
PHY-3002 : Step(4099): len = 6586, overlap = 15.75
PHY-3002 : Step(4100): len = 8142.9, overlap = 11.5
PHY-3002 : Step(4101): len = 8643.3, overlap = 10
PHY-3002 : Step(4102): len = 8964.6, overlap = 9.5
PHY-3002 : Step(4103): len = 9242.2, overlap = 9.5
PHY-3002 : Step(4104): len = 9555.7, overlap = 9
PHY-3002 : Step(4105): len = 9719.6, overlap = 7.25
PHY-3002 : Step(4106): len = 9791.6, overlap = 7.25
PHY-3002 : Step(4107): len = 9758.9, overlap = 8.25
PHY-3002 : Step(4108): len = 9592.2, overlap = 7.75
PHY-3002 : Step(4109): len = 9598, overlap = 7.5
PHY-3002 : Step(4110): len = 9543.2, overlap = 8
PHY-3002 : Step(4111): len = 9484.6, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.26839e-05
PHY-3002 : Step(4112): len = 9807.9, overlap = 9
PHY-3002 : Step(4113): len = 10168.8, overlap = 8.75
PHY-3002 : Step(4114): len = 10285.7, overlap = 8.5
PHY-3002 : Step(4115): len = 10336.7, overlap = 8.5
PHY-3002 : Step(4116): len = 10296, overlap = 8.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000125368
PHY-3002 : Step(4117): len = 10846.3, overlap = 5.25
PHY-3002 : Step(4118): len = 11198.6, overlap = 5.5
PHY-3002 : Step(4119): len = 11283.2, overlap = 4.5
PHY-3002 : Step(4120): len = 11299, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051883s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (210.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.985306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000748189
PHY-3002 : Step(4121): len = 14520.3, overlap = 3.25
PHY-3002 : Step(4122): len = 13646.7, overlap = 3.75
PHY-3002 : Step(4123): len = 13074.1, overlap = 5.25
PHY-3002 : Step(4124): len = 12770.6, overlap = 5.5
PHY-3002 : Step(4125): len = 12659.5, overlap = 5.75
PHY-3002 : Step(4126): len = 12629.9, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00149638
PHY-3002 : Step(4127): len = 12701.9, overlap = 6.75
PHY-3002 : Step(4128): len = 12699, overlap = 7
PHY-3002 : Step(4129): len = 12664.9, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00296739
PHY-3002 : Step(4130): len = 12733.8, overlap = 6.5
PHY-3002 : Step(4131): len = 12727.2, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008002s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 13944.2, Over = 0
PHY-3001 : Final: Len = 13944.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21000, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 21360, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 21488, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031285s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (199.8%)

RUN-1003 : finish command "place" in  2.169724s wall, 2.687500s user + 1.281250s system = 3.968750s CPU (182.9%)

RUN-1004 : used memory is 687 MB, reserved memory is 951 MB, peak memory is 896 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 93 to 64
PHY-1001 : Pin misalignment score is improved from 64 to 65
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 249 instances
RUN-1001 : 120 mslices, 120 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 599 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 206 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21000, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 21360, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 21488, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030690s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (152.7%)

PHY-1001 : End global routing;  0.130978s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.025091s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (186.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 48184, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.265316s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (164.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 48152, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.012889s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 48160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 48160
PHY-1001 : End DR Iter 2; 0.014093s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.719548s wall, 1.718750s user + 0.250000s system = 1.968750s CPU (114.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.982759s wall, 1.984375s user + 0.250000s system = 2.234375s CPU (112.7%)

RUN-1004 : used memory is 698 MB, reserved memory is 961 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  246   out of  19600    1.26%
#reg                  313   out of  19600    1.60%
#le                   475
  #lut only           162   out of    475   34.11%
  #reg only           229   out of    475   48.21%
  #lut&reg             84   out of    475   17.68%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 249
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 599, pip num: 4108
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 464 valid insts, and 10708 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.066746s wall, 4.937500s user + 0.109375s system = 5.046875s CPU (244.2%)

RUN-1004 : used memory is 698 MB, reserved memory is 961 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.944629s wall, 1.921875s user + 0.093750s system = 2.015625s CPU (103.7%)

RUN-1004 : used memory is 732 MB, reserved memory is 995 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.574214s wall, 0.406250s user + 0.125000s system = 0.531250s CPU (8.1%)

RUN-1004 : used memory is 740 MB, reserved memory is 1004 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.068396s wall, 2.453125s user + 0.265625s system = 2.718750s CPU (30.0%)

RUN-1004 : used memory is 698 MB, reserved memory is 962 MB, peak memory is 897 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-8007 ERROR: syntax error near ''' in source/rtl/my_uart_rx.v(148)
HDL-5007 WARNING: empty statement in sequential block in source/rtl/my_uart_rx.v(165)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(182)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-8007 ERROR: syntax error near ''' in source/rtl/my_uart_rx.v(150)
HDL-5007 WARNING: empty statement in sequential block in source/rtl/my_uart_rx.v(151)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(186)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u22
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1794/10 useful/useless nets, 1610/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2505 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 659/325 useful/useless nets, 481/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 868 better
SYN-1014 : Optimize round 3
SYN-1032 : 647/1 useful/useless nets, 470/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 646/0 useful/useless nets, 469/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          373
  #and                 29
  #nand                 0
  #or                  12
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |49     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 657/0 useful/useless nets, 481/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 774/0 useful/useless nets, 606/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 151 better
SYN-2501 : Optimize round 2
SYN-1032 : 748/0 useful/useless nets, 580/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1032 : 987/0 useful/useless nets, 819/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.60), #lev = 3 (1.83)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 99 LUTs, name keeping = 60%.
SYN-3001 : Mapper removed 17 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 809/0 useful/useless nets, 641/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 41 SEQ to BLE.
SYN-4003 : Packing 265 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (265 nodes)...
SYN-4004 : #1: Packed 28 SEQ (801 nodes)...
SYN-4005 : Packed 28 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 237 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 319/419 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  264   out of  19600    1.35%
#reg                  323   out of  19600    1.65%
#le                   501
  #lut only           178   out of    501   35.53%
  #reg only           237   out of    501   47.31%
  #lut&reg             86   out of    501   17.17%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |501   |264   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 262 instances
RUN-1001 : 126 mslices, 127 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 617 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 260 instances, 253 slices, 15 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1981, tnet num: 615, tinst num: 260, tnode num: 2675, tedge num: 3659.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 694 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077443s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (100.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 181285
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4132): len = 142040, overlap = 0
PHY-3002 : Step(4133): len = 116414, overlap = 0
PHY-3002 : Step(4134): len = 101515, overlap = 0
PHY-3002 : Step(4135): len = 95375.2, overlap = 0
PHY-3002 : Step(4136): len = 88739.7, overlap = 0
PHY-3002 : Step(4137): len = 83811.4, overlap = 0
PHY-3002 : Step(4138): len = 79145.6, overlap = 0
PHY-3002 : Step(4139): len = 75299.7, overlap = 0
PHY-3002 : Step(4140): len = 71546.8, overlap = 0
PHY-3002 : Step(4141): len = 68384.7, overlap = 0
PHY-3002 : Step(4142): len = 65048, overlap = 0
PHY-3002 : Step(4143): len = 61768.1, overlap = 0
PHY-3002 : Step(4144): len = 58697.4, overlap = 0
PHY-3002 : Step(4145): len = 55712.5, overlap = 0
PHY-3002 : Step(4146): len = 52674.2, overlap = 0
PHY-3002 : Step(4147): len = 49848.1, overlap = 0
PHY-3002 : Step(4148): len = 46781.9, overlap = 0
PHY-3002 : Step(4149): len = 44211.3, overlap = 0
PHY-3002 : Step(4150): len = 41308.4, overlap = 0
PHY-3002 : Step(4151): len = 38675.2, overlap = 0
PHY-3002 : Step(4152): len = 36136.2, overlap = 0
PHY-3002 : Step(4153): len = 33807.7, overlap = 0
PHY-3002 : Step(4154): len = 31312.3, overlap = 0
PHY-3002 : Step(4155): len = 29567.9, overlap = 0
PHY-3002 : Step(4156): len = 27031.7, overlap = 0
PHY-3002 : Step(4157): len = 25492.9, overlap = 0
PHY-3002 : Step(4158): len = 23844.3, overlap = 0
PHY-3002 : Step(4159): len = 20870.6, overlap = 0
PHY-3002 : Step(4160): len = 19172.4, overlap = 0.25
PHY-3002 : Step(4161): len = 17873.7, overlap = 0.25
PHY-3002 : Step(4162): len = 15435, overlap = 1.5
PHY-3002 : Step(4163): len = 14312.1, overlap = 1.75
PHY-3002 : Step(4164): len = 13740.7, overlap = 4.25
PHY-3002 : Step(4165): len = 11225, overlap = 6
PHY-3002 : Step(4166): len = 10506.5, overlap = 5.75
PHY-3002 : Step(4167): len = 10042.2, overlap = 6.25
PHY-3002 : Step(4168): len = 8740.9, overlap = 5.25
PHY-3002 : Step(4169): len = 8191.3, overlap = 6
PHY-3002 : Step(4170): len = 7823.5, overlap = 6.25
PHY-3002 : Step(4171): len = 7414.5, overlap = 6.75
PHY-3002 : Step(4172): len = 7183.5, overlap = 7
PHY-3002 : Step(4173): len = 6624.2, overlap = 7.25
PHY-3002 : Step(4174): len = 6278.4, overlap = 8.5
PHY-3002 : Step(4175): len = 6304.9, overlap = 9.25
PHY-3002 : Step(4176): len = 5912.5, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000795373
PHY-3002 : Step(4177): len = 5685.4, overlap = 10
PHY-3002 : Step(4178): len = 5621, overlap = 9.75
PHY-3002 : Step(4179): len = 5461.2, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00159075
PHY-3002 : Step(4180): len = 5357.1, overlap = 9.75
PHY-3002 : Step(4181): len = 5268.7, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.35404e-06
PHY-3002 : Step(4182): len = 5227.3, overlap = 19.25
PHY-3002 : Step(4183): len = 5227.3, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.70807e-06
PHY-3002 : Step(4184): len = 5168.6, overlap = 19
PHY-3002 : Step(4185): len = 5168.6, overlap = 19
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84013e-06
PHY-3002 : Step(4186): len = 5208.9, overlap = 30.5
PHY-3002 : Step(4187): len = 5257.9, overlap = 30.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.68025e-06
PHY-3002 : Step(4188): len = 5191.5, overlap = 30.5
PHY-3002 : Step(4189): len = 5191.5, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95418e-06
PHY-3002 : Step(4190): len = 5195, overlap = 30.5
PHY-3002 : Step(4191): len = 5327.6, overlap = 30.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.74349e-06
PHY-3002 : Step(4192): len = 5203.3, overlap = 30.5
PHY-3002 : Step(4193): len = 5503.2, overlap = 30
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.5301e-05
PHY-3002 : Step(4194): len = 5291.4, overlap = 30
PHY-3002 : Step(4195): len = 5788.7, overlap = 28.75
PHY-3002 : Step(4196): len = 7063.6, overlap = 24.5
PHY-3002 : Step(4197): len = 7499.2, overlap = 22.25
PHY-3002 : Step(4198): len = 8184.1, overlap = 20.25
PHY-3002 : Step(4199): len = 8165.7, overlap = 20
PHY-3002 : Step(4200): len = 8201.8, overlap = 19.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.0602e-05
PHY-3002 : Step(4201): len = 8612.8, overlap = 19.75
PHY-3002 : Step(4202): len = 9255.8, overlap = 17.25
PHY-3002 : Step(4203): len = 9502.1, overlap = 15.75
PHY-3002 : Step(4204): len = 9575.1, overlap = 15
PHY-3002 : Step(4205): len = 9632.5, overlap = 14
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.12039e-05
PHY-3002 : Step(4206): len = 9974.8, overlap = 13.5
PHY-3002 : Step(4207): len = 10820.3, overlap = 10.5
PHY-3002 : Step(4208): len = 11192.6, overlap = 9.5
PHY-3002 : Step(4209): len = 11206.6, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027059s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000520629
PHY-3002 : Step(4210): len = 16344.6, overlap = 4.75
PHY-3002 : Step(4211): len = 15805.4, overlap = 5.5
PHY-3002 : Step(4212): len = 15086.4, overlap = 5
PHY-3002 : Step(4213): len = 14567.5, overlap = 8.5
PHY-3002 : Step(4214): len = 14372.1, overlap = 8.75
PHY-3002 : Step(4215): len = 14310.4, overlap = 9
PHY-3002 : Step(4216): len = 14194.8, overlap = 9.5
PHY-3002 : Step(4217): len = 14112.3, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00104126
PHY-3002 : Step(4218): len = 14272.2, overlap = 8.25
PHY-3002 : Step(4219): len = 14242.1, overlap = 9
PHY-3002 : Step(4220): len = 14241.4, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00200313
PHY-3002 : Step(4221): len = 14390.6, overlap = 8.5
PHY-3002 : Step(4222): len = 14410.1, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007888s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15731.8, Over = 0
PHY-3001 : Final: Len = 15731.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22200, over cnt = 21(0%), over = 28, worst = 2
PHY-1002 : len = 22696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024100s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (129.7%)

RUN-1003 : finish command "place" in  2.061710s wall, 2.750000s user + 1.031250s system = 3.781250s CPU (183.4%)

RUN-1004 : used memory is 610 MB, reserved memory is 943 MB, peak memory is 897 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 81 to 56
PHY-1001 : Pin misalignment score is improved from 56 to 56
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 262 instances
RUN-1001 : 126 mslices, 127 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 617 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22200, over cnt = 21(0%), over = 28, worst = 2
PHY-1002 : len = 22696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029186s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (321.2%)

PHY-1001 : End global routing;  0.138639s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (135.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022424s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (209.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 48456, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 0.332211s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (159.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 48440, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.011999s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (130.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 48456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.014048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 48472, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 48472
PHY-1001 : End DR Iter 3; 0.013451s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (116.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.889373s wall, 1.828125s user + 0.265625s system = 2.093750s CPU (110.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.165312s wall, 2.093750s user + 0.343750s system = 2.437500s CPU (112.6%)

RUN-1004 : used memory is 619 MB, reserved memory is 952 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  264   out of  19600    1.35%
#reg                  323   out of  19600    1.65%
#le                   501
  #lut only           178   out of    501   35.53%
  #reg only           237   out of    501   47.31%
  #lut&reg             86   out of    501   17.17%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 262
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 617, pip num: 4240
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 471 valid insts, and 11169 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.084444s wall, 5.078125s user + 0.265625s system = 5.343750s CPU (256.4%)

RUN-1004 : used memory is 619 MB, reserved memory is 952 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.023747s wall, 1.828125s user + 0.109375s system = 1.937500s CPU (95.7%)

RUN-1004 : used memory is 672 MB, reserved memory is 1005 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.537091s wall, 0.250000s user + 0.406250s system = 0.656250s CPU (10.0%)

RUN-1004 : used memory is 680 MB, reserved memory is 1013 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.103606s wall, 2.234375s user + 0.593750s system = 2.828125s CPU (31.1%)

RUN-1004 : used memory is 638 MB, reserved memory is 971 MB, peak memory is 897 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-8007 ERROR: syntax error near 'w_y' in source/rtl/my_uart_rx.v(148)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(183)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-8007 ERROR: syntax error near 'w_y' in source/rtl/my_uart_rx.v(148)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(183)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1770/2 useful/useless nets, 1601/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1185 instances.
SYN-1015 : Optimize round 1, 2515 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 628/317 useful/useless nets, 459/860 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 883 better
SYN-1014 : Optimize round 3
SYN-1032 : 617/0 useful/useless nets, 448/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 616/0 useful/useless nets, 447/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          368
  #and                 33
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |44     |324    |33     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 627/0 useful/useless nets, 459/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 762/0 useful/useless nets, 594/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 736/0 useful/useless nets, 568/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1032 : 975/0 useful/useless nets, 807/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 85 (3.54), #lev = 3 (2.38)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 235 instances into 86 LUTs, name keeping = 70%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 811/0 useful/useless nets, 643/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 84 LUT to BLE ...
SYN-4008 : Packed 84 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 29 SEQ (995 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 237 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/421 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  266   out of  19600    1.36%
#reg                  323   out of  19600    1.65%
#le                   503
  #lut only           180   out of    503   35.79%
  #reg only           237   out of    503   47.12%
  #lut&reg             86   out of    503   17.10%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |503   |266   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (179 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 263 instances
RUN-1001 : 127 mslices, 127 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 620 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 261 instances, 254 slices, 15 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1992, tnet num: 618, tinst num: 261, tnode num: 2691, tedge num: 3673.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 618 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 358 clock pins, and constraint 699 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076827s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (122.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 167255
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4223): len = 130288, overlap = 0
PHY-3002 : Step(4224): len = 115140, overlap = 0
PHY-3002 : Step(4225): len = 104009, overlap = 0
PHY-3002 : Step(4226): len = 96116.8, overlap = 0
PHY-3002 : Step(4227): len = 89101.4, overlap = 0
PHY-3002 : Step(4228): len = 82730.6, overlap = 0
PHY-3002 : Step(4229): len = 78139.5, overlap = 0
PHY-3002 : Step(4230): len = 73346.8, overlap = 0
PHY-3002 : Step(4231): len = 69832.3, overlap = 0
PHY-3002 : Step(4232): len = 65962.2, overlap = 0
PHY-3002 : Step(4233): len = 62744.4, overlap = 0
PHY-3002 : Step(4234): len = 59459.6, overlap = 0
PHY-3002 : Step(4235): len = 56635.4, overlap = 0
PHY-3002 : Step(4236): len = 53607.4, overlap = 0
PHY-3002 : Step(4237): len = 50860.1, overlap = 0
PHY-3002 : Step(4238): len = 48199.9, overlap = 0
PHY-3002 : Step(4239): len = 45656.3, overlap = 0
PHY-3002 : Step(4240): len = 42971.4, overlap = 0
PHY-3002 : Step(4241): len = 40630, overlap = 0
PHY-3002 : Step(4242): len = 38229.5, overlap = 0
PHY-3002 : Step(4243): len = 35680.6, overlap = 0
PHY-3002 : Step(4244): len = 33362, overlap = 0
PHY-3002 : Step(4245): len = 31048.7, overlap = 0
PHY-3002 : Step(4246): len = 28942.8, overlap = 0
PHY-3002 : Step(4247): len = 26976.6, overlap = 0
PHY-3002 : Step(4248): len = 25532.7, overlap = 0
PHY-3002 : Step(4249): len = 23865.1, overlap = 0
PHY-3002 : Step(4250): len = 21657.1, overlap = 0
PHY-3002 : Step(4251): len = 20429.5, overlap = 0
PHY-3002 : Step(4252): len = 18882.9, overlap = 0
PHY-3002 : Step(4253): len = 16886.3, overlap = 0.25
PHY-3002 : Step(4254): len = 15454.1, overlap = 2.75
PHY-3002 : Step(4255): len = 14393.6, overlap = 4.5
PHY-3002 : Step(4256): len = 12781.7, overlap = 4.5
PHY-3002 : Step(4257): len = 11805.1, overlap = 4
PHY-3002 : Step(4258): len = 11240.2, overlap = 3.75
PHY-3002 : Step(4259): len = 10560.9, overlap = 4
PHY-3002 : Step(4260): len = 9978.8, overlap = 3
PHY-3002 : Step(4261): len = 9786.8, overlap = 2.75
PHY-3002 : Step(4262): len = 9231.7, overlap = 4.5
PHY-3002 : Step(4263): len = 8242.8, overlap = 4.75
PHY-3002 : Step(4264): len = 7947.8, overlap = 5.5
PHY-3002 : Step(4265): len = 7483.1, overlap = 7.5
PHY-3002 : Step(4266): len = 7292.9, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000522228
PHY-3002 : Step(4267): len = 7043.3, overlap = 7.25
PHY-3002 : Step(4268): len = 6848.3, overlap = 6.75
PHY-3002 : Step(4269): len = 6724.9, overlap = 5.75
PHY-3002 : Step(4270): len = 6755.9, overlap = 5.25
PHY-3002 : Step(4271): len = 6481.6, overlap = 5.25
PHY-3002 : Step(4272): len = 6375.6, overlap = 5
PHY-3002 : Step(4273): len = 6207.8, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008296s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (376.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.20405e-06
PHY-3002 : Step(4274): len = 5980.6, overlap = 13
PHY-3002 : Step(4275): len = 5958.6, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.4081e-06
PHY-3002 : Step(4276): len = 5848.2, overlap = 13
PHY-3002 : Step(4277): len = 5852.7, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.28162e-05
PHY-3002 : Step(4278): len = 5800.7, overlap = 13
PHY-3002 : Step(4279): len = 5828.6, overlap = 12.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.03279e-06
PHY-3002 : Step(4280): len = 5754.9, overlap = 22.75
PHY-3002 : Step(4281): len = 5909.4, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.06558e-06
PHY-3002 : Step(4282): len = 5787.1, overlap = 21.75
PHY-3002 : Step(4283): len = 5808.5, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.20896e-06
PHY-3002 : Step(4284): len = 5796.1, overlap = 21.75
PHY-3002 : Step(4285): len = 6132.9, overlap = 21.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.28431e-05
PHY-3002 : Step(4286): len = 6077.4, overlap = 21.5
PHY-3002 : Step(4287): len = 6727.7, overlap = 20.5
PHY-3002 : Step(4288): len = 7468.3, overlap = 17.25
PHY-3002 : Step(4289): len = 7167.6, overlap = 17
PHY-3002 : Step(4290): len = 7203.9, overlap = 16.25
PHY-3002 : Step(4291): len = 7260.8, overlap = 16
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.56862e-05
PHY-3002 : Step(4292): len = 7479.6, overlap = 14.5
PHY-3002 : Step(4293): len = 8265.7, overlap = 12.5
PHY-3002 : Step(4294): len = 8738.4, overlap = 8
PHY-3002 : Step(4295): len = 8669.6, overlap = 8.25
PHY-3002 : Step(4296): len = 8804.2, overlap = 7.25
PHY-3002 : Step(4297): len = 8957.7, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.13723e-05
PHY-3002 : Step(4298): len = 9396.7, overlap = 6.25
PHY-3002 : Step(4299): len = 10329.7, overlap = 7.5
PHY-3002 : Step(4300): len = 10608, overlap = 7
PHY-3002 : Step(4301): len = 10580.3, overlap = 6
PHY-3002 : Step(4302): len = 10664, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037301s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000294842
PHY-3002 : Step(4303): len = 14903.3, overlap = 3.5
PHY-3002 : Step(4304): len = 14204.9, overlap = 3.25
PHY-3002 : Step(4305): len = 13785.7, overlap = 5.5
PHY-3002 : Step(4306): len = 13476.8, overlap = 7
PHY-3002 : Step(4307): len = 13257.8, overlap = 9.25
PHY-3002 : Step(4308): len = 13112, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000589685
PHY-3002 : Step(4309): len = 13342.4, overlap = 10.25
PHY-3002 : Step(4310): len = 13341.8, overlap = 10
PHY-3002 : Step(4311): len = 13311.9, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00117937
PHY-3002 : Step(4312): len = 13481.2, overlap = 9.75
PHY-3002 : Step(4313): len = 13528.2, overlap = 9.75
PHY-3002 : Step(4314): len = 13528.2, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009895s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (157.9%)

PHY-3001 : Legalized: Len = 14756.4, Over = 0
PHY-3001 : Final: Len = 14756.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21088, over cnt = 20(0%), over = 25, worst = 2
PHY-1002 : len = 21392, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 21384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026331s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.3%)

RUN-1003 : finish command "place" in  2.274147s wall, 3.250000s user + 1.109375s system = 4.359375s CPU (191.7%)

RUN-1004 : used memory is 638 MB, reserved memory is 971 MB, peak memory is 897 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 104 to 73
PHY-1001 : Pin misalignment score is improved from 73 to 74
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 263 instances
RUN-1001 : 127 mslices, 127 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 620 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 218 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 21088, over cnt = 20(0%), over = 25, worst = 2
PHY-1002 : len = 21392, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 21384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028959s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.9%)

PHY-1001 : End global routing;  0.148680s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (136.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.028148s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 47264, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.357829s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (139.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47264, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.015986s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 47280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47280
PHY-1001 : End DR Iter 2; 0.009579s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (326.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.926926s wall, 1.796875s user + 0.265625s system = 2.062500s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.213766s wall, 2.109375s user + 0.312500s system = 2.421875s CPU (109.4%)

RUN-1004 : used memory is 652 MB, reserved memory is 986 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  266   out of  19600    1.36%
#reg                  323   out of  19600    1.65%
#le                   503
  #lut only           180   out of    503   35.79%
  #reg only           237   out of    503   47.12%
  #lut&reg             86   out of    503   17.10%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 263
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 620, pip num: 4213
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 459 valid insts, and 11090 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.358084s wall, 5.421875s user + 0.015625s system = 5.437500s CPU (230.6%)

RUN-1004 : used memory is 652 MB, reserved memory is 986 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.952393s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (92.8%)

RUN-1004 : used memory is 686 MB, reserved memory is 1019 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.533961s wall, 0.312500s user + 0.234375s system = 0.546875s CPU (8.4%)

RUN-1004 : used memory is 694 MB, reserved memory is 1027 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.028152s wall, 2.187500s user + 0.359375s system = 2.546875s CPU (28.2%)

RUN-1004 : used memory is 652 MB, reserved memory is 985 MB, peak memory is 897 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.020776s wall, 1.984375s user + 0.046875s system = 2.031250s CPU (100.5%)

RUN-1004 : used memory is 652 MB, reserved memory is 1018 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.485225s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (5.8%)

RUN-1004 : used memory is 661 MB, reserved memory is 1026 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.047051s wall, 2.484375s user + 0.093750s system = 2.578125s CPU (28.5%)

RUN-1004 : used memory is 619 MB, reserved memory is 984 MB, peak memory is 897 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1770/2 useful/useless nets, 1601/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 640/317 useful/useless nets, 471/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 629/0 useful/useless nets, 460/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 628/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |33     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 639/0 useful/useless nets, 471/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 774/0 useful/useless nets, 606/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 748/0 useful/useless nets, 580/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1032 : 987/0 useful/useless nets, 819/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.32), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 100 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 825/0 useful/useless nets, 657/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 27 SEQ (716 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 223 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/421 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   503
  #lut only           180   out of    503   35.79%
  #reg only           223   out of    503   44.33%
  #lut&reg            100   out of    503   19.88%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |503   |280   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 262 instances
RUN-1001 : 126 mslices, 127 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 618 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 260 instances, 253 slices, 15 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1998, tnet num: 616, tinst num: 260, tnode num: 2693, tedge num: 3691.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070710s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (154.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183377
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4315): len = 146980, overlap = 0
PHY-3002 : Step(4316): len = 125463, overlap = 0
PHY-3002 : Step(4317): len = 112408, overlap = 0
PHY-3002 : Step(4318): len = 99200.3, overlap = 0
PHY-3002 : Step(4319): len = 93020.7, overlap = 0
PHY-3002 : Step(4320): len = 86795.3, overlap = 0
PHY-3002 : Step(4321): len = 82243.6, overlap = 0
PHY-3002 : Step(4322): len = 77375.9, overlap = 0
PHY-3002 : Step(4323): len = 73340.8, overlap = 0
PHY-3002 : Step(4324): len = 69127.4, overlap = 0
PHY-3002 : Step(4325): len = 65527.5, overlap = 0
PHY-3002 : Step(4326): len = 61996, overlap = 0
PHY-3002 : Step(4327): len = 58675.7, overlap = 0
PHY-3002 : Step(4328): len = 55642.3, overlap = 0
PHY-3002 : Step(4329): len = 52590.6, overlap = 0
PHY-3002 : Step(4330): len = 49575.8, overlap = 0
PHY-3002 : Step(4331): len = 46782.7, overlap = 0
PHY-3002 : Step(4332): len = 44269.5, overlap = 0
PHY-3002 : Step(4333): len = 41451.9, overlap = 0
PHY-3002 : Step(4334): len = 38611.3, overlap = 0
PHY-3002 : Step(4335): len = 35932.6, overlap = 0
PHY-3002 : Step(4336): len = 33582.2, overlap = 0
PHY-3002 : Step(4337): len = 31091.7, overlap = 0
PHY-3002 : Step(4338): len = 29140.6, overlap = 0
PHY-3002 : Step(4339): len = 27042.6, overlap = 0
PHY-3002 : Step(4340): len = 25086.9, overlap = 0
PHY-3002 : Step(4341): len = 23293.8, overlap = 0
PHY-3002 : Step(4342): len = 21409.5, overlap = 0
PHY-3002 : Step(4343): len = 19587.6, overlap = 0
PHY-3002 : Step(4344): len = 17670.9, overlap = 0
PHY-3002 : Step(4345): len = 15875.2, overlap = 0
PHY-3002 : Step(4346): len = 14894.8, overlap = 0
PHY-3002 : Step(4347): len = 13563.9, overlap = 1.25
PHY-3002 : Step(4348): len = 11943.9, overlap = 4.5
PHY-3002 : Step(4349): len = 11479.8, overlap = 4.75
PHY-3002 : Step(4350): len = 10296.6, overlap = 5.25
PHY-3002 : Step(4351): len = 9735, overlap = 5.5
PHY-3002 : Step(4352): len = 9309.2, overlap = 6.5
PHY-3002 : Step(4353): len = 8587.6, overlap = 7.75
PHY-3002 : Step(4354): len = 7834.5, overlap = 8.5
PHY-3002 : Step(4355): len = 7643.3, overlap = 9.25
PHY-3002 : Step(4356): len = 7188.7, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000696526
PHY-3002 : Step(4357): len = 6938.1, overlap = 9.75
PHY-3002 : Step(4358): len = 6884.8, overlap = 9.5
PHY-3002 : Step(4359): len = 6748, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004664s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.92031e-06
PHY-3002 : Step(4360): len = 6617.8, overlap = 16.5
PHY-3002 : Step(4361): len = 6558.6, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.84062e-06
PHY-3002 : Step(4362): len = 6426.8, overlap = 16.5
PHY-3002 : Step(4363): len = 6417.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.56812e-05
PHY-3002 : Step(4364): len = 6322.9, overlap = 16.25
PHY-3002 : Step(4365): len = 6335.1, overlap = 16.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.03999e-06
PHY-3002 : Step(4366): len = 6316.5, overlap = 22
PHY-3002 : Step(4367): len = 6337.1, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.208e-05
PHY-3002 : Step(4368): len = 6435.1, overlap = 22
PHY-3002 : Step(4369): len = 6914.7, overlap = 21.25
PHY-3002 : Step(4370): len = 7401.9, overlap = 20
PHY-3002 : Step(4371): len = 7325, overlap = 19.75
PHY-3002 : Step(4372): len = 7401.7, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.41599e-05
PHY-3002 : Step(4373): len = 7544.8, overlap = 19
PHY-3002 : Step(4374): len = 8847.8, overlap = 12.75
PHY-3002 : Step(4375): len = 9626.9, overlap = 8.5
PHY-3002 : Step(4376): len = 9575.2, overlap = 7.75
PHY-3002 : Step(4377): len = 9679.3, overlap = 7.25
PHY-3002 : Step(4378): len = 9906.5, overlap = 7.25
PHY-3002 : Step(4379): len = 9860.7, overlap = 7.25
PHY-3002 : Step(4380): len = 9826.1, overlap = 7.5
PHY-3002 : Step(4381): len = 9854.1, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.83199e-05
PHY-3002 : Step(4382): len = 10124.7, overlap = 7.5
PHY-3002 : Step(4383): len = 10491.1, overlap = 6.75
PHY-3002 : Step(4384): len = 10848.5, overlap = 6
PHY-3002 : Step(4385): len = 10800.9, overlap = 6
PHY-3002 : Step(4386): len = 10564.1, overlap = 4
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.66398e-05
PHY-3002 : Step(4387): len = 10853.7, overlap = 4
PHY-3002 : Step(4388): len = 11019.5, overlap = 4
PHY-3002 : Step(4389): len = 11268, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033641s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (139.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000526698
PHY-3002 : Step(4390): len = 14675.7, overlap = 3.25
PHY-3002 : Step(4391): len = 14157.4, overlap = 4
PHY-3002 : Step(4392): len = 13743.9, overlap = 4.75
PHY-3002 : Step(4393): len = 13442.8, overlap = 6
PHY-3002 : Step(4394): len = 13295.8, overlap = 5.75
PHY-3002 : Step(4395): len = 13212.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0010534
PHY-3002 : Step(4396): len = 13460.8, overlap = 4.75
PHY-3002 : Step(4397): len = 13491.6, overlap = 4.75
PHY-3002 : Step(4398): len = 13485.5, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00210679
PHY-3002 : Step(4399): len = 13597.2, overlap = 5.25
PHY-3002 : Step(4400): len = 13653.6, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.8%)

PHY-3001 : Legalized: Len = 14746, Over = 0
PHY-3001 : Final: Len = 14746, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22112, over cnt = 27(0%), over = 31, worst = 2
PHY-1002 : len = 22712, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 22760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028385s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (165.1%)

RUN-1003 : finish command "place" in  2.075812s wall, 2.796875s user + 1.031250s system = 3.828125s CPU (184.4%)

RUN-1004 : used memory is 602 MB, reserved memory is 967 MB, peak memory is 897 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 87 to 64
PHY-1001 : Pin misalignment score is improved from 64 to 64
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 262 instances
RUN-1001 : 126 mslices, 127 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 618 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22112, over cnt = 27(0%), over = 31, worst = 2
PHY-1002 : len = 22712, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 22760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026647s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (117.3%)

PHY-1001 : End global routing;  0.133003s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (129.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.029167s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 51832, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.332837s wall, 0.531250s user + 0.078125s system = 0.609375s CPU (183.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51856, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.018010s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 51944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 51944
PHY-1001 : End DR Iter 2; 0.014891s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.849762s wall, 1.859375s user + 0.328125s system = 2.187500s CPU (118.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.116738s wall, 2.140625s user + 0.359375s system = 2.500000s CPU (118.1%)

RUN-1004 : used memory is 614 MB, reserved memory is 980 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   503
  #lut only           180   out of    503   35.79%
  #reg only           223   out of    503   44.33%
  #lut&reg            100   out of    503   19.88%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 262
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 618, pip num: 4302
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 500 valid insts, and 11416 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.070007s wall, 5.093750s user + 0.109375s system = 5.203125s CPU (251.4%)

RUN-1004 : used memory is 614 MB, reserved memory is 980 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.006894s wall, 2.015625s user + 0.109375s system = 2.125000s CPU (105.9%)

RUN-1004 : used memory is 667 MB, reserved memory is 1032 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.529664s wall, 0.125000s user + 0.312500s system = 0.437500s CPU (6.7%)

RUN-1004 : used memory is 675 MB, reserved memory is 1040 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.088134s wall, 2.296875s user + 0.421875s system = 2.718750s CPU (29.9%)

RUN-1004 : used memory is 633 MB, reserved memory is 998 MB, peak memory is 897 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-8007 ERROR: syntax error near 'w_y1' in source/rtl/my_uart_rx.v(151)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(184)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1770/2 useful/useless nets, 1601/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 640/317 useful/useless nets, 471/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 629/0 useful/useless nets, 460/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 628/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |33     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 639/0 useful/useless nets, 471/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 774/0 useful/useless nets, 606/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 748/0 useful/useless nets, 580/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1032 : 987/0 useful/useless nets, 819/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.32), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 100 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 825/0 useful/useless nets, 657/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 27 SEQ (716 nodes)...
SYN-4005 : Packed 27 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 223 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 321/421 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   503
  #lut only           180   out of    503   35.79%
  #reg only           223   out of    503   44.33%
  #lut&reg            100   out of    503   19.88%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |503   |280   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 262 instances
RUN-1001 : 126 mslices, 127 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 618 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 260 instances, 253 slices, 15 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 1998, tnet num: 616, tinst num: 260, tnode num: 2693, tedge num: 3691.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068873s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (158.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183377
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4401): len = 146980, overlap = 0
PHY-3002 : Step(4402): len = 125463, overlap = 0
PHY-3002 : Step(4403): len = 112408, overlap = 0
PHY-3002 : Step(4404): len = 99200.3, overlap = 0
PHY-3002 : Step(4405): len = 93020.7, overlap = 0
PHY-3002 : Step(4406): len = 86795.3, overlap = 0
PHY-3002 : Step(4407): len = 82243.6, overlap = 0
PHY-3002 : Step(4408): len = 77375.9, overlap = 0
PHY-3002 : Step(4409): len = 73340.8, overlap = 0
PHY-3002 : Step(4410): len = 69127.4, overlap = 0
PHY-3002 : Step(4411): len = 65527.5, overlap = 0
PHY-3002 : Step(4412): len = 61996, overlap = 0
PHY-3002 : Step(4413): len = 58675.7, overlap = 0
PHY-3002 : Step(4414): len = 55642.3, overlap = 0
PHY-3002 : Step(4415): len = 52590.6, overlap = 0
PHY-3002 : Step(4416): len = 49575.8, overlap = 0
PHY-3002 : Step(4417): len = 46782.7, overlap = 0
PHY-3002 : Step(4418): len = 44269.5, overlap = 0
PHY-3002 : Step(4419): len = 41451.9, overlap = 0
PHY-3002 : Step(4420): len = 38611.3, overlap = 0
PHY-3002 : Step(4421): len = 35932.6, overlap = 0
PHY-3002 : Step(4422): len = 33582.2, overlap = 0
PHY-3002 : Step(4423): len = 31091.7, overlap = 0
PHY-3002 : Step(4424): len = 29140.6, overlap = 0
PHY-3002 : Step(4425): len = 27042.6, overlap = 0
PHY-3002 : Step(4426): len = 25086.9, overlap = 0
PHY-3002 : Step(4427): len = 23293.8, overlap = 0
PHY-3002 : Step(4428): len = 21409.5, overlap = 0
PHY-3002 : Step(4429): len = 19587.6, overlap = 0
PHY-3002 : Step(4430): len = 17670.9, overlap = 0
PHY-3002 : Step(4431): len = 15875.2, overlap = 0
PHY-3002 : Step(4432): len = 14894.8, overlap = 0
PHY-3002 : Step(4433): len = 13563.9, overlap = 1.25
PHY-3002 : Step(4434): len = 11943.9, overlap = 4.5
PHY-3002 : Step(4435): len = 11479.8, overlap = 4.75
PHY-3002 : Step(4436): len = 10296.6, overlap = 5.25
PHY-3002 : Step(4437): len = 9735, overlap = 5.5
PHY-3002 : Step(4438): len = 9309.2, overlap = 6.5
PHY-3002 : Step(4439): len = 8587.6, overlap = 7.75
PHY-3002 : Step(4440): len = 7834.5, overlap = 8.5
PHY-3002 : Step(4441): len = 7643.3, overlap = 9.25
PHY-3002 : Step(4442): len = 7188.7, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000696526
PHY-3002 : Step(4443): len = 6938.1, overlap = 9.75
PHY-3002 : Step(4444): len = 6884.8, overlap = 9.5
PHY-3002 : Step(4445): len = 6748, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005071s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.92031e-06
PHY-3002 : Step(4446): len = 6617.8, overlap = 16.5
PHY-3002 : Step(4447): len = 6558.6, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.84062e-06
PHY-3002 : Step(4448): len = 6426.8, overlap = 16.5
PHY-3002 : Step(4449): len = 6417.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.56812e-05
PHY-3002 : Step(4450): len = 6322.9, overlap = 16.25
PHY-3002 : Step(4451): len = 6335.1, overlap = 16.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.03999e-06
PHY-3002 : Step(4452): len = 6316.5, overlap = 22
PHY-3002 : Step(4453): len = 6337.1, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.208e-05
PHY-3002 : Step(4454): len = 6435.1, overlap = 22
PHY-3002 : Step(4455): len = 6914.7, overlap = 21.25
PHY-3002 : Step(4456): len = 7401.9, overlap = 20
PHY-3002 : Step(4457): len = 7325, overlap = 19.75
PHY-3002 : Step(4458): len = 7401.7, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.41599e-05
PHY-3002 : Step(4459): len = 7544.8, overlap = 19
PHY-3002 : Step(4460): len = 8847.8, overlap = 12.75
PHY-3002 : Step(4461): len = 9626.9, overlap = 8.5
PHY-3002 : Step(4462): len = 9575.2, overlap = 7.75
PHY-3002 : Step(4463): len = 9679.3, overlap = 7.25
PHY-3002 : Step(4464): len = 9906.5, overlap = 7.25
PHY-3002 : Step(4465): len = 9860.7, overlap = 7.25
PHY-3002 : Step(4466): len = 9826.1, overlap = 7.5
PHY-3002 : Step(4467): len = 9854.1, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.83199e-05
PHY-3002 : Step(4468): len = 10124.7, overlap = 7.5
PHY-3002 : Step(4469): len = 10491.1, overlap = 6.75
PHY-3002 : Step(4470): len = 10848.5, overlap = 6
PHY-3002 : Step(4471): len = 10800.9, overlap = 6
PHY-3002 : Step(4472): len = 10564.1, overlap = 4
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.66398e-05
PHY-3002 : Step(4473): len = 10853.7, overlap = 4
PHY-3002 : Step(4474): len = 11019.5, overlap = 4
PHY-3002 : Step(4475): len = 11268, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034500s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000526698
PHY-3002 : Step(4476): len = 14675.7, overlap = 3.25
PHY-3002 : Step(4477): len = 14157.4, overlap = 4
PHY-3002 : Step(4478): len = 13743.9, overlap = 4.75
PHY-3002 : Step(4479): len = 13442.8, overlap = 6
PHY-3002 : Step(4480): len = 13295.8, overlap = 5.75
PHY-3002 : Step(4481): len = 13212.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0010534
PHY-3002 : Step(4482): len = 13460.8, overlap = 4.75
PHY-3002 : Step(4483): len = 13491.6, overlap = 4.75
PHY-3002 : Step(4484): len = 13485.5, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00210679
PHY-3002 : Step(4485): len = 13597.2, overlap = 5.25
PHY-3002 : Step(4486): len = 13653.6, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007700s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14746, Over = 0
PHY-3001 : Final: Len = 14746, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22112, over cnt = 27(0%), over = 31, worst = 2
PHY-1002 : len = 22712, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 22760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023484s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (266.1%)

RUN-1003 : finish command "place" in  1.971167s wall, 2.718750s user + 1.078125s system = 3.796875s CPU (192.6%)

RUN-1004 : used memory is 626 MB, reserved memory is 998 MB, peak memory is 897 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 87 to 64
PHY-1001 : Pin misalignment score is improved from 64 to 64
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 262 instances
RUN-1001 : 126 mslices, 127 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 618 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22112, over cnt = 27(0%), over = 31, worst = 2
PHY-1002 : len = 22712, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 22760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028085s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (166.9%)

PHY-1001 : End global routing;  0.126754s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (110.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022818s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 51832, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.327703s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (152.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51856, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.014254s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 51944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 51944
PHY-1001 : End DR Iter 2; 0.011813s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.837979s wall, 1.859375s user + 0.203125s system = 2.062500s CPU (112.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.098187s wall, 2.109375s user + 0.281250s system = 2.390625s CPU (113.9%)

RUN-1004 : used memory is 635 MB, reserved memory is 1009 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   503
  #lut only           180   out of    503   35.79%
  #reg only           223   out of    503   44.33%
  #lut&reg            100   out of    503   19.88%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 262
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 618, pip num: 4300
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 499 valid insts, and 11412 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.074995s wall, 5.265625s user + 0.078125s system = 5.343750s CPU (257.5%)

RUN-1004 : used memory is 636 MB, reserved memory is 1009 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.031885s wall, 1.921875s user + 0.093750s system = 2.015625s CPU (99.2%)

RUN-1004 : used memory is 670 MB, reserved memory is 1042 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.526948s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 677 MB, reserved memory is 1051 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.110450s wall, 2.218750s user + 0.109375s system = 2.328125s CPU (25.6%)

RUN-1004 : used memory is 635 MB, reserved memory is 1009 MB, peak memory is 897 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 728/2 useful/useless nets, 694/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 16 onehot mux instances.
SYN-1020 : Optimized 305 distributor mux.
SYN-1016 : Merged 456 instances.
SYN-1015 : Optimize round 1, 906 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 304/141 useful/useless nets, 270/319 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 331 better
SYN-1014 : Optimize round 3
SYN-1032 : 304/0 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          202
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                162
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              17
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |162    |22     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 315/0 useful/useless nets, 282/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 450/0 useful/useless nets, 417/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 424/0 useful/useless nets, 391/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 476/0 useful/useless nets, 443/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 88 (3.64), #lev = 3 (2.32)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 231 instances into 90 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 329/0 useful/useless nets, 296/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 161 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 88 LUT to BLE ...
SYN-4008 : Packed 88 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 121 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (121 nodes)...
SYN-4004 : #1: Packed 22 SEQ (352 nodes)...
SYN-4005 : Packed 22 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 99 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 187/210 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |215   |116   |161   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 119 instances, 112 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 969, tnet num: 265, tinst num: 119, tnode num: 1346, tedge num: 1571.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030946s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (202.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65424.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4487): len = 43050.6, overlap = 0
PHY-3002 : Step(4488): len = 31203.2, overlap = 0
PHY-3002 : Step(4489): len = 26033.9, overlap = 0
PHY-3002 : Step(4490): len = 22329.8, overlap = 0
PHY-3002 : Step(4491): len = 19949.3, overlap = 0
PHY-3002 : Step(4492): len = 17954, overlap = 0
PHY-3002 : Step(4493): len = 16513.6, overlap = 0
PHY-3002 : Step(4494): len = 15127.8, overlap = 0
PHY-3002 : Step(4495): len = 13849.8, overlap = 0
PHY-3002 : Step(4496): len = 12803.4, overlap = 0
PHY-3002 : Step(4497): len = 11406, overlap = 0
PHY-3002 : Step(4498): len = 10465.6, overlap = 0
PHY-3002 : Step(4499): len = 9854.5, overlap = 0
PHY-3002 : Step(4500): len = 9038.3, overlap = 0
PHY-3002 : Step(4501): len = 8139.7, overlap = 0
PHY-3002 : Step(4502): len = 7837.6, overlap = 0
PHY-3002 : Step(4503): len = 7602.5, overlap = 0
PHY-3002 : Step(4504): len = 7332.4, overlap = 0
PHY-3002 : Step(4505): len = 7150, overlap = 0
PHY-3002 : Step(4506): len = 6788, overlap = 0
PHY-3002 : Step(4507): len = 6628.4, overlap = 0
PHY-3002 : Step(4508): len = 6156.5, overlap = 0
PHY-3002 : Step(4509): len = 6116.8, overlap = 0
PHY-3002 : Step(4510): len = 5872.4, overlap = 0
PHY-3002 : Step(4511): len = 5747.1, overlap = 0
PHY-3002 : Step(4512): len = 5673.7, overlap = 0
PHY-3002 : Step(4513): len = 5391.9, overlap = 0
PHY-3002 : Step(4514): len = 5415.8, overlap = 0
PHY-3002 : Step(4515): len = 5365.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006438s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (242.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4516): len = 5245.1, overlap = 4.5
PHY-3002 : Step(4517): len = 5215, overlap = 4.75
PHY-3002 : Step(4518): len = 5219.3, overlap = 4.75
PHY-3002 : Step(4519): len = 5196.9, overlap = 7
PHY-3002 : Step(4520): len = 5184.2, overlap = 9
PHY-3002 : Step(4521): len = 5095.1, overlap = 11.25
PHY-3002 : Step(4522): len = 5019.3, overlap = 10.75
PHY-3002 : Step(4523): len = 4934.5, overlap = 10.75
PHY-3002 : Step(4524): len = 4847.9, overlap = 10.75
PHY-3002 : Step(4525): len = 4825.8, overlap = 10.75
PHY-3002 : Step(4526): len = 4791.1, overlap = 10.75
PHY-3002 : Step(4527): len = 4762.3, overlap = 10.75
PHY-3002 : Step(4528): len = 4650.9, overlap = 7
PHY-3002 : Step(4529): len = 4562.6, overlap = 6.75
PHY-3002 : Step(4530): len = 4450.3, overlap = 6.5
PHY-3002 : Step(4531): len = 4396.8, overlap = 6.5
PHY-3002 : Step(4532): len = 4361.6, overlap = 3.75
PHY-3002 : Step(4533): len = 4259.2, overlap = 1
PHY-3002 : Step(4534): len = 4309.4, overlap = 1.5
PHY-3002 : Step(4535): len = 4241.8, overlap = 2.25
PHY-3002 : Step(4536): len = 4156.5, overlap = 4.25
PHY-3002 : Step(4537): len = 4161.9, overlap = 7.25
PHY-3002 : Step(4538): len = 4152.2, overlap = 11.5
PHY-3002 : Step(4539): len = 4111.2, overlap = 12.25
PHY-3002 : Step(4540): len = 4131.5, overlap = 12.5
PHY-3002 : Step(4541): len = 4125.2, overlap = 12.5
PHY-3002 : Step(4542): len = 4042.2, overlap = 12.5
PHY-3002 : Step(4543): len = 4048, overlap = 12.5
PHY-3002 : Step(4544): len = 3960.6, overlap = 12.25
PHY-3002 : Step(4545): len = 3968, overlap = 12.25
PHY-3002 : Step(4546): len = 3936.3, overlap = 12.25
PHY-3002 : Step(4547): len = 3900.4, overlap = 12.25
PHY-3002 : Step(4548): len = 3894.1, overlap = 12.25
PHY-3002 : Step(4549): len = 3805.5, overlap = 12.25
PHY-3002 : Step(4550): len = 3814.4, overlap = 12.25
PHY-3002 : Step(4551): len = 3773.6, overlap = 12.25
PHY-3002 : Step(4552): len = 3755.7, overlap = 11.75
PHY-3002 : Step(4553): len = 3722.8, overlap = 11.75
PHY-3002 : Step(4554): len = 3714.4, overlap = 11.75
PHY-3002 : Step(4555): len = 3715.9, overlap = 11.25
PHY-3002 : Step(4556): len = 3733.5, overlap = 11
PHY-3002 : Step(4557): len = 3649.8, overlap = 10.75
PHY-3002 : Step(4558): len = 3597.6, overlap = 9.75
PHY-3002 : Step(4559): len = 3614.5, overlap = 8.5
PHY-3002 : Step(4560): len = 3594.3, overlap = 3.5
PHY-3002 : Step(4561): len = 3474.6, overlap = 9.75
PHY-3002 : Step(4562): len = 3366.1, overlap = 6.25
PHY-3002 : Step(4563): len = 3333.6, overlap = 5.25
PHY-3002 : Step(4564): len = 3303.5, overlap = 5.25
PHY-3002 : Step(4565): len = 3364.8, overlap = 14.75
PHY-3002 : Step(4566): len = 3190.2, overlap = 13.5
PHY-3002 : Step(4567): len = 3076.5, overlap = 13.25
PHY-3002 : Step(4568): len = 3011.4, overlap = 10
PHY-3002 : Step(4569): len = 2967.4, overlap = 8
PHY-3002 : Step(4570): len = 2991.9, overlap = 7.75
PHY-3002 : Step(4571): len = 2991.2, overlap = 12
PHY-3002 : Step(4572): len = 3013.6, overlap = 14.5
PHY-3002 : Step(4573): len = 3040.3, overlap = 14.5
PHY-3002 : Step(4574): len = 3013.6, overlap = 13.75
PHY-3002 : Step(4575): len = 3050.4, overlap = 13.5
PHY-3002 : Step(4576): len = 3114, overlap = 9
PHY-3002 : Step(4577): len = 2977.8, overlap = 7.25
PHY-3002 : Step(4578): len = 2961.8, overlap = 7
PHY-3002 : Step(4579): len = 2933.9, overlap = 7.25
PHY-3002 : Step(4580): len = 2891, overlap = 6.75
PHY-3002 : Step(4581): len = 2920, overlap = 6.5
PHY-3002 : Step(4582): len = 2886.5, overlap = 1.75
PHY-3002 : Step(4583): len = 2904.8, overlap = 0.75
PHY-3002 : Step(4584): len = 2909.7, overlap = 0.5
PHY-3002 : Step(4585): len = 2906.1, overlap = 4.25
PHY-3002 : Step(4586): len = 2876.5, overlap = 4.25
PHY-3002 : Step(4587): len = 2834.3, overlap = 3.75
PHY-3002 : Step(4588): len = 2837.9, overlap = 3
PHY-3002 : Step(4589): len = 2836.6, overlap = 0.5
PHY-3002 : Step(4590): len = 2818.2, overlap = 4.25
PHY-3002 : Step(4591): len = 2815, overlap = 7.5
PHY-3002 : Step(4592): len = 2786.5, overlap = 10.75
PHY-3002 : Step(4593): len = 2813.9, overlap = 10.75
PHY-3002 : Step(4594): len = 2798.3, overlap = 10.75
PHY-3002 : Step(4595): len = 2715.9, overlap = 10.5
PHY-3002 : Step(4596): len = 2718.3, overlap = 10.5
PHY-3002 : Step(4597): len = 2778.6, overlap = 10.5
PHY-3002 : Step(4598): len = 2704.4, overlap = 10.5
PHY-3002 : Step(4599): len = 2722.1, overlap = 10.25
PHY-3002 : Step(4600): len = 2596.6, overlap = 9.75
PHY-3002 : Step(4601): len = 2593.1, overlap = 9.5
PHY-3002 : Step(4602): len = 2623.6, overlap = 9
PHY-3002 : Step(4603): len = 2587.1, overlap = 8.75
PHY-3002 : Step(4604): len = 2546.3, overlap = 7.5
PHY-3002 : Step(4605): len = 2549, overlap = 7.25
PHY-3002 : Step(4606): len = 2472, overlap = 7
PHY-3002 : Step(4607): len = 2489.1, overlap = 6.75
PHY-3002 : Step(4608): len = 2489.1, overlap = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.6403e-06
PHY-3002 : Step(4609): len = 2498.8, overlap = 13.5
PHY-3002 : Step(4610): len = 2524.3, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.32806e-05
PHY-3002 : Step(4611): len = 2562.1, overlap = 13.5
PHY-3002 : Step(4612): len = 2600.3, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.65612e-05
PHY-3002 : Step(4613): len = 2655.9, overlap = 13.5
PHY-3002 : Step(4614): len = 2932.3, overlap = 13.25
PHY-3002 : Step(4615): len = 2903.9, overlap = 8.75
PHY-3002 : Step(4616): len = 2914.1, overlap = 7.5
PHY-3002 : Step(4617): len = 3034.3, overlap = 5.5
PHY-3002 : Step(4618): len = 3206.4, overlap = 5.25
PHY-3002 : Step(4619): len = 3179.5, overlap = 6
PHY-3002 : Step(4620): len = 3170.9, overlap = 7.5
PHY-3002 : Step(4621): len = 3185.3, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.31224e-05
PHY-3002 : Step(4622): len = 3134.4, overlap = 7.25
PHY-3002 : Step(4623): len = 3133.6, overlap = 7.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000106245
PHY-3002 : Step(4624): len = 3182.3, overlap = 7
PHY-3002 : Step(4625): len = 3241.2, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020989s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (223.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.993143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4626): len = 4640.4, overlap = 1
PHY-3002 : Step(4627): len = 4083.5, overlap = 1.5
PHY-3002 : Step(4628): len = 3601.2, overlap = 2.5
PHY-3002 : Step(4629): len = 3477.9, overlap = 5.25
PHY-3002 : Step(4630): len = 3226.4, overlap = 7
PHY-3002 : Step(4631): len = 3198.6, overlap = 8
PHY-3002 : Step(4632): len = 3096.1, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.67872e-05
PHY-3002 : Step(4633): len = 3023, overlap = 9.25
PHY-3002 : Step(4634): len = 3049.3, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000133574
PHY-3002 : Step(4635): len = 3044.3, overlap = 8.25
PHY-3002 : Step(4636): len = 3120.6, overlap = 7
PHY-3002 : Step(4637): len = 3153.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009614s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4625.8, Over = 0
PHY-3001 : Final: Len = 4625.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6832, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 6984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015089s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.6%)

RUN-1003 : finish command "place" in  2.974552s wall, 4.593750s user + 1.343750s system = 5.937500s CPU (199.6%)

RUN-1004 : used memory is 637 MB, reserved memory is 1008 MB, peak memory is 897 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 89 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 59
PHY-1001 : Pin misalignment score is improved from 59 to 59
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 121 instances
RUN-1001 : 56 mslices, 56 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6832, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 6984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018598s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.0%)

PHY-1001 : End global routing;  0.131499s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (83.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015838s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 17368, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End Routed; 0.125956s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (161.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 17328, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.016973s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 17376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17376
PHY-1001 : End DR Iter 2; 0.009915s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (157.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.633192s wall, 1.609375s user + 0.250000s system = 1.859375s CPU (113.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.891946s wall, 1.843750s user + 0.250000s system = 2.093750s CPU (110.7%)

RUN-1004 : used memory is 652 MB, reserved memory is 1025 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  116   out of  19600    0.59%
#reg                  161   out of  19600    0.82%
#le                   215
  #lut only            54   out of    215   25.12%
  #reg only            99   out of    215   46.05%
  #lut&reg             62   out of    215   28.84%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 121
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 1905
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 193 valid insts, and 4702 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.372898s wall, 2.593750s user + 0.187500s system = 2.781250s CPU (202.6%)

RUN-1004 : used memory is 653 MB, reserved memory is 1025 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.133670s wall, 2.015625s user + 0.171875s system = 2.187500s CPU (102.5%)

RUN-1004 : used memory is 686 MB, reserved memory is 1059 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.455220s wall, 0.421875s user + 0.281250s system = 0.703125s CPU (10.9%)

RUN-1004 : used memory is 695 MB, reserved memory is 1067 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.139833s wall, 2.593750s user + 0.500000s system = 3.093750s CPU (33.8%)

RUN-1004 : used memory is 653 MB, reserved memory is 1025 MB, peak memory is 897 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-5007 WARNING: net 'T[7]' does not have a driver in source/rtl/my_uart_rx.v(18)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data[0]" in source/rtl/my_uart_rx.v(6)
SYN-5014 WARNING: the net's pin: pin "rx_data[0]" in source/rtl/my_uart_rx.v(6)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data[1]" in source/rtl/my_uart_rx.v(6)
SYN-5014 WARNING: the net's pin: pin "rx_data[1]" in source/rtl/my_uart_rx.v(6)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data[2]" in source/rtl/my_uart_rx.v(6)
SYN-5014 WARNING: the net's pin: pin "rx_data[2]" in source/rtl/my_uart_rx.v(6)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data[3]" in source/rtl/my_uart_rx.v(6)
SYN-5014 WARNING: the net's pin: pin "rx_data[3]" in source/rtl/my_uart_rx.v(6)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data[4]" in source/rtl/my_uart_rx.v(6)
SYN-5014 WARNING: the net's pin: pin "rx_data[4]" in source/rtl/my_uart_rx.v(6)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data[5]" in source/rtl/my_uart_rx.v(6)
SYN-5014 WARNING: the net's pin: pin "rx_data[5]" in source/rtl/my_uart_rx.v(6)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data[6]" in source/rtl/my_uart_rx.v(6)
SYN-5014 WARNING: the net's pin: pin "rx_data[6]" in source/rtl/my_uart_rx.v(6)
SYN-5013 WARNING: Undriven net: model "my_uart_rx" / net "rx_data[7]" in source/rtl/my_uart_rx.v(6)
SYN-5014 WARNING: the net's pin: pin "rx_data[7]" in source/rtl/my_uart_rx.v(6)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 192/2 useful/useless nets, 158/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 1, 33 better
SYN-1014 : Optimize round 2
SYN-1032 : 159/26 useful/useless nets, 125/1 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 2 better
SYN-1014 : Optimize round 3
SYN-1032 : 158/0 useful/useless nets, 124/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates           67
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 50
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |50     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 168/0 useful/useless nets, 135/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 242/0 useful/useless nets, 209/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 240/0 useful/useless nets, 207/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 278/0 useful/useless nets, 245/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 61 (3.64), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 145 instances into 62 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 189/0 useful/useless nets, 156/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 48 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 61 LUT to BLE ...
SYN-4008 : Packed 61 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 8 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (8 nodes)...
SYN-4004 : #1: Packed 2 SEQ (21 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 67/90 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   89   out of  19600    0.45%
#reg                   48   out of  19600    0.24%
#le                    95
  #lut only            47   out of     95   49.47%
  #reg only             6   out of     95    6.32%
  #lut&reg             42   out of     95   44.21%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |95    |89    |48    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (32 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 57 instances
RUN-1001 : 24 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 127 nets
RUN-1001 : 65 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 55 instances, 48 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 478, tnet num: 125, tinst num: 55, tnode num: 601, tedge num: 822.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 125 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 64 clock pins, and constraint 123 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013112s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (238.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 44009.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4638): len = 29786.5, overlap = 0
PHY-3002 : Step(4639): len = 21077.1, overlap = 0
PHY-3002 : Step(4640): len = 16236.2, overlap = 0
PHY-3002 : Step(4641): len = 12661, overlap = 0
PHY-3002 : Step(4642): len = 10244.6, overlap = 0
PHY-3002 : Step(4643): len = 8839.1, overlap = 0
PHY-3002 : Step(4644): len = 7761.5, overlap = 0
PHY-3002 : Step(4645): len = 6808, overlap = 0
PHY-3002 : Step(4646): len = 5770.4, overlap = 0
PHY-3002 : Step(4647): len = 4898.8, overlap = 0
PHY-3002 : Step(4648): len = 4291.8, overlap = 0
PHY-3002 : Step(4649): len = 3855.5, overlap = 0
PHY-3002 : Step(4650): len = 3633.1, overlap = 0
PHY-3002 : Step(4651): len = 3487.4, overlap = 0
PHY-3002 : Step(4652): len = 3282.1, overlap = 0
PHY-3002 : Step(4653): len = 2937.5, overlap = 0
PHY-3002 : Step(4654): len = 2924.8, overlap = 0
PHY-3002 : Step(4655): len = 2787.4, overlap = 0
PHY-3002 : Step(4656): len = 2706.7, overlap = 0
PHY-3002 : Step(4657): len = 2649.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006231s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4658): len = 2611.8, overlap = 0.75
PHY-3002 : Step(4659): len = 2613.6, overlap = 0.75
PHY-3002 : Step(4660): len = 2611.4, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000136168
PHY-3002 : Step(4661): len = 2614.5, overlap = 2
PHY-3002 : Step(4662): len = 2645.7, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000272337
PHY-3002 : Step(4663): len = 2643.9, overlap = 1.5
PHY-3002 : Step(4664): len = 2703.4, overlap = 2.25
PHY-3002 : Step(4665): len = 2706.5, overlap = 2.5
PHY-3002 : Step(4666): len = 2673.5, overlap = 2.5
PHY-3002 : Step(4667): len = 2668.6, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000544673
PHY-3002 : Step(4668): len = 2644, overlap = 2.5
PHY-3002 : Step(4669): len = 2644, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012356s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (126.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4670): len = 3976.9, overlap = 1.5
PHY-3002 : Step(4671): len = 3505.9, overlap = 2.75
PHY-3002 : Step(4672): len = 3137, overlap = 3
PHY-3002 : Step(4673): len = 2850.9, overlap = 2.25
PHY-3002 : Step(4674): len = 2762.5, overlap = 2.5
PHY-3002 : Step(4675): len = 2708.9, overlap = 2.5
PHY-3002 : Step(4676): len = 2708.9, overlap = 2.5
PHY-3002 : Step(4677): len = 2694.2, overlap = 2.5
PHY-3002 : Step(4678): len = 2694.2, overlap = 2.5
PHY-3002 : Step(4679): len = 2677.9, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008914s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.3%)

PHY-3001 : Legalized: Len = 3630.8, Over = 0
PHY-3001 : Final: Len = 3630.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5016, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 5064, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 5176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019512s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.1%)

RUN-1003 : finish command "place" in  1.034156s wall, 1.187500s user + 0.531250s system = 1.718750s CPU (166.2%)

RUN-1004 : used memory is 599 MB, reserved memory is 1007 MB, peak memory is 897 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 69 to 52
PHY-1001 : Pin misalignment score is improved from 52 to 53
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 57 instances
RUN-1001 : 24 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 127 nets
RUN-1001 : 65 nets have 2 pins
RUN-1001 : 51 nets have [3 - 5] pins
RUN-1001 : 2 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5016, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 5064, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 5176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021602s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (217.0%)

PHY-1001 : End global routing;  0.112009s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (125.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016143s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (290.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 18440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.178601s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (122.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18440
PHY-1001 : End DR Iter 1; 0.007042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.516186s wall, 1.468750s user + 0.125000s system = 1.593750s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.744675s wall, 1.750000s user + 0.156250s system = 1.906250s CPU (109.3%)

RUN-1004 : used memory is 596 MB, reserved memory is 1004 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   89   out of  19600    0.45%
#reg                   48   out of  19600    0.24%
#le                    95
  #lut only            47   out of     95   49.47%
  #reg only             6   out of     95    6.32%
  #lut&reg             42   out of     95   44.21%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 57
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 127, pip num: 1176
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 327 valid insts, and 3123 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.294832s wall, 3.062500s user + 0.109375s system = 3.171875s CPU (245.0%)

RUN-1004 : used memory is 596 MB, reserved memory is 1004 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.017695s wall, 1.953125s user + 0.109375s system = 2.062500s CPU (102.2%)

RUN-1004 : used memory is 648 MB, reserved memory is 1056 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.555219s wall, 0.390625s user + 0.265625s system = 0.656250s CPU (10.0%)

RUN-1004 : used memory is 657 MB, reserved memory is 1065 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.122694s wall, 2.468750s user + 0.468750s system = 2.937500s CPU (32.2%)

RUN-1004 : used memory is 615 MB, reserved memory is 1023 MB, peak memory is 897 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u18
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1786/2 useful/useless nets, 1602/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 192 onehot mux instances.
SYN-1020 : Optimized 833 distributor mux.
SYN-1016 : Merged 1173 instances.
SYN-1015 : Optimize round 1, 2503 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 656/317 useful/useless nets, 472/844 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1015 : Optimize round 2, 867 better
SYN-1014 : Optimize round 3
SYN-1032 : 645/0 useful/useless nets, 461/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1 better
SYN-1014 : Optimize round 4
SYN-1032 : 644/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 655/0 useful/useless nets, 472/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 790/0 useful/useless nets, 607/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 764/0 useful/useless nets, 581/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1020/0 useful/useless nets, 837/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 98 (3.52), #lev = 3 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 99 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 856/0 useful/useless nets, 673/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 17 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 97 LUT to BLE ...
SYN-4008 : Packed 97 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 250 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (250 nodes)...
SYN-4004 : #1: Packed 29 SEQ (738 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 24 single LUT's are left
SYN-4006 : 221 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 318/423 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   510
  #lut only           187   out of    510   36.67%
  #reg only           221   out of    510   43.33%
  #lut&reg            102   out of    510   20.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |510   |289   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (176 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 266 instances
RUN-1001 : 128 mslices, 129 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 264 instances, 257 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 2050, tnet num: 635, tinst num: 264, tnode num: 2742, tedge num: 3802.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 352 clock pins, and constraint 692 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082164s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (114.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 182147
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4680): len = 142134, overlap = 0
PHY-3002 : Step(4681): len = 123506, overlap = 0
PHY-3002 : Step(4682): len = 114001, overlap = 0
PHY-3002 : Step(4683): len = 107495, overlap = 0
PHY-3002 : Step(4684): len = 102947, overlap = 0
PHY-3002 : Step(4685): len = 98320.4, overlap = 0
PHY-3002 : Step(4686): len = 93987, overlap = 0
PHY-3002 : Step(4687): len = 89970, overlap = 0
PHY-3002 : Step(4688): len = 85854.4, overlap = 0
PHY-3002 : Step(4689): len = 81890.2, overlap = 0
PHY-3002 : Step(4690): len = 77939.9, overlap = 0
PHY-3002 : Step(4691): len = 74330.9, overlap = 0
PHY-3002 : Step(4692): len = 70935.3, overlap = 0
PHY-3002 : Step(4693): len = 67960.7, overlap = 0
PHY-3002 : Step(4694): len = 64823.8, overlap = 0
PHY-3002 : Step(4695): len = 61857.5, overlap = 0
PHY-3002 : Step(4696): len = 58455.2, overlap = 0
PHY-3002 : Step(4697): len = 55508.5, overlap = 0
PHY-3002 : Step(4698): len = 52656.5, overlap = 0
PHY-3002 : Step(4699): len = 49714.1, overlap = 0
PHY-3002 : Step(4700): len = 46674.8, overlap = 0
PHY-3002 : Step(4701): len = 44241.6, overlap = 0
PHY-3002 : Step(4702): len = 41079.8, overlap = 0
PHY-3002 : Step(4703): len = 38847, overlap = 0
PHY-3002 : Step(4704): len = 36519.1, overlap = 0
PHY-3002 : Step(4705): len = 34085.7, overlap = 0
PHY-3002 : Step(4706): len = 31851.8, overlap = 0
PHY-3002 : Step(4707): len = 30137, overlap = 0
PHY-3002 : Step(4708): len = 27376.2, overlap = 0
PHY-3002 : Step(4709): len = 25606, overlap = 0
PHY-3002 : Step(4710): len = 23799.1, overlap = 0
PHY-3002 : Step(4711): len = 21675.1, overlap = 0
PHY-3002 : Step(4712): len = 20093.3, overlap = 0
PHY-3002 : Step(4713): len = 18057.6, overlap = 1.5
PHY-3002 : Step(4714): len = 16492.1, overlap = 1.75
PHY-3002 : Step(4715): len = 15055.4, overlap = 2.25
PHY-3002 : Step(4716): len = 13769.2, overlap = 2.25
PHY-3002 : Step(4717): len = 12258.9, overlap = 1.5
PHY-3002 : Step(4718): len = 11771.1, overlap = 1
PHY-3002 : Step(4719): len = 10632.3, overlap = 1
PHY-3002 : Step(4720): len = 9774.5, overlap = 2.25
PHY-3002 : Step(4721): len = 9441, overlap = 2.5
PHY-3002 : Step(4722): len = 8722.3, overlap = 5.25
PHY-3002 : Step(4723): len = 8241.7, overlap = 8.75
PHY-3002 : Step(4724): len = 7973.9, overlap = 9.5
PHY-3002 : Step(4725): len = 7874.2, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414252
PHY-3002 : Step(4726): len = 7586.9, overlap = 9
PHY-3002 : Step(4727): len = 7571.4, overlap = 8.75
PHY-3002 : Step(4728): len = 7547.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005149s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.10099e-06
PHY-3002 : Step(4729): len = 7371.7, overlap = 14.5
PHY-3002 : Step(4730): len = 7282.6, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.20199e-06
PHY-3002 : Step(4731): len = 7115.8, overlap = 15
PHY-3002 : Step(4732): len = 7089.1, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.6404e-05
PHY-3002 : Step(4733): len = 7026.4, overlap = 15.25
PHY-3002 : Step(4734): len = 7054.5, overlap = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.68751e-06
PHY-3002 : Step(4735): len = 7036, overlap = 20.5
PHY-3002 : Step(4736): len = 7097.4, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7375e-05
PHY-3002 : Step(4737): len = 7160.4, overlap = 19.75
PHY-3002 : Step(4738): len = 7679.2, overlap = 18.5
PHY-3002 : Step(4739): len = 8056.2, overlap = 15.75
PHY-3002 : Step(4740): len = 8100.5, overlap = 15
PHY-3002 : Step(4741): len = 9203.7, overlap = 13.25
PHY-3002 : Step(4742): len = 9717.6, overlap = 12.25
PHY-3002 : Step(4743): len = 9565.8, overlap = 11.75
PHY-3002 : Step(4744): len = 9556, overlap = 12
PHY-3002 : Step(4745): len = 9443.1, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.475e-05
PHY-3002 : Step(4746): len = 9545, overlap = 11
PHY-3002 : Step(4747): len = 10079.3, overlap = 11
PHY-3002 : Step(4748): len = 10833.6, overlap = 9.25
PHY-3002 : Step(4749): len = 10697.4, overlap = 10
PHY-3002 : Step(4750): len = 10609.3, overlap = 9.75
PHY-3002 : Step(4751): len = 10619.1, overlap = 9.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.95001e-05
PHY-3002 : Step(4752): len = 11154.6, overlap = 8.75
PHY-3002 : Step(4753): len = 11725.7, overlap = 6.25
PHY-3002 : Step(4754): len = 11779.6, overlap = 5.5
PHY-3002 : Step(4755): len = 11751.9, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041109s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (228.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000340749
PHY-3002 : Step(4756): len = 15268.1, overlap = 3
PHY-3002 : Step(4757): len = 14724.5, overlap = 4.75
PHY-3002 : Step(4758): len = 14362, overlap = 5.25
PHY-3002 : Step(4759): len = 14064.7, overlap = 6.75
PHY-3002 : Step(4760): len = 13946.6, overlap = 7.5
PHY-3002 : Step(4761): len = 13898.9, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000681497
PHY-3002 : Step(4762): len = 14222.6, overlap = 5.5
PHY-3002 : Step(4763): len = 14254.6, overlap = 4.75
PHY-3002 : Step(4764): len = 14263.3, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00136299
PHY-3002 : Step(4765): len = 14458.5, overlap = 4.25
PHY-3002 : Step(4766): len = 14488.9, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009667s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15481.8, Over = 0
PHY-3001 : Final: Len = 15481.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22392, over cnt = 35(0%), over = 42, worst = 2
PHY-1002 : len = 22968, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 23112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027758s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.6%)

RUN-1003 : finish command "place" in  2.420685s wall, 3.531250s user + 1.312500s system = 4.843750s CPU (200.1%)

RUN-1004 : used memory is 615 MB, reserved memory is 1023 MB, peak memory is 897 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 114 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 85
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 266 instances
RUN-1001 : 128 mslices, 129 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 214 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22392, over cnt = 35(0%), over = 42, worst = 2
PHY-1002 : len = 22968, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 23112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032730s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (143.2%)

PHY-1001 : End global routing;  0.146709s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (106.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026249s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 50488, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 0.349960s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (151.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 50528, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.014071s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (222.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 50544, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.013672s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 50576, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 50576
PHY-1001 : End DR Iter 3; 0.010607s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (294.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.998283s wall, 1.937500s user + 0.328125s system = 2.265625s CPU (113.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.288131s wall, 2.234375s user + 0.343750s system = 2.578125s CPU (112.7%)

RUN-1004 : used memory is 628 MB, reserved memory is 1037 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  289   out of  19600    1.47%
#reg                  323   out of  19600    1.65%
#le                   510
  #lut only           187   out of    510   36.67%
  #reg only           221   out of    510   43.33%
  #lut&reg            102   out of    510   20.00%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 266
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4443
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 465 valid insts, and 12049 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.450200s wall, 5.390625s user + 0.078125s system = 5.468750s CPU (223.2%)

RUN-1004 : used memory is 629 MB, reserved memory is 1037 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.167562s wall, 1.968750s user + 0.140625s system = 2.109375s CPU (97.3%)

RUN-1004 : used memory is 662 MB, reserved memory is 1071 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.612029s wall, 0.203125s user + 0.171875s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 670 MB, reserved memory is 1079 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.331425s wall, 2.328125s user + 0.328125s system = 2.656250s CPU (28.5%)

RUN-1004 : used memory is 628 MB, reserved memory is 1037 MB, peak memory is 897 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.954592s wall, 1.937500s user + 0.109375s system = 2.046875s CPU (104.7%)

RUN-1004 : used memory is 660 MB, reserved memory is 1069 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.539158s wall, 0.296875s user + 0.156250s system = 0.453125s CPU (6.9%)

RUN-1004 : used memory is 668 MB, reserved memory is 1078 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.056358s wall, 2.390625s user + 0.281250s system = 2.671875s CPU (29.5%)

RUN-1004 : used memory is 627 MB, reserved memory is 1036 MB, peak memory is 897 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.010384s wall, 1.875000s user + 0.250000s system = 2.125000s CPU (105.7%)

RUN-1004 : used memory is 660 MB, reserved memory is 1069 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.491551s wall, 0.078125s user + 0.218750s system = 0.296875s CPU (4.6%)

RUN-1004 : used memory is 669 MB, reserved memory is 1078 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.044433s wall, 2.109375s user + 0.484375s system = 2.593750s CPU (28.7%)

RUN-1004 : used memory is 627 MB, reserved memory is 1036 MB, peak memory is 897 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(45)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
