/**************************************************************************************
 * Copyright (c) 2020 Institute of Computing Technology, CAS
 * Copyright (c) 2020 University of Chinese Academy of Sciences
 *
 * NutShell is licensed under Mulan PSL v2.
 * You can use this software according to the terms and conditions of the Mulan PSL v2.
 * You may obtain a copy of Mulan PSL v2 at:
 *             http://license.coscl.org.cn/MulanPSL2
 *
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 * FIT FOR A PARTICULAR PURPOSE.
 *
 * See the Mulan PSL v2 for more details.
 ***************************************************************************************/

package XiaoHe.SSDbackend

import chisel3._
import chisel3.util._
import chisel3.util.experimental.BoringUtils
import bus.simplebus._
import bus.axi4._
import chisel3.experimental.IO
import com.google.protobuf.Internal.FloatList
import utils._
import top.Settings
import XiaoHe._
import system._

import freechips.rocketchip.tilelink._
import freechips.rocketchip.diplomacy.{IdRange, LazyModule, LazyModuleImp, TransferSizes}
import freechips.rocketchip.tilelink.{ClientMetadata, ClientStates}
import chipsalliance.rocketchip.config.{Field, Parameters}
import freechips.rocketchip.rocket.constants.MemoryOpConstants
import freechips.rocketchip.tilelink.MemoryOpCategories._
import freechips.rocketchip.config.Parameters

case object ICacheParamsKey extends Field[ICacheParameters]

case class ICacheParameters (
                         ro: Boolean = false,
                         name: String = "icache",
                         userBits: Int = 39 * 2 + 9 + 5 + 4,
                         idBits: Int = 0,

                         totalSize: Int = 32, // Kbytes
                         ways: Int = 4,
                         sramNum: Int = 4,
                         srcBits: Int = 1  
)

trait HasICacheParameters {
  implicit val p: Parameters
  val cacheConfig = p(ICacheParamsKey)

  val PAddrBits: Int
  val XLEN: Int

  val cacheName = cacheConfig.name
  val userBits = cacheConfig.userBits
  val idBits = cacheConfig.idBits
  val srcBits = cacheConfig.srcBits

  val TotalSize = cacheConfig.totalSize
  val Ways = cacheConfig.ways
  val LineSize = XLEN // byte
  val LineBeats = LineSize / 8 //DATA W64IDTH 8
  val Sets = TotalSize * 1024 / LineSize / Ways
  val OffsetBits = log2Up(LineSize)  //3
  val IndexBits = log2Up(Sets)
  val WordIndexBits = log2Up(LineBeats)  //3
  val TagBits = PAddrBits - OffsetBits - IndexBits
  val WayIdBits = log2Up(Ways)
  
  val sramNum = cacheConfig.sramNum
  val BankBits = log2Up(sramNum)

  def addrBundle = new Bundle {
    val tag = UInt(TagBits.W)
    val index = UInt(IndexBits.W)          
    val wordIndex = UInt((WordIndexBits - BankBits).W)  //1
    val bankIndex = UInt(BankBits.W)  
    val byteOffset = UInt((if (XLEN == 64) 3 else 2).W)   //3
  }

  def BankHitVec(addr: UInt) : UInt = {
    VecInit((0 until sramNum).map{m => m.U === getbankIdx(addr)}).asUInt
  }

  def CacheMetaArrayReadBus() = new SRAMReadBus(new DMetaBundle, set = Sets, way = Ways)
  def CacheTagArrayReadBus() = new SRAMReadBus(new DTagBundle, set = Sets, way = Ways)
  def CacheDataArrayReadBus() = new SRAMReadBus(new DDataBundle, set = Sets * LineBeats / sramNum, way = Ways)
  def CacheMetaArrayWriteBus() = new SRAMWriteBus(new DMetaBundle, set = Sets, way = Ways)
  def CacheTagArrayWriteBus() = new SRAMWriteBus(new DTagBundle, set = Sets, way = Ways)
  def CacheDataArrayWriteBus() = new SRAMWriteBus(new DDataBundle, set = Sets * LineBeats / sramNum, way = Ways)

  def getMetaIdx(addr: UInt) = addr.asTypeOf(addrBundle).index
  def getDataIdx(addr: UInt) = Cat(addr.asTypeOf(addrBundle).index, addr.asTypeOf(addrBundle).wordIndex)
  def getbankIdx(addr: UInt) = addr.asTypeOf(addrBundle).bankIndex

  def isSameWord(a1: UInt, a2: UInt) = ((a1 >> 2) == (a2 >> 2))
  def isSetConflict(a1: UInt, a2: UInt) = (a1.asTypeOf(addrBundle).index === a2.asTypeOf(addrBundle).index)

}

abstract class ICacheBundle() extends Bundle with HasNutCoreParameter with HasICacheParameters with HasNutCoreParameters
abstract class ICacheModule() extends Module with HasNutCoreParameter with HasICacheParameters with MemoryOpConstants with HasNutCoreParameters
// check
sealed class IStage1IO(implicit val p: Parameters) extends ICacheBundle {
  val req = new SimpleBusReqBundle(userBits = userBits, idBits = idBits)
  val mmio = Output(Bool())
}
// meta read
sealed class ICacheStage1(implicit val p: Parameters) extends ICacheModule {
  class SSDCacheStage1IO extends Bundle {
    val in = Flipped(Decoupled(new SimpleBusReqBundle(userBits = userBits, idBits = idBits)))
    val out = Decoupled(new IStage1IO)
    val metaReadBus = CacheMetaArrayReadBus()
    val dataReadBus = Vec(sramNum, CacheDataArrayReadBus())
    val tagReadBus = CacheTagArrayReadBus()
  }
  val io = IO(new SSDCacheStage1IO)

  val new_cmd = LookupTree(io.in.bits.cmd, List(
    SimpleBusCmd.read   -> M_XRD,   //int load             
    SimpleBusCmd.write  -> M_XWR    //int store
  ))

  // read meta array, tag array and data array
  val readBusValid = io.in.fire
  io.metaReadBus.apply(valid = readBusValid, setIdx = getMetaIdx(io.in.bits.addr))
  io.tagReadBus.apply(valid = readBusValid, setIdx = getMetaIdx(io.in.bits.addr))
  for (w <- 0 until sramNum) {
    io.dataReadBus(w).apply(valid = readBusValid && (w.U === getbankIdx(io.in.bits.addr)), setIdx = getDataIdx(io.in.bits.addr))
  }

  //metaArray need to reset before Load
  //s1 is not ready when metaArray is resetting or meta/dataArray is being written

  val dataReadBusReady = VecInit(io.dataReadBus.map(_.req.ready)).asUInt.andR
  io.out.bits.req := io.in.bits
  io.out.bits.req.cmd := new_cmd
  io.out.valid := io.in.valid && io.metaReadBus.req.ready && dataReadBusReady && io.tagReadBus.req.ready
  io.in.ready := io.out.ready && io.metaReadBus.req.ready && dataReadBusReady && io.tagReadBus.req.ready
  io.out.bits.mmio := AddressSpace.isMMIO(io.in.bits.addr)

  //Debug(io.in.fire && io.in.bits.addr.asTypeOf(addrBundle).index === 0xC.U, "[Icache req] Addr: %x  Cmd: %x  Wdata: %x\n", io.in.bits.addr, io.in.bits.cmd, io.in.bits.wdata)
}

sealed class ICacheStage2(edge: TLEdgeOut)(implicit val p: Parameters) extends ICacheModule {
  
  val io = IO(new Bundle {
    val in = Flipped(Decoupled(new IStage1IO))
    val out = Decoupled(new SimpleBusRespBundle(userBits = userBits, idBits = idBits))
    val flush = Input(Bool())
    val metaReadResp = Flipped(Vec(Ways, new DMetaBundle))
    val tagReadResp = Flipped(Vec(Ways, new DTagBundle))
    val dataReadResp = Flipped(Vec(sramNum, Vec(Ways, new DDataBundle)))

    val dataReadBus = Vec(sramNum, CacheDataArrayReadBus())
    val metaWriteBus = CacheMetaArrayWriteBus()
    val dataWriteBus = Vec(sramNum, CacheDataArrayWriteBus())
    val tagWriteBus = CacheTagArrayWriteBus()

    val mem_getPutAcquire = DecoupledIO(new TLBundleA(edge.bundle))
    val mem_grantReleaseAck = Flipped(DecoupledIO(new TLBundleD(edge.bundle)))
    val mem_finish = DecoupledIO(new TLBundleE(edge.bundle))
    val mem_release = DecoupledIO(new TLBundleC(edge.bundle))

    val relConcurrency = new ReleaseConcurrencyIO 
  })
  
  //hit miss check
  val metaWay = io.metaReadResp
  val tagWay = io.tagReadResp
  val req = io.in.bits.req
  val addr = req.addr.asTypeOf(addrBundle)
  val hitVec = VecInit((tagWay zip metaWay).map{case (t, m) => (m.coh.asTypeOf(new ClientMetadata).isValid() && (t.tag === addr.tag))}).asUInt
  val hitTag = hitVec.orR && io.in.valid      //hit tag and meta not nothing
    //has hit tag: find its coh
  val coh = Mux(hitTag, Mux1H(hitVec, metaWay).coh.asTypeOf(new ClientMetadata), ClientMetadata.onReset)
  val hitMeta = coh.onAccess(req.cmd)._1
  val hit = hitTag && hitMeta && io.in.valid
    //miss need acquire and release(if not hitTag)
  val miss = !hit && io.in.valid
  val victimWaymask = 8.U

    //find invalid
  val invalidVec = VecInit(metaWay.map(m => m.coh === ClientStates.Nothing)).asUInt
  val hasInvalidWay = invalidVec.orR
  val refillInvalidWaymask = Mux(invalidVec >= 8.U, "b1000".U,
    Mux(invalidVec >= 4.U, "b0100".U,
    Mux(invalidVec >= 2.U, "b0010".U, "b0001".U)))

  val waymask = Mux(hit || (miss && hitTag), hitVec, Mux(hasInvalidWay, refillInvalidWaymask, victimWaymask.asUInt))
  val wordMask = Mux(req.isWrite(), MaskExpand(req.wmask), 0.U(DataBits.W))
  
  //if hit: 看看是否需要更新元数据，更新元数据或者与DataArray交互数据
  val hitNewCoh = coh.onAccess(req.cmd)._3
  val needUpdateMeta = coh =/= hitNewCoh
  val hitWrite = hit && req.isWrite()
  val hitRead = hit && req.isRead()
  
    //update meta
  val metaHitWriteBus = Wire(CacheMetaArrayWriteBus()).apply(
    valid = hit && needUpdateMeta, setIdx = getMetaIdx(req.addr), waymask = waymask,
    data = Wire(new DMetaBundle).apply(coh = hitNewCoh)
  )

    //cmd write: write data to cache
  val bankHitVec = BankHitVec(req.addr)
  val hitBank = Mux1H(bankHitVec, io.dataReadResp)
  val dataRead = Mux1H(waymask, hitBank).data
  val dataMasked = MaskData(dataRead, req.wdata, wordMask)
  val dataHitWriteBus = Wire(Vec(sramNum, CacheDataArrayWriteBus()))
  for (w <- 0 until sramNum) {
    dataHitWriteBus(w).apply(
      data = Wire(new DDataBundle).apply(dataMasked),
      valid = hitWrite && w.U === addr.bankIndex, setIdx = Cat(addr.index, addr.wordIndex), waymask = waymask)
  }
  /*val dataHitWriteBus = Wire(CacheDataArrayWriteBus()).apply(
    data = Wire(new DDataBundle).apply(dataMasked),
    valid = hitWrite, setIdx = Cat(addr.index, addr.wordIndex), waymask = waymask)*/
  
  //if miss

  //mmio | miss
    //core modules: acquireAccess
  val needFlush = RegInit(false.B)
  val acquireAccess = Module(new IAcquireAccess(edge))
  acquireAccess.io.mem_getPutAcquire <> io.mem_getPutAcquire
  acquireAccess.io.mem_grantAck <> io.mem_grantReleaseAck
  acquireAccess.io.mem_finish <> io.mem_finish
  acquireAccess.io.req.bits := req
  acquireAccess.io.req.valid := miss || (io.in.bits.mmio && io.in.valid)
  acquireAccess.io.req.bits.wdata := Mux(hitTag, dataMasked, io.in.bits.req.wdata)
  acquireAccess.io.isMMIO := io.in.bits.mmio
  acquireAccess.io.waymask := waymask
  acquireAccess.io.hitTag := hitTag
  acquireAccess.io.cohOld := coh
  acquireAccess.io.resp.ready := io.out.ready
  acquireAccess.io.needFlush := needFlush

  //val metaWriteBusAcquire = acquireAccess.io.metaWriteBus.req
  //val dataWriteBusAcquire = acquireAccess.io.dataWriteBus.req

  val metaWriteArb = Module(new Arbiter(CacheMetaArrayWriteBus().req.bits, 2))
  val dataWriteArb = Seq.fill(sramNum)(Module(new Arbiter(CacheDataArrayWriteBus().req.bits, 2)))

  for (w <- 0 until sramNum) {
    dataWriteArb(w).io.in(0) <> dataHitWriteBus(w).req
    dataWriteArb(w).io.in(1) <> acquireAccess.io.dataWriteBus(w).req
  }
  //io.dataWriteBus.req <> dataWriteArb.io.out
  for (w <- 0 until sramNum) {
    io.dataWriteBus(w).req <> dataWriteArb(w).io.out
  }

  metaWriteArb.io.in(0) <> metaHitWriteBus.req
  metaWriteArb.io.in(1) <> acquireAccess.io.metaWriteBus.req
  io.metaWriteBus.req <> metaWriteArb.io.out

  io.tagWriteBus.req <> acquireAccess.io.tagWriteBus.req

  //core modules: release
    //only miss but not hittag
  val release = Module(new IRelease(edge))

    //something for victim
  val needRel = miss && !hitTag && !hasInvalidWay
  val victimCoh = Mux1H(waymask, metaWay).coh.asTypeOf(new ClientMetadata)
  val vicAddr = Cat(Mux1H(waymask, tagWay).tag, addr.index, 0.U(6.W))

    //release操作完成
  val isrelDone = RegInit(false.B)
  when (release.io.release_ok) {isrelDone := true.B}
  when (io.out.fire) {isrelDone := false.B}
  val relOK = !needRel || (needRel && isrelDone)

  release.io.req.bits := req
  release.io.req.valid := needRel && !isrelDone     //choose victim
  release.io.req.bits.addr := vicAddr
  release.io.mem_release <> io.mem_release
  release.io.mem_releaseAck <> io.mem_grantReleaseAck
  release.io.victimCoh := victimCoh
  release.io.waymask := waymask
  //io.dataReadBus <> release.io.dataReadBus
  (io.dataReadBus zip release.io.dataReadBus).map{case (s, r) => (s <> r)}

  val isGrant = io.mem_grantReleaseAck.bits.opcode === TLMessages.Grant || io.mem_grantReleaseAck.bits.opcode === TLMessages.GrantData
  val isRelAck = io.mem_grantReleaseAck.bits.opcode === TLMessages.ReleaseAck
  io.mem_grantReleaseAck.ready := Mux(isGrant, acquireAccess.io.mem_grantAck.ready, Mux(isRelAck, release.io.mem_releaseAck.ready, false.B))
  
  io.out <> acquireAccess.io.resp
  io.out.valid := io.in.valid && (hit || (miss && acquireAccess.io.resp.valid && relOK)) && !needFlush
  io.out.bits.rdata := Mux(hit, dataRead, acquireAccess.io.resp.bits.rdata)

  val acquireReady = Mux(miss || needFlush, acquireAccess.io.req.ready, true.B)
  val releaseReady = Mux(needRel || needFlush, release.io.req.ready, true.B)

  when (io.flush && miss) {
    needFlush := true.B
  }
  when (needFlush && acquireReady && releaseReady) {
    needFlush := false.B
  }
  val isMiss = RegInit(false.B)
  when (miss) {
    isMiss := true.B
  }
  when (isMiss) {
    isMiss := false.B
  }
  io.in.ready := io.out.ready && acquireReady && releaseReady && !miss && !needFlush
  
    //for Release concurrency limit
  io.relConcurrency.addr := vicAddr
  io.relConcurrency.relValid := needRel && !isrelDone
  
  //Debug((io.in.fire || (io.in.valid && isMiss)) && io.in.bits.req.addr(7, 0) === "hc0".U, "[Icache] addr = 0x%x hit %x needrelease %x\n", io.in.bits.req.addr, hit, waymask)
}

class ICache()(implicit p: Parameters) extends LazyModule with HasNutCoreParameter with HasICacheParameters with HasNutCoreParameters{
  
  val clientParameters = TLMasterPortParameters.v1(
    Seq(TLMasterParameters.v1(
      name = "icache",
      sourceId = IdRange(0, 1 << srcBits),
      supportsProbe = TransferSizes(LineSize)
      //supportsGet = TransferSizes(LineSize),
      //supportsPutFull = TransferSizes(LineSize),
      //supportsPutPartial = TransferSizes(LineSize)
    )),
    requestFields = Seq(),
    echoFields = Seq()
  )

  val clientNode = TLClientNode(Seq(clientParameters))

  lazy val module = new ICacheImp(this)
}

class ICacheIO(implicit val p: Parameters) extends Bundle with HasNutCoreParameter with HasICacheParameters {
  val in = Flipped(new SimpleBusUC(userBits = userBits, idBits = idBits))
  val flush = Input(Bool())
  //val out = new SimpleBusC
  //val mmio = new SimpleBusUC
}

trait HasICacheIO {
  implicit val p: Parameters
  val io = IO(new ICacheIO)
}

class ICacheImp(outer: ICache) extends LazyModuleImp(outer) with HasICacheIO with HasNutCoreParameter with HasICacheParameters with HasNutCoreParameters{ 

  val (bus, edge) = outer.clientNode.out.head
  require(bus.params.dataBits == 256)
  // cache pipeline
  val s1 = Module(new ICacheStage1)
  val s2 = Module(new ICacheStage2(edge))

  //core modules
  val probe = Module(new Probe(edge))

  //meta 
  val tagArray = Module(new MetaSRAMTemplateWithArbiter(nRead = 2, new DTagBundle, set = Sets, way = Ways, shouldReset = true))
  val metaArray = Module(new MetaSRAMTemplateWithArbiter(nRead = 2, new DMetaBundle, set = Sets, way = Ways, shouldReset = true))
  //val dataArray = Module(new DataSRAMTemplateWithArbiter(nRead = 3, new DDataBundle, set = Sets * LineBeats, way = Ways))

  metaArray.reset := reset.asAsyncReset
  tagArray.reset := reset.asAsyncReset

  val dataArray = Array.fill(sramNum) {
    Module(new DataSRAMTemplateWithArbiter(
      nRead = 3,
      new DDataBundle,
      set = Sets * LineBeats / sramNum,
      way = Ways
    ))
  }

  s1.io.in <> io.in.req

  s2.io.mem_getPutAcquire <> bus.a 
  //s2.io.mem_release <> bus.c
  s2.io.mem_grantReleaseAck <> bus.d 
  s2.io.mem_finish <> bus.e 

  //s2.io.probeVictim <> probe.io.probeVictim
  probe.io.mem_probe <> bus.b
  TLArbiter.lowest(edge, bus.c, probe.io.mem_probeAck, s2.io.mem_release)
  probe.io.relConcurrency <> s2.io.relConcurrency
  
  //val channelCArb = Module(new channelCArb(edge))
  //channelCArb.io.in(0) <> probe.mem_probeAck
  //channelCArb.io.in(1) <> s2.io.mem_release

  PipelineConnect(s1.io.out, s2.io.in, s2.io.out.fire, io.flush)
  //PipelineConnect(s1.io.out, s2.io.in, s2.io.out.fire, false.B)

  io.in.resp <> s2.io.out
  s2.io.flush := io.flush
  //io.mmio <> s2.io.mmio

  metaArray.io.r(1) <> s1.io.metaReadBus
  metaArray.io.r(0) <> probe.io.metaReadBus
  
  for (w <- 0 until sramNum) {
    dataArray(w).io.r(2) <> s1.io.dataReadBus(w)
  }
  for (w <- 0 until sramNum) {
    dataArray(w).io.r(1) <> s2.io.dataReadBus(w)
  }
  for (w <- 0 until sramNum) {
    dataArray(w).io.r(0) <> probe.io.dataReadBus(w)
  }

  tagArray.io.r(1) <> s1.io.tagReadBus
  tagArray.io.r(0) <> probe.io.tagReadBus

  val metaWriteArb = Module(new Arbiter(CacheMetaArrayWriteBus().req.bits, 2))
  //val dataWriteArb = Module(new Arbiter(CacheDataArrayWriteBus().req.bits, 2))
  metaWriteArb.io.in(1) <> s2.io.metaWriteBus.req
  metaWriteArb.io.in(0) <> probe.io.metaWriteBus.req
  metaArray.io.w.req <> metaWriteArb.io.out
  //metaArray.io.w <> s2.io.metaWriteBus
  //dataWriteArb.io.in(0) <> probe.io.dataWriteBus
  //dataWriteArb.io.in(1) <> s2.io.dataWriteBus
  //dataArray.io.w <> dataWriteArb.io.out
  //dataArray.io.w <> s2.io.dataWriteBus
  for (w <- 0 until sramNum) {
    dataArray(w).io.w <> s2.io.dataWriteBus(w)
  }
  tagArray.io.w <> s2.io.tagWriteBus

  s2.io.metaReadResp := s1.io.metaReadBus.resp.data
  s2.io.tagReadResp := s1.io.tagReadBus.resp.data
  for (w <- 0 until sramNum) {
    s2.io.dataReadResp(w) := s1.io.dataReadBus(w).resp.data
  }
}