Jason Cong , Karthik Gururaj , Guoling Han , Adam Kaplan , Mishali Naik , Glenn Reinman, MC-Sim: an efficient simulation tool for MPSoC designs, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Umit Y. Ogras , Radu Marculescu , Hyung Gyu Lee , Puru Choudhary , Diana Marculescu , Michael Kaufman , Peter Nelson, Challenges and Promising Results in NoC Prototyping Using FPGAs, IEEE Micro, v.27 n.5, p.86-95, September 2007
Piotr Dziurzanski , Tomasz Maka, Stream Transfer Balancing Scheme Utilizing Multi-path Routing in Networks on Chip, Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications, March 26-28, 2008, London, UK
Oliver Sander , Benjamin Glas , Christoph Roth , Jürgen Becker , Klaus D. Müller-Glaser, Priority-based packet communication on a bus-shaped structure for FPGA-systems, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Rishad A. Shafik , Bashir M. Al-Hashimi, Reliability analysis of on-chip communication architectures: An MPEG-2 video decoder case study, Microprocessors & Microsystems, v.35 n.2, p.285-296, March, 2011
F. Farahnakian , M. Ebrahimi , M. Daneshtalab , P. Liljeberg , J. Plosila, Bi-LCQ: A low-weight clustering-based Q-learning approach for NoCs, Microprocessors & Microsystems, v.38 n.1, p.64-75, February, 2014
Chris Jackson , Simon J. Hollis, A deadlock-free routing algorithm for dynamically reconfigurable Networks-on-Chip, Microprocessors & Microsystems, v.35 n.2, p.139-151, March, 2011
Donald Kline, Jr. , Kai Wang , Rami Melhem , Alex K. Jones, MSCS: Multi-hop Segmented Circuit Switching, Proceedings of the 25th edition on Great Lakes Symposium on VLSI, May 20-22, 2015, Pittsburgh, Pennsylvania, USA
Mehdi Modarressi , Hamid Sarbazi-Azad , Arash Tavakkol, Performance and power efficient on-chip communication using adaptive virtual point-to-point connections, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.203-212, May 10-13, 2009
Sourav Das , Janardhan Rao Doppa , Dae Hyun Kim , Partha Pratim Pande , Krishnendu Chakrabarty, Optimizing 3D NoC Design for Energy Efficiency: A Machine Learning Approach, Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, p.705-712, November 02-06, 2015, Austin, TX, USA
Piotr Dziurzanski , Tomasz Maka, Heuristics Core Mapping in On-Chip Networks for Parallel Stream-Based Applications, Proceedings of the 8th international conference on Computational Science, Part I, June 23-25, 2008, Krakow, Poland
Guang Sun , Yuanyuan Zhang , Yong Li , Li Su , Depeng Jin , Lieguang Zeng, Convex-based DOR routing for virtualization of NoC, Proceedings of the 2010 IFIP international conference on Network and parallel computing, September 13-15, 2010, Zhengzhou, China
Mehdi Modarressi , Arash Tavakkol , Hamid Sarbazi-Azad, Virtual point-to-point connections for NoCs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.6, p.855-868, June 2010
Umit Y. Ogras , Radu Marculescu , Diana Marculescu, Variation-adaptive feedback control for networks-on-chip with multiple clock domains, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California
Mohsin Amin , Muhammad Shakir , Aqib Javed , Muhammad Hassan , Syed Ali Raza, Low-Cost fault tolerant methodology for real time MPSoC based embedded system, International Journal of Reconfigurable Computing, 2014, p.13-13, January 2014
Bartosz Chojnacki , Tomasz Maka , Piotr Dziurzanski, Virtual path implementation of multi-stream routing in network on chip, Proceedings of the 11th international conference on Parallel computing technologies, September 19-23, 2011, Kazan, Russia
Valeriu Beiu , Basheer A. M. Madappuram , Peter M. Kelly , Liam J. McDaid, On two-layer brain-inspired hierarchical topologies – a rent's rule approach –, Transactions on High-Performance Embedded Architectures and Compilers IV, Springer-Verlag, Berlin, Heidelberg, 2011
Ying-Cherng Lan , Shih-Hsin Lo , Yueh-Chi Lin , Yu-Hen Hu , Sao-Jie Chen, BiNoC: A bidirectional NoC architecture with dynamic self-reconfigurable channel, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.266-275, May 10-13, 2009
Mohammad Arjomand , Hamid Sarbazi-Azad, A comprehensive power-performance model for NoCs with multi-flit channel buffers, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA
Grzegorz Ulacha , Piotr Dziurzanski, Lossless and Near-Lossless Image Compression Scheme Utilizing Blending-Prediction-Based Approach, Proceedings of the International Conference on Computer Vision and Graphics: Revised Papers, November 10-12, 2008, Warsaw, Poland
Umit Y. Ogras , Radu Marculescu , Puru Choudhary , Diana Marculescu, Voltage-frequency island partitioning for GALS-based networks-on-chip, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California
C. Leong , V. Bexiga , J. P. Teixeira , R. Bugalho , M. Ferreira , P. Rodrigues , J. C. Silva , P. Lousã , J. Varela , I. C. Teixeira, Automatic adjustment of a medical imaging data acquisition system to unknown delays in the input communication channels, Analog Integrated Circuits and Signal Processing, v.70 n.2, p.213-227, February  2012
K. Tatas , K. Siozios , A. Bartzas , C. Kyriacou , D. Soudris, A Novel Prototyping and Evaluation Framework for NoC-Based MPSoC, International Journal of Adaptive, Resilient and Autonomic Systems, v.4 n.3, p.1-24, July 2013
Ling Wang , Chunda Ding , Shenghai Zhong , Jianwen Zhang, GNLS: a hybrid on-chip communication architecture for SoC designs, International Journal of High Performance Systems Architecture, v.3 n.2/3, p.157-166, May 2011
Dongwook Lee , Hyungman Park , Andreas Gerstlauer, Synthesis of optimized hardware transactors from abstract communication specifications, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 07-12, 2012, Tampere, Finland
Alexandros Bartzas , Lazaros Papadopoulos , Dimitrios Soudris, A system-level design methodology for application-specific networks-on-chip, Journal of Embedded Computing, v.3 n.3, p.167-177, August 2009
Yahya Jan , Lech JóWiak, Scalable communication architectures for massively parallel hardware multi-processors, Journal of Parallel and Distributed Computing, v.72 n.11, p.1450-1463, November, 2012
Hongyin Luo , Shaojun Wei , Deming Chen , Donghui Guo, Hybrid circuit-switched network for on-chip communication in large-scale chip-multiprocessors, Journal of Parallel and Distributed Computing, v.74 n.9, p.2818-2830, September, 2014
Yahya Jan , Lech Jóźwiak, Communication and memory architecture design of application-specific high-end multiprocessors, VLSI Design, 2012, p.12-12, January 2012
David Atienza , Federico Angiolini , Srinivasan Murali , Antonio Pullini , Luca Benini , Giovanni De Micheli, Invited paper: Network-on-Chip design and synthesis outlook, Integration, the VLSI Journal, v.41 n.3, p.340-359, May, 2008
Mohammad Arjomand , Hamid Sarbazi-Azad, Power-performance analysis of networks-on-chip with arbitrary buffer allocation schemes, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.10, p.1558-1571, October 2010
Lech Jówiak , Yahya Jan, Design of massively parallel hardware multi-processors for highly-demanding embedded applications, Microprocessors & Microsystems, v.37 n.8, p.1155-1172, November, 2013
Umit Y. Ogras , Radu Marculescu , Diana Marculescu , Eun Gu Jung, Design and management of voltage-frequency island partitioned networks-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.3, p.330-341, March 2009
Umit Y. Ogras , Radu Marculescu, Analysis and optimization of prediction-based flow control in networks-on-chip, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-28, January 2008
Mohammad Arjomand , S. Hamid Amiri , Hamid Sarbazi-Azad, Efficient genetic based topological mapping using analytical models for on-chip networks, Journal of Computer and System Sciences, v.79 n.4, p.492-513, June, 2013
Sergio Saponara , Maurizio Martina , Michele Casula , Luca Fanucci , Guido Masera, Motion estimation and CABAC VLSI co-processors for real-time high-quality H.264/AVC video coding, Microprocessors & Microsystems, v.34 n.7-8, p.316-328, November, 2010
Sergio Saponara , Luca Fanucci , Esa Petri, A multi-processor NoC-based architecture for real-time image/video enhancement, Journal of Real-Time Image Processing, v.8 n.1, p.111-125, March     2013
Yaoyao Ye , Jiang Xu , Xiaowen Wu , Wei Zhang , Weichen Liu , Mahdi Nikdast, A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.1, p.1-26, February 2012
George Kornaros , Dionisios Pnevmatikatos, Dynamic Power and Thermal Management of NoC-Based Heterogeneous MPSoCs, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.7 n.1, p.1-26, February 2014
Morteza Mohaqeqi , Mehdi Kargahi, Utility accrual object distribution in MPSoC real-time embedded systems, Journal of Computer and System Sciences, v.79 n.4, p.406-420, June, 2013
Andreas Hansson , Kees Goossens, A quantitative evaluation of a Network on Chip design flow for multi-core consumer multimedia applications, Design Automation for Embedded Systems, v.15 n.2, p.159-190, June      2011
Sergio Saponara , Luca Fanucci, Homogeneous and heterogeneous MPSoC architectures with network-on-chip connectivity for low-power and real-time multimedia signal processing, VLSI Design, 2012, p.16-16, January 2012
Martin Radetzki , Chaochao Feng , Xueqian Zhao , Axel Jantsch, Methods for fault tolerance in networks-on-chip, ACM Computing Surveys (CSUR), v.46 n.1, p.1-38, October 2013
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009
