
*** Running vivado
    with args -log PL_NN_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PL_NN_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PL_NN_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_0/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_1/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_1/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_1/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_1/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_2/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_2/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_2/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_2/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_3/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_3/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_3/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_3/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_4/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_4/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_4/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_4/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_5/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_5/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_5/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_5/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_6/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_6/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_6/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_6/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_7/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_7/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_7/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_7/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_8/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_8/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_8/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_8/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_9/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_9/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_9/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_9/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_18/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_18/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_18/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_18/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_1_0/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_1_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_1_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_1_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_2_0/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_2_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_2_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_2_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_3_0/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_3_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_3_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_3_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_4_0/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_4_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_4_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_4_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_5_0/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_5_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_5_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_5_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_6_0/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_6_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_6_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_6_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_7_0/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_7_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_7_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_7_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_8_0/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_8_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_8_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_8_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_9_0/src/mult_gen_0/sim/mult_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_9_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_9_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_bram_ctrl_0' generated file not found 'c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_9_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 360.336 ; gain = 57.770
Command: synth_design -top PL_NN_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 884.766 ; gain = 234.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PL_NN_wrapper' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/hdl/PL_NN_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'PL_NN' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:13]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_axi4_lite_final_outp_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axi4_lite_final_outp_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_axi4_lite_final_outp_0_0' (1#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axi4_lite_final_outp_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_axi4_lite_layer_conn_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axi4_lite_layer_conn_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_axi4_lite_layer_conn_0_0' (2#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axi4_lite_layer_conn_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_axi4_lite_register_m_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axi4_lite_register_m_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_axi4_lite_register_m_0_0' (3#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axi4_lite_register_m_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_axi_gpio_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_axi_gpio_0_0' (4#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_axi_gpio_0_1' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_axi_gpio_0_1' (5#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_axi_interconnect_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:2213]
INFO: [Synth 8-6157] synthesizing module 'i00_couplers_imp_7YAJXB' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:6516]
INFO: [Synth 8-6155] done synthesizing module 'i00_couplers_imp_7YAJXB' (6#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:6516]
INFO: [Synth 8-6157] synthesizing module 'i01_couplers_imp_19VD7LJ' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:6662]
INFO: [Synth 8-6155] done synthesizing module 'i01_couplers_imp_19VD7LJ' (7#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:6662]
INFO: [Synth 8-6157] synthesizing module 'i02_couplers_imp_1DZU2TQ' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:6808]
INFO: [Synth 8-6155] done synthesizing module 'i02_couplers_imp_1DZU2TQ' (8#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:6808]
INFO: [Synth 8-6157] synthesizing module 'i03_couplers_imp_3U4KKM' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:6954]
INFO: [Synth 8-6155] done synthesizing module 'i03_couplers_imp_3U4KKM' (9#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:6954]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_UZ1GUO' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7100]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_UZ1GUO' (10#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7100]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1NH4E48' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7246]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1NH4E48' (11#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7246]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J9BC3L' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7392]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J9BC3L' (12#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7392]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_Z76415' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7538]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_Z76415' (13#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7538]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1RS1N8Z' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7684]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1RS1N8Z' (14#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7684]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_PKHDSR' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7830]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_PKHDSR' (15#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7830]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_LGPD2A' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7976]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_LGPD2A' (16#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:7976]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1VVI2RU' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8122]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1VVI2RU' (17#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8122]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_18FRZ87' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8268]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_18FRZ87' (18#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8268]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_75YOLB' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8414]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_75YOLB' (19#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8414]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_1HRP5HD' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8560]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1HRP5HD' (20#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8560]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_XCLKVD' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8706]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_XCLKVD' (21#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8706]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_T7WWB4' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8852]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_T7WWB4' (22#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8852]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1LWPF94' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8984]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1LWPF94' (23#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:8984]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_L08RQA' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9116]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_L08RQA' (24#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9116]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_1V8BVRE' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9262]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_1V8BVRE' (25#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9262]
INFO: [Synth 8-6157] synthesizing module 'm16_couplers_imp_1R1FHMB' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9408]
INFO: [Synth 8-6155] done synthesizing module 'm16_couplers_imp_1R1FHMB' (26#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9408]
INFO: [Synth 8-6157] synthesizing module 'm17_couplers_imp_P6TKPN' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9554]
INFO: [Synth 8-6155] done synthesizing module 'm17_couplers_imp_P6TKPN' (27#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9554]
INFO: [Synth 8-6157] synthesizing module 'm18_couplers_imp_3YCD52' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9700]
INFO: [Synth 8-6155] done synthesizing module 'm18_couplers_imp_3YCD52' (28#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9700]
INFO: [Synth 8-6157] synthesizing module 'm19_couplers_imp_1EZ9F8U' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9846]
INFO: [Synth 8-6155] done synthesizing module 'm19_couplers_imp_1EZ9F8U' (29#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9846]
INFO: [Synth 8-6157] synthesizing module 'm20_couplers_imp_1SDFR3N' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9992]
INFO: [Synth 8-6155] done synthesizing module 'm20_couplers_imp_1SDFR3N' (30#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:9992]
INFO: [Synth 8-6157] synthesizing module 'm21_couplers_imp_MQVACB' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:10138]
INFO: [Synth 8-6155] done synthesizing module 'm21_couplers_imp_MQVACB' (31#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:10138]
INFO: [Synth 8-6157] synthesizing module 'm22_couplers_imp_HWKSPU' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:10284]
INFO: [Synth 8-6155] done synthesizing module 'm22_couplers_imp_HWKSPU' (32#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:10284]
INFO: [Synth 8-6157] synthesizing module 'm23_couplers_imp_1X814LM' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:10430]
INFO: [Synth 8-6155] done synthesizing module 'm23_couplers_imp_1X814LM' (33#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:10430]
INFO: [Synth 8-6157] synthesizing module 'm24_couplers_imp_RBRTSG' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:10576]
INFO: [Synth 8-6155] done synthesizing module 'm24_couplers_imp_RBRTSG' (34#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:10576]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_G1MV0B' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:10722]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_auto_pc_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_auto_pc_0' (35#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_G1MV0B' (36#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:10722]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_tier2_xbar_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_tier2_xbar_0_0' (37#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_tier2_xbar_1_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_tier2_xbar_1_0' (38#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_tier2_xbar_2_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_tier2_xbar_2_0' (39#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_tier2_xbar_3_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_tier2_xbar_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_tier2_xbar_3_0' (40#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_tier2_xbar_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_xbar_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_xbar_0' (41#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_axi_interconnect_0_0' (42#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:2213]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_axis_broadcaster_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axis_broadcaster_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_axis_broadcaster_0_0' (43#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axis_broadcaster_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_axis_broadcaster_2_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axis_broadcaster_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_axis_broadcaster_2_0' (44#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_axis_broadcaster_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_hardmax_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_hardmax_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_hardmax_0_0' (45#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_hardmax_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_image_loader_module_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_image_loader_module_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_image_loader_module_0_0' (46#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_image_loader_module_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_0' (47#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_1' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_1' (48#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_18' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_18' (49#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_18_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_1_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_1_0' (50#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_2' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_2' (51#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_2_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_2_0' (52#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_3_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_3_0' (53#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_4_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_4_0' (54#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_5_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_5_0' (55#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_6_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_6_0' (56#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_6_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_7_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_7_0' (57#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_8_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_8_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_8_0' (58#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_8_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_9_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_9_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_9_0' (59#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_9_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_3' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_3' (60#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_4' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_4' (61#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_5' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_5' (62#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_6' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_6' (63#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_7' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_7' (64#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_8' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_8' (65#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_perceptron_0_9' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_perceptron_0_9' (66#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_perceptron_0_9_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_proc_sys_reset_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_proc_sys_reset_0_0' (67#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'PL_NN_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:2139]
INFO: [Synth 8-6157] synthesizing module 'PL_NN_processing_system7_0_0' [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_processing_system7_0_0' (68#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/.Xil/Vivado-14788-DESKTOP-L93G0Q0/realtime/PL_NN_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'PL_NN_processing_system7_0_0' has 69 connections declared, but only 64 given [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:2146]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN' (69#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/synth/PL_NN.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PL_NN_wrapper' (70#1) [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/hdl/PL_NN_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_G1MV0B has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_G1MV0B has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m24_couplers_imp_RBRTSG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m24_couplers_imp_RBRTSG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m24_couplers_imp_RBRTSG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m24_couplers_imp_RBRTSG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m23_couplers_imp_1X814LM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m23_couplers_imp_1X814LM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m23_couplers_imp_1X814LM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m23_couplers_imp_1X814LM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m22_couplers_imp_HWKSPU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m22_couplers_imp_HWKSPU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m22_couplers_imp_HWKSPU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m22_couplers_imp_HWKSPU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m21_couplers_imp_MQVACB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m21_couplers_imp_MQVACB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m21_couplers_imp_MQVACB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m21_couplers_imp_MQVACB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m20_couplers_imp_1SDFR3N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m20_couplers_imp_1SDFR3N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m20_couplers_imp_1SDFR3N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m20_couplers_imp_1SDFR3N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m19_couplers_imp_1EZ9F8U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m19_couplers_imp_1EZ9F8U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m19_couplers_imp_1EZ9F8U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m19_couplers_imp_1EZ9F8U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m18_couplers_imp_3YCD52 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m18_couplers_imp_3YCD52 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m18_couplers_imp_3YCD52 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m18_couplers_imp_3YCD52 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m17_couplers_imp_P6TKPN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m17_couplers_imp_P6TKPN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m17_couplers_imp_P6TKPN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m17_couplers_imp_P6TKPN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m16_couplers_imp_1R1FHMB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m16_couplers_imp_1R1FHMB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m16_couplers_imp_1R1FHMB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m16_couplers_imp_1R1FHMB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m15_couplers_imp_1V8BVRE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m15_couplers_imp_1V8BVRE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m15_couplers_imp_1V8BVRE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m15_couplers_imp_1V8BVRE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_L08RQA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_L08RQA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_L08RQA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_L08RQA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_1LWPF94 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_1LWPF94 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_1LWPF94 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_1LWPF94 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_T7WWB4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_T7WWB4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_T7WWB4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_T7WWB4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_XCLKVD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_XCLKVD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_XCLKVD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_XCLKVD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_1HRP5HD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_1HRP5HD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_1HRP5HD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_1HRP5HD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_75YOLB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_75YOLB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_75YOLB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_75YOLB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_18FRZ87 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_18FRZ87 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_18FRZ87 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_18FRZ87 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1VVI2RU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1VVI2RU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1VVI2RU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1VVI2RU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_LGPD2A has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_LGPD2A has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_LGPD2A has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_LGPD2A has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_PKHDSR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_PKHDSR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_PKHDSR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_PKHDSR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1RS1N8Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1RS1N8Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1RS1N8Z has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1RS1N8Z has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_Z76415 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_Z76415 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_Z76415 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_Z76415 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1J9BC3L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1J9BC3L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1J9BC3L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1J9BC3L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1NH4E48 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1NH4E48 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1NH4E48 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1NH4E48 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_UZ1GUO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_UZ1GUO has unconnected port M_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 969.273 ; gain = 319.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 969.273 ; gain = 319.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 969.273 ; gain = 319.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 969.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc] for cell 'PL_NN_i/processing_system7_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc] for cell 'PL_NN_i/processing_system7_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_proc_sys_reset_0_0/PL_NN_proc_sys_reset_0_0/PL_NN_proc_sys_reset_0_0_in_context.xdc] for cell 'PL_NN_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_proc_sys_reset_0_0/PL_NN_proc_sys_reset_0_0/PL_NN_proc_sys_reset_0_0_in_context.xdc] for cell 'PL_NN_i/proc_sys_reset_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi4_lite_register_m_0_0/PL_NN_axi4_lite_register_m_0_0/PL_NN_axi4_lite_register_m_0_0_in_context.xdc] for cell 'PL_NN_i/axi4_lite_register_m_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi4_lite_register_m_0_0/PL_NN_axi4_lite_register_m_0_0/PL_NN_axi4_lite_register_m_0_0_in_context.xdc] for cell 'PL_NN_i/axi4_lite_register_m_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_xbar_0/PL_NN_xbar_0/PL_NN_xbar_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_xbar_0/PL_NN_xbar_0/PL_NN_xbar_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_0/PL_NN_perceptron_0_0/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_0/PL_NN_perceptron_0_0/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_1/PL_NN_perceptron_0_1/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_1'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_1/PL_NN_perceptron_0_1/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_1'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_2/PL_NN_perceptron_0_2/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_2'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_2/PL_NN_perceptron_0_2/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_2'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_3/PL_NN_perceptron_0_3/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_3'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_3/PL_NN_perceptron_0_3/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_3'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_4/PL_NN_perceptron_0_4/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_4'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_4/PL_NN_perceptron_0_4/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_4'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_5/PL_NN_perceptron_0_5/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_5'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_5/PL_NN_perceptron_0_5/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_5'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_6/PL_NN_perceptron_0_6/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_6'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_6/PL_NN_perceptron_0_6/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_6'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_7/PL_NN_perceptron_0_7/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_7'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_7/PL_NN_perceptron_0_7/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_7'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_8/PL_NN_perceptron_0_8/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_8'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_8/PL_NN_perceptron_0_8/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_8'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_9/PL_NN_perceptron_0_9/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_9'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_9/PL_NN_perceptron_0_9/PL_NN_perceptron_0_1_in_context.xdc] for cell 'PL_NN_i/perceptron_9'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/PL_NN_axi4_lite_layer_conn_0_0/PL_NN_axi4_lite_layer_conn_0_0_in_context.xdc] for cell 'PL_NN_i/axi4_lite_layer_conn_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/PL_NN_axi4_lite_layer_conn_0_0/PL_NN_axi4_lite_layer_conn_0_0_in_context.xdc] for cell 'PL_NN_i/axi4_lite_layer_conn_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_18/PL_NN_perceptron_0_18/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_18'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_18/PL_NN_perceptron_0_18/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_18'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_1_0/PL_NN_perceptron_1_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_19'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_1_0/PL_NN_perceptron_1_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_19'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_2_0/PL_NN_perceptron_2_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_20'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_2_0/PL_NN_perceptron_2_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_20'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_3_0/PL_NN_perceptron_3_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_21'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_3_0/PL_NN_perceptron_3_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_21'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_4_0/PL_NN_perceptron_4_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_22'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_4_0/PL_NN_perceptron_4_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_22'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_5_0/PL_NN_perceptron_5_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_23'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_5_0/PL_NN_perceptron_5_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_23'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_6_0/PL_NN_perceptron_6_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_24'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_6_0/PL_NN_perceptron_6_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_24'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_7_0/PL_NN_perceptron_7_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_25'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_7_0/PL_NN_perceptron_7_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_25'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_8_0/PL_NN_perceptron_8_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_26'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_8_0/PL_NN_perceptron_8_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_26'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_9_0/PL_NN_perceptron_9_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_27'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_9_0/PL_NN_perceptron_9_0/PL_NN_perceptron_1_0_in_context.xdc] for cell 'PL_NN_i/perceptron_27'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_image_loader_module_0_0/PL_NN_image_loader_module_0_0/PL_NN_image_loader_module_0_0_in_context.xdc] for cell 'PL_NN_i/image_loader_module_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_image_loader_module_0_0/PL_NN_image_loader_module_0_0/PL_NN_image_loader_module_0_0_in_context.xdc] for cell 'PL_NN_i/image_loader_module_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi4_lite_final_outp_0_0/PL_NN_axi4_lite_final_outp_0_0/PL_NN_axi4_lite_final_outp_0_0_in_context.xdc] for cell 'PL_NN_i/axi4_lite_final_outp_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi4_lite_final_outp_0_0/PL_NN_axi4_lite_final_outp_0_0/PL_NN_axi4_lite_final_outp_0_0_in_context.xdc] for cell 'PL_NN_i/axi4_lite_final_outp_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_hardmax_0_0/PL_NN_hardmax_0_0/PL_NN_hardmax_0_0_in_context.xdc] for cell 'PL_NN_i/hardmax_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_hardmax_0_0/PL_NN_hardmax_0_0/PL_NN_hardmax_0_0_in_context.xdc] for cell 'PL_NN_i/hardmax_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/PL_NN_axis_broadcaster_0_0/PL_NN_axis_broadcaster_0_0_in_context.xdc] for cell 'PL_NN_i/axis_broadcaster_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/PL_NN_axis_broadcaster_0_0/PL_NN_axis_broadcaster_0_0_in_context.xdc] for cell 'PL_NN_i/axis_broadcaster_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi_gpio_0_0/PL_NN_axi_gpio_0_0/PL_NN_axi_gpio_0_0_in_context.xdc] for cell 'PL_NN_i/axi_gpio_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi_gpio_0_0/PL_NN_axi_gpio_0_0/PL_NN_axi_gpio_0_0_in_context.xdc] for cell 'PL_NN_i/axi_gpio_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi_gpio_0_1/PL_NN_axi_gpio_0_1/PL_NN_axi_gpio_0_1_in_context.xdc] for cell 'PL_NN_i/axi_gpio_1'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axi_gpio_0_1/PL_NN_axi_gpio_0_1/PL_NN_axi_gpio_0_1_in_context.xdc] for cell 'PL_NN_i/axi_gpio_1'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_2_0/PL_NN_axis_broadcaster_2_0/PL_NN_axis_broadcaster_2_0_in_context.xdc] for cell 'PL_NN_i/axis_broadcaster_2'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_axis_broadcaster_2_0/PL_NN_axis_broadcaster_2_0/PL_NN_axis_broadcaster_2_0_in_context.xdc] for cell 'PL_NN_i/axis_broadcaster_2'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_tier2_xbar_0_0/PL_NN_tier2_xbar_0_0/PL_NN_tier2_xbar_0_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/tier2_xbar_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_tier2_xbar_0_0/PL_NN_tier2_xbar_0_0/PL_NN_tier2_xbar_0_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/tier2_xbar_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_tier2_xbar_1_0/PL_NN_tier2_xbar_1_0/PL_NN_tier2_xbar_1_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/tier2_xbar_1'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_tier2_xbar_1_0/PL_NN_tier2_xbar_1_0/PL_NN_tier2_xbar_1_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/tier2_xbar_1'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_tier2_xbar_2_0/PL_NN_tier2_xbar_2_0/PL_NN_tier2_xbar_2_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/tier2_xbar_2'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_tier2_xbar_2_0/PL_NN_tier2_xbar_2_0/PL_NN_tier2_xbar_2_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/tier2_xbar_2'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_tier2_xbar_3_0/PL_NN_tier2_xbar_3_0/PL_NN_tier2_xbar_3_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/tier2_xbar_3'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_tier2_xbar_3_0/PL_NN_tier2_xbar_3_0/PL_NN_tier2_xbar_3_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/tier2_xbar_3'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_auto_pc_0/PL_NN_auto_pc_0/PL_NN_auto_pc_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_auto_pc_0/PL_NN_auto_pc_0/PL_NN_auto_pc_0_in_context.xdc] for cell 'PL_NN_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1071.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1071.625 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'PL_NN_i/axis_broadcaster_0' at clock pin 'aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'PL_NN_i/axis_broadcaster_2' at clock pin 'aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.srcs/sources_1/bd/PL_NN/ip/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0/PL_NN_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for PL_NN_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi4_lite_register_m_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi4_lite_layer_conn_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_26. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/perceptron_27. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/image_loader_module_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi4_lite_final_outp_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/hardmax_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axis_broadcaster_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi_interconnect_0/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi_interconnect_0/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi_interconnect_0/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi_interconnect_0/tier2_xbar_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PL_NN_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |PL_NN_tier2_xbar_0_0           |         1|
|2     |PL_NN_tier2_xbar_1_0           |         1|
|3     |PL_NN_tier2_xbar_2_0           |         1|
|4     |PL_NN_tier2_xbar_3_0           |         1|
|5     |PL_NN_xbar_0                   |         1|
|6     |PL_NN_auto_pc_0                |         1|
|7     |PL_NN_axi4_lite_final_outp_0_0 |         1|
|8     |PL_NN_axi4_lite_layer_conn_0_0 |         1|
|9     |PL_NN_axi4_lite_register_m_0_0 |         1|
|10    |PL_NN_axi_gpio_0_0             |         1|
|11    |PL_NN_axi_gpio_0_1             |         1|
|12    |PL_NN_axis_broadcaster_0_0     |         1|
|13    |PL_NN_axis_broadcaster_2_0     |         1|
|14    |PL_NN_hardmax_0_0              |         1|
|15    |PL_NN_image_loader_module_0_0  |         1|
|16    |PL_NN_perceptron_0_0           |         1|
|17    |PL_NN_perceptron_0_1           |         1|
|18    |PL_NN_perceptron_0_18          |         1|
|19    |PL_NN_perceptron_1_0           |         1|
|20    |PL_NN_perceptron_0_2           |         1|
|21    |PL_NN_perceptron_2_0           |         1|
|22    |PL_NN_perceptron_3_0           |         1|
|23    |PL_NN_perceptron_4_0           |         1|
|24    |PL_NN_perceptron_5_0           |         1|
|25    |PL_NN_perceptron_6_0           |         1|
|26    |PL_NN_perceptron_7_0           |         1|
|27    |PL_NN_perceptron_8_0           |         1|
|28    |PL_NN_perceptron_9_0           |         1|
|29    |PL_NN_perceptron_0_3           |         1|
|30    |PL_NN_perceptron_0_4           |         1|
|31    |PL_NN_perceptron_0_5           |         1|
|32    |PL_NN_perceptron_0_6           |         1|
|33    |PL_NN_perceptron_0_7           |         1|
|34    |PL_NN_perceptron_0_8           |         1|
|35    |PL_NN_perceptron_0_9           |         1|
|36    |PL_NN_proc_sys_reset_0_0       |         1|
|37    |PL_NN_processing_system7_0_0   |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |PL_NN_auto_pc_0                |     1|
|2     |PL_NN_axi4_lite_final_outp_0_0 |     1|
|3     |PL_NN_axi4_lite_layer_conn_0_0 |     1|
|4     |PL_NN_axi4_lite_register_m_0_0 |     1|
|5     |PL_NN_axi_gpio_0_0             |     1|
|6     |PL_NN_axi_gpio_0_1             |     1|
|7     |PL_NN_axis_broadcaster_0_0     |     1|
|8     |PL_NN_axis_broadcaster_2_0     |     1|
|9     |PL_NN_hardmax_0_0              |     1|
|10    |PL_NN_image_loader_module_0_0  |     1|
|11    |PL_NN_perceptron_0_0           |     1|
|12    |PL_NN_perceptron_0_1           |     1|
|13    |PL_NN_perceptron_0_18          |     1|
|14    |PL_NN_perceptron_0_2           |     1|
|15    |PL_NN_perceptron_0_3           |     1|
|16    |PL_NN_perceptron_0_4           |     1|
|17    |PL_NN_perceptron_0_5           |     1|
|18    |PL_NN_perceptron_0_6           |     1|
|19    |PL_NN_perceptron_0_7           |     1|
|20    |PL_NN_perceptron_0_8           |     1|
|21    |PL_NN_perceptron_0_9           |     1|
|22    |PL_NN_perceptron_1_0           |     1|
|23    |PL_NN_perceptron_2_0           |     1|
|24    |PL_NN_perceptron_3_0           |     1|
|25    |PL_NN_perceptron_4_0           |     1|
|26    |PL_NN_perceptron_5_0           |     1|
|27    |PL_NN_perceptron_6_0           |     1|
|28    |PL_NN_perceptron_7_0           |     1|
|29    |PL_NN_perceptron_8_0           |     1|
|30    |PL_NN_perceptron_9_0           |     1|
|31    |PL_NN_proc_sys_reset_0_0       |     1|
|32    |PL_NN_processing_system7_0_0   |     1|
|33    |PL_NN_tier2_xbar_0_0           |     1|
|34    |PL_NN_tier2_xbar_1_0           |     1|
|35    |PL_NN_tier2_xbar_2_0           |     1|
|36    |PL_NN_tier2_xbar_3_0           |     1|
|37    |PL_NN_xbar_0                   |     1|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-----------------------+---------------------------+------+
|      |Instance               |Module                     |Cells |
+------+-----------------------+---------------------------+------+
|1     |top                    |                           |  6965|
|2     |  PL_NN_i              |PL_NN                      |  6965|
|3     |    axi_interconnect_0 |PL_NN_axi_interconnect_0_0 |  3601|
|4     |      s00_couplers     |s00_couplers_imp_G1MV0B    |   177|
+------+-----------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1084.488 ; gain = 434.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.488 ; gain = 319.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1084.488 ; gain = 434.254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1084.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1092.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 184 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1097.586 ; gain = 737.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.586 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/projects/10_22/10_22.runs/synth_1/PL_NN_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PL_NN_wrapper_utilization_synth.rpt -pb PL_NN_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 21:50:50 2024...
