Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/TrojanTopImplement_isim_beh.exe -prj C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/TrojanTopImplement_beh.prj TrojanTopImplement work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Xor_Permutation.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Xor_Operation.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Sbox_Rom8.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Sbox_Rom7.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Sbox_Rom6.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Sbox_Rom5.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Sbox_Rom4.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Sbox_Rom3.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Sbox_Rom2.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Sbox_Rom1.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Sbox_Output.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Reg32.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Permuted_Choice2.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Permuatation.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Key_Generation.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Expansion_Permutation.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Swap.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Round1.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Key_Top.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Inverse_Initial_Permutation.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Initial_Permutation.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Trojan_Permutation.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/Top.v" into library work
Analyzing Verilog file "C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/TrojanTopImplement _old.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Initial_Permutation
Compiling module Key_Generation
Compiling module Permuted_Choice2
Compiling module Key_Top
Compiling module Expansion_Permutation
Compiling module Xor_Operation
Compiling module Sbox_Rom1
Compiling module Sbox_Rom2
Compiling module Sbox_Rom3
Compiling module Sbox_Rom4
Compiling module Sbox_Rom5
Compiling module Sbox_Rom6
Compiling module Sbox_Rom7
Compiling module Sbox_Rom8
Compiling module Sbox_Output
Compiling module Permutation
Compiling module Xor_Permutation
Compiling module Reg32
Compiling module Round1
Compiling module Swap
Compiling module Inverse_Initial_Permutation
Compiling module Des_Top
Compiling module Trojan_Permutation
Compiling module TrojanTopImplement
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 25 Verilog Units
Built simulation executable C:/Users/Taylor/Documents/GitHub/HtdwrTrjnFPGA/Example/Troja_Chipscop/TrojanTopImplement_isim_beh.exe
Fuse Memory Usage: 30280 KB
Fuse CPU Usage: 874 ms
