$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 32 # rs2 [31:0] $end
  $var wire 2 $ addr [1:0] $end
  $var wire 3 % funct3 [2:0] $end
  $var wire 1 & memwrite $end
  $var wire 4 ' we4 [3:0] $end
  $var wire 32 ( data4 [31:0] $end
 $upscope $end
 $scope module storealign $end
  $var wire 32 / WIDTH [31:0] $end
  $var wire 32 ) rs2 [31:0] $end
  $var wire 2 * addr [1:0] $end
  $var wire 3 + funct3 [2:0] $end
  $var wire 1 , memwrite $end
  $var wire 4 - we4 [3:0] $end
  $var wire 32 . data4 [31:0] $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000100000001 #
b00 $
b000 %
1&
b0001 '
b00000000000000000000000000000001 (
b00000000000000000000000100000001 )
b00 *
b000 +
1,
b0001 -
b00000000000000000000000000000001 .
b00000000000000000000000000100000 /
#20000
b001 %
b0011 '
b00000000000000000000000100000001 (
b001 +
b0011 -
b00000000000000000000000100000001 .
#40000
b01 $
b000 %
b0010 '
b00000000000000000000000100000000 (
b01 *
b000 +
b0010 -
b00000000000000000000000100000000 .
#60000
b11 $
b1000 '
b00000001000000000000000000000000 (
b11 *
b1000 -
b00000001000000000000000000000000 .
#70000
