
****** PlanAhead v14.5 (64-bit)
  **** Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -163 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/phuang/Desktop/lab9new/pa.fromHdl.tcl
# create_project -name lab9new -dir "C:/Users/phuang/Desktop/lab9new/planAhead_run_1" -part xc3s500efg320-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "combinational_mult_inst.ucf" [current_fileset -constrset]
Adding file 'C:/Users/phuang/Desktop/lab9new/combinational_mult_inst.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {half_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {full_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Multiplexer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {hex_to_7_seg_1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {combinational_mult.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Anode_Driver.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {combinational_mult_inst.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top combinational_mult_inst $srcset
# add_files [list {combinational_mult_inst.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/half_adder.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/full_adder.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/Multiplexer.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/hex_to_7_seg_1.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/counter.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/combinational_mult.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/Anode_Driver.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/combinational_mult_inst.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'hex_to_7_seg_1' instantiated as 'decod' [C:/Users/phuang/Desktop/lab9new/combinational_mult_inst.v:88]
Resolution: File names need to match cell names: an EDIF definition will be found in hex_to_7_seg_1.edf; an HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/phuang/Desktop/lab9new/combinational_mult_inst.ucf]
Finished Parsing UCF File [C:/Users/phuang/Desktop/lab9new/combinational_mult_inst.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 22d0384a
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {anode_sig[3]}]]
startgroup
set_property package_pin B4 [get_ports {clock[14]}]
endgroup
startgroup
set_property package_pin A4 [get_ports {clock[13]}]
endgroup
startgroup
set_property package_pin C3 [get_ports {clock[12]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {clock[11]}]
endgroup
startgroup
set_property package_pin B6 [get_ports {clock[10]}]
endgroup
startgroup
set_property package_pin D5 [get_ports {clock[9]}]
endgroup
startgroup
set_property package_pin C5 [get_ports {clock[8]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {clock[7]}]
endgroup
set_property package_pin "" [get_ports [list  A0]]
startgroup
set_property package_pin A8 [get_ports S7]
endgroup
startgroup
set_property package_pin G9 [get_ports S6]
endgroup
startgroup
set_property package_pin F9 [get_ports S5]
endgroup
startgroup
set_property package_pin D10 [get_ports S4]
endgroup
startgroup
set_property package_pin A10 [get_ports S3]
endgroup
startgroup
set_property package_pin B10 [get_ports S2]
endgroup
startgroup
set_property package_pin A11 [get_ports S1]
endgroup
startgroup
set_property package_pin D11 [get_ports S0]
endgroup
save_constraints
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/half_adder.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/full_adder.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/Multiplexer.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/hex_to_7_seg_1.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/counter.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/combinational_mult.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/Anode_Driver.v" into library work
Analyzing Verilog file "C:/Users/phuang/Desktop/lab9new/combinational_mult_inst.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'hex_to_7_seg_1' instantiated as 'decod' [C:/Users/phuang/Desktop/lab9new/combinational_mult_inst.v:88]
Resolution: File names need to match cell names: an EDIF definition will be found in hex_to_7_seg_1.edf; an HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/phuang/Desktop/lab9new/combinational_mult_inst.ucf]
Finished Parsing UCF File [C:/Users/phuang/Desktop/lab9new/combinational_mult_inst.ucf]
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
save_constraints
update_compile_order -fileset sources_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 11 16:14:02 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
