xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"
top_mine.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4ad6/sources_1/new/top_mine.v,incdir="$ref_dir/../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"
design_1_top_mine_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_top_mine_0_0/sim/design_1_top_mine_0_0.v,incdir="$ref_dir/../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"
xlconstant.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e147/xlconstant.v,incdir="$ref_dir/../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"
design_1_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"
design_1_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v,incdir="$ref_dir/../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../niegotowiec.srcs/sources_1/bd/design_1/ipshared/100a"
glbl.v,Verilog,xil_defaultlib,glbl.v
