#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027f05d2be00 .scope module, "tb" "tb" 2 21;
 .timescale 0 0;
v0000027f05dd5f30_0 .var "A", 31 0;
v0000027f05dd5490_0 .var "B", 31 0;
v0000027f05dd55d0_0 .var "clk", 0 0;
v0000027f05dd5990_0 .var "functionCode", 7 0;
v0000027f05dd5d50_0 .net "result", 0 0, v0000027f05d2ebd0_0;  1 drivers
S_0000027f05d80670 .scope module, "pDP" "pipelinedDataPath" 2 28, 2 5 0, S_0000027f05d2be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "functionCode";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 1 "result";
v0000027f05d2d230_0 .net "A", 31 0, v0000027f05dd5f30_0;  1 drivers
v0000027f05dd52b0_0 .net "B", 31 0, v0000027f05dd5490_0;  1 drivers
v0000027f05dd5210_0 .net "X", 31 0, v0000027f05d80a30_0;  1 drivers
v0000027f05dd58f0_0 .net "clk", 0 0, v0000027f05dd55d0_0;  1 drivers
v0000027f05dd5e90_0 .net "functionCode", 7 0, v0000027f05dd5990_0;  1 drivers
v0000027f05dd5ad0_0 .net "opCode", 2 0, v0000027f05d2eb30_0;  1 drivers
v0000027f05dd5b70_0 .var "pipeline1", 66 0;
v0000027f05dd5530_0 .var "pipeline2", 31 0;
v0000027f05dd5850_0 .net "result", 0 0, v0000027f05d2ebd0_0;  alias, 1 drivers
E_0000027f05d6a390 .event posedge, v0000027f05dd58f0_0;
L_0000027f05dd53f0 .part v0000027f05dd5b70_0, 64, 3;
L_0000027f05dd5030 .part v0000027f05dd5b70_0, 32, 32;
L_0000027f05dd5cb0 .part v0000027f05dd5b70_0, 0, 32;
S_0000027f05d80800 .scope module, "alu" "ALU" 2 13, 3 1 0, S_0000027f05d80670;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ctrl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "X";
v0000027f05d80990_0 .net "A", 31 0, L_0000027f05dd5030;  1 drivers
v0000027f05d7abc0_0 .net "B", 31 0, L_0000027f05dd5cb0;  1 drivers
v0000027f05d80a30_0 .var "X", 31 0;
v0000027f05d2e860_0 .net "ctrl", 2 0, L_0000027f05dd53f0;  1 drivers
E_0000027f05d6a450 .event anyedge, v0000027f05d2e860_0, v0000027f05d80990_0, v0000027f05d7abc0_0;
S_0000027f05d2e900 .scope module, "enc" "encoder8_3" 2 12, 4 1 0, S_0000027f05d80670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /OUTPUT 3 "outp";
v0000027f05d2ea90_0 .net "inp", 7 0, v0000027f05dd5990_0;  alias, 1 drivers
v0000027f05d2eb30_0 .var "outp", 2 0;
E_0000027f05d69b90 .event anyedge, v0000027f05d2ea90_0;
S_0000027f05d2d000 .scope module, "epg" "evenParityGenerator" 2 14, 5 1 0, S_0000027f05d80670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inp";
    .port_info 1 /OUTPUT 1 "bit";
v0000027f05d2ebd0_0 .var "bit", 0 0;
v0000027f05d2ec70_0 .var/i "i", 31 0;
v0000027f05d2d190_0 .net "inp", 31 0, v0000027f05dd5530_0;  1 drivers
E_0000027f05d6a3d0 .event anyedge, v0000027f05d2d190_0, v0000027f05d2ebd0_0;
    .scope S_0000027f05d2e900;
T_0 ;
    %wait E_0000027f05d69b90;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 6, 4;
    %or;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 5, 4;
    %or;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 4, 4;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027f05d2eb30_0, 4, 1;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 6, 4;
    %or;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 2, 3;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027f05d2eb30_0, 4, 1;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 5, 4;
    %or;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0000027f05d2ea90_0;
    %parti/s 1, 1, 2;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027f05d2eb30_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027f05d80800;
T_1 ;
    %wait E_0000027f05d6a450;
    %load/vec4 v0000027f05d2e860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v0000027f05d80990_0;
    %load/vec4 v0000027f05d7abc0_0;
    %add;
    %store/vec4 v0000027f05d80a30_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0000027f05d80990_0;
    %load/vec4 v0000027f05d7abc0_0;
    %sub;
    %store/vec4 v0000027f05d80a30_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0000027f05d80990_0;
    %load/vec4 v0000027f05d7abc0_0;
    %xor;
    %store/vec4 v0000027f05d80a30_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0000027f05d80990_0;
    %load/vec4 v0000027f05d7abc0_0;
    %or;
    %store/vec4 v0000027f05d80a30_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0000027f05d80990_0;
    %load/vec4 v0000027f05d7abc0_0;
    %and;
    %store/vec4 v0000027f05d80a30_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0000027f05d80990_0;
    %load/vec4 v0000027f05d7abc0_0;
    %or;
    %inv;
    %store/vec4 v0000027f05d80a30_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0000027f05d80990_0;
    %load/vec4 v0000027f05d7abc0_0;
    %and;
    %inv;
    %store/vec4 v0000027f05d80a30_0, 0, 32;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0000027f05d80990_0;
    %load/vec4 v0000027f05d7abc0_0;
    %xor;
    %inv;
    %store/vec4 v0000027f05d80a30_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027f05d2d000;
T_2 ;
    %wait E_0000027f05d6a3d0;
    %load/vec4 v0000027f05d2d190_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000027f05d2ebd0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027f05d2ec70_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000027f05d2ec70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0000027f05d2ebd0_0;
    %load/vec4 v0000027f05d2d190_0;
    %load/vec4 v0000027f05d2ec70_0;
    %part/s 1;
    %xor;
    %store/vec4 v0000027f05d2ebd0_0, 0, 1;
    %load/vec4 v0000027f05d2ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f05d2ec70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027f05d80670;
T_3 ;
    %wait E_0000027f05d6a390;
    %load/vec4 v0000027f05dd5ad0_0;
    %load/vec4 v0000027f05d2d230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027f05dd52b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027f05dd5b70_0, 0;
    %load/vec4 v0000027f05dd5210_0;
    %assign/vec4 v0000027f05dd5530_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027f05d2be00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f05dd55d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000027f05d2be00;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0000027f05dd55d0_0;
    %inv;
    %store/vec4 v0000027f05dd55d0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027f05d2be00;
T_6 ;
    %vpi_call 2 29 "$monitor", $time, " A=%b, B=%b, result=%b", v0000027f05dd5f30_0, v0000027f05dd5490_0, v0000027f05dd5d50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027f05d2be00;
T_7 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027f05dd5f30_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f05dd5990_0, 0, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000027f05dd5490_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027f05dd5f30_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027f05dd5990_0, 0, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000027f05dd5490_0, 0, 32;
    %delay 20, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "pipelinedDataPath.v";
    "./ALU.v";
    "./encoder8_3.v";
    "./evenParityGenerator.v";
