/************************GUO NING*******************
作者：CGN
文件名：mpu6050.h
创建日期：2017.9.3
维护人：
维护日期：
描述：
****************************************************/
#ifndef __MPU6050_H
#define __MPU6050_H

#include "stm32f4xx.h"
#include "i2c_soft.h"
#include "delay.h"

#define MPU6050_ADDRESS_AD0_LOW     0x68 // address pin low (GND), default for InvenSense evaluation board
#define MPU6050_ADDRESS_AD0_HIGH    0x69 // address pin high (VCC)

#define MPU6050_ADDR         			  MPU6050_ADDRESS_AD0_LOW


#define MPU6050_REG_SELF_TEST_X    0X0D //R/W XA_TEST[4-2][7:5] XG_TEST[4-0][4:0]
#define MPU6050_REG_SELF_TEST_Y    0X0E //R/W YA_TEST[4-2][7:5] YG_TEST[4-0][4:0]
#define MPU6050_REG_SELF_TEST_Z    0X0F //R/W ZA_TEST[4-2][7:5] ZG_TEST[4-0][4:0]
#define MPU6050_REG_SELF_TEST_A    0X10 //R/W RESERVED XA_TEST[1-0][5:4] YA_TEST[1-0][3:2] ZA_TEST[1-0][1:0]
#define MPU6050_REG_SMPLRT_DIV     0X19 //R/W SIMPLRT[7:0]
#define MPU6050_REG_CONFIG         0X1A //R/W EXT_SYNC_SET[5:3] DLPF_CFG[2:0]
#define MPU6050_REG_GYRO_CONFIG    0X1B //R/W FS_SEL [4:3] 
#define MPU6050_REG_ACCEL_CONFIG   0X1C //R/W XA_ST[7] YA_ST[6] ZA_ST[5] AFS_SEL[4:3]
#define MPU6050_REG_FIFO_EN        0X23 //R/W FIFO_EN[7] XG_FIFO_EN[6] YG_FIFO_EN[5] ZG_FIFO_EN[4] ACCEL_FIFO_EN[3] SLV2_FIFO_EN[2] SLV1_FIFO_EN[1] SLV0_FIFO_EN[0]
#define MPU6050_REG_I2C_MST_CTRL   0X24 //R/W MULT_MST_EN[7]  WAIT_FOR_ES[6] SLV_3_FIFO_EN[5] I2C_MST_P_NSR[4] I2C_MST_CLK[3:0]
#define MPU6050_REG_I2C_SLV0_ADDR  0X25 //R/W I2C_SLV0_REG[7:0]
#define MPU6050_REG_I2C_SLV0_REG   0X26 //R/W I2C_SLV0_EN[7] I2C_SLV0_BYTE_SW[6] I2C_SLV0_REG_DIS[5] I2C_SLV0_GRP[4] I2C_SLV0_LEN[3:0]
#define MPU6050_REG_I2C_SLV0_CTRL  0X27 //R/W I2C_SLV0_RW[7] I2C_SLV0_ADDR[6:0]
#define MPU6050_REG_I2C_SLV1_ADDR  0X28 //R/W I2C_SLV1_REG[7:0]
#define MPU6050_REG_I2C_SLV1_REG   0X29 //R/W I2C_SLV1_EN[7] I2C_SLV1_BYTE_SW[6] I2C_SLV1_REG_DIS[5] I2C_SLV1_GRP[4] I2C_SLV1_LEN[3:0]
#define MPU6050_REG_I2C_SLV1_CTRL  0X2A //R/W I2C_SLV1_RW[7] I2C_SLV1_ADDR[6:0]
#define MPU6050_REG_I2C_SLV2_ADDR  0X2B //R/W I2C_SLV2_REG[7:0]
#define MPU6050_REG_I2C_SLV2_REG   0X2C //R/W I2C_SLV2_EN[7] I2C_SLV2_BYTE_SW[6] I2C_SLV2_REG_DIS[5] I2C_SLV2_GRP[4] I2C_SLV2_LEN[3:0]
#define MPU6050_REG_I2C_SLV2_CTRL  0X2D //R/W I2C_SLV2_RW[7] I2C_SLV2_ADDR[6:0]
#define MPU6050_REG_I2C_SLV3_ADDR  0X2E //R/W I2C_SLV3_REG[7:0]
#define MPU6050_REG_I2C_SLV3_REG   0X2F //R/W I2C_SLV3_EN[7] I2C_SLV3_BYTE_SW[6] I2C_SLV3_REG_DIS[5] I2C_SLV3_GRP[4] I2C_SLV3_LEN[3:0]
#define MPU6050_REG_I2C_SLV3_CTRL  0X30 //R/W I2C_SLV3_RW[7] I2C_SLV3_ADDR[6:0]
#define MPU6050_REG_I2C_SLV4_ADDR  0X31 //R/W I2C_SLV4_REG[7:0]
#define MPU6050_REG_I2C_SLV4_REG   0X32 //R/W I2C_SLV4_EN[7] I2C_SLV4_BYTE_SW[6] I2C_SLV4_REG_DIS[5] I2C_SLV4_GRP[4] I2C_SLV4_LEN[3:0]
#define MPU6050_REG_I2C_SLV4_DO    0X33 //R/W I2C_SLV4_DO[7:0]
#define MPU6050_REG_I2C_SLV4_CTRL  0X34 //R/W I2C_SLV4_EN[7] I2C_SLV4_INT_EN[6] I2C_SLV4_REG_DIS[5] I2C_MST_DLY[4:0]
#define MPU6050_REG_I2C_SLV4_DI    0X35 //R   I2C_SLV4_DI[7:0]
#define MPU6050_REG_I2C_MST_STATUS 0X36 //R   PASS_THROUGH[7] I2C_SLV4_DONE[6] I2C_LOST_ARB[5] I2C_SLV4_NACK[4] I2C_SLV3_NACK[3] I2C_SLV2_NACK[2] I2C_SLV1_NACK[1] I2C_SLV0_NACK[0]
#define MPU6050_REG_INT_PIN_CFG    0X37 //R/W INT_LEVEL[7] INT_OPEN[6] LATCH_INT_EN[5] INT_RD_CLEAR[4] FSYNC_INT_LEVEL[3] FSYNC_INT_EN[2] I2C_BYPASS_EN[1]
#define MPU6050_REG_INT_ENABLE     0X38 //R/W FIFO_OFLOW_EN[4] I2C_MST_INT_EN[3] DATA_RDY_EN[0]
#define MPU6050_REG_INT_STATUS     0X3A //R   FIFO_OFLOW_INT[4] I2C_MST_INT[3] DATA_RDY_INT[0]

#define MPU6050_REG_ACCEL_XOUT_H   0X3B //R   ACCEL_XOUT[15:8]
#define MPU6050_REG_ACCEL_XOUT_L   0X3C //R   ACCEL_XOUT[7:0]
#define MPU6050_REG_ACCEL_YOUT_H   0X3D //R   ACCEL_YOUT[15:8]
#define MPU6050_REG_ACCEL_YOUT_L   0X3E //R   ACCEL_YOUT[7:0]
#define MPU6050_REG_ACCEL_ZOUT_H   0X3F //R   ACCEL_ZOUT[15:8]
#define MPU6050_REG_ACCEL_ZOUT_L   0X40 //R   ACCEL_ZOUT[7:0]
#define MPU6050_REG_TEMP_OUT_H     0X41 //R   TEMP_OUT[15:8]
#define MPU6050_REG_TEMP_OUT_L     0X42 //R   TEMP_OUT[7:0]
#define MPU6050_REG_GYRO_XOUT_H    0X43 //R   GYRO_XOUT[15:8]
#define MPU6050_REG_GYRO_XOUT_L    0X44 //R   GYRO_XOUT[7:0]
#define MPU6050_REG_GYRO_YOUT_H    0X45 //R   GYRO_YOUT[15:8]
#define MPU6050_REG_GYRO_YOUT_L    0X46 //R   GYRO_YOUT[7:0]
#define MPU6050_REG_GYRO_ZOUT_H    0X47 //R   GYRO_ZOUT[15:8]
#define MPU6050_REG_GYRO_ZOUT_L    0X48 //R   GYRO_ZOUT[7:0]

#define MPU6050_REG_EXT_SENS_DATA_00   0X49 //R   EXT_SENS_DATA_00[7:0]
#define MPU6050_REG_EXT_SENS_DATA_01   0X4A //R   EXT_SENS_DATA_01[7:0]
#define MPU6050_REG_EXT_SENS_DATA_02   0X4B //R   EXT_SENS_DATA_02[7:0]
#define MPU6050_REG_EXT_SENS_DATA_03   0X4C //R   EXT_SENS_DATA_03[7:0]
#define MPU6050_REG_EXT_SENS_DATA_04   0X4D //R   EXT_SENS_DATA_04[7:0]
#define MPU6050_REG_EXT_SENS_DATA_05   0X4E //R   EXT_SENS_DATA_05[7:0]
#define MPU6050_REG_EXT_SENS_DATA_06   0X4F //R   EXT_SENS_DATA_06[7:0]
#define MPU6050_REG_EXT_SENS_DATA_07   0X50 //R   EXT_SENS_DATA_07[7:0]
#define MPU6050_REG_EXT_SENS_DATA_08   0X51 //R   EXT_SENS_DATA_08[7:0]
#define MPU6050_REG_EXT_SENS_DATA_09   0X52 //R   EXT_SENS_DATA_09[7:0]
#define MPU6050_REG_EXT_SENS_DATA_10   0X53 //R   EXT_SENS_DATA_10[7:0]
#define MPU6050_REG_EXT_SENS_DATA_11   0X54 //R   EXT_SENS_DATA_11[7:0]
#define MPU6050_REG_EXT_SENS_DATA_12   0X55 //R   EXT_SENS_DATA_12[7:0]
#define MPU6050_REG_EXT_SENS_DATA_13   0X56 //R   EXT_SENS_DATA_13[7:0]
#define MPU6050_REG_EXT_SENS_DATA_14   0X57 //R   EXT_SENS_DATA_14[7:0]
#define MPU6050_REG_EXT_SENS_DATA_15   0X58 //R   EXT_SENS_DATA_15[7:0]
#define MPU6050_REG_EXT_SENS_DATA_16   0X59 //R   EXT_SENS_DATA_16[7:0]
#define MPU6050_REG_EXT_SENS_DATA_17   0X5A //R   EXT_SENS_DATA_17[7:0]
#define MPU6050_REG_EXT_SENS_DATA_18   0X5B //R   EXT_SENS_DATA_18[7:0]
#define MPU6050_REG_EXT_SENS_DATA_19   0X5C //R   EXT_SENS_DATA_19[7:0]
#define MPU6050_REG_EXT_SENS_DATA_20   0X5D //R   EXT_SENS_DATA_20[7:0]
#define MPU6050_REG_EXT_SENS_DATA_21   0X5E //R   EXT_SENS_DATA_21[7:0]
#define MPU6050_REG_EXT_SENS_DATA_22   0X5F //R   EXT_SENS_DATA_22[7:0]
#define MPU6050_REG_EXT_SENS_DATA_23   0X60 //R   EXT_SENS_DATA_23[7:0]

#define MPU6050_REG_I2C_SLV0_DO        0X63 //R/W I2C_SLV0_DO[7:0]
#define MPU6050_REG_I2C_SLV1_DO        0X64 //R/W I2C_SLV1_DO[7:0]
#define MPU6050_REG_I2C_SLV2_DO        0X65 //R/W I2C_SLV2_DO[7:0]
#define MPU6050_REG_I2C_SLV3_DO        0X66 //R/W I2C_SLV3_DO[7:0]
#define MPU6050_REG_I2C_MST_DELAY_CTRL 0X67 //R/W DELAY_ES_SHADOW[7] I2C_SLV4_DLY_EN[4] I2C_SLV3_DLY_EN[3] I2C_SLV2_DLY_EN[2] I2C_SLV1_DLY_EN[1] I2C_SLV0_DLY_EN[0]
#define MPU6050_REG_SIGNAL_PATH_RESET  0X68 //R/W GYRO_RESET[2] ACCEL_RESET[1] TEMP_RESET[0]
#define MPU6050_REG_USER_CTRL          0X6A //R/W FIFO_EN[6] I2C_MST_EN[5] I2C_IF_DIS[4] FIFO_RESET[2] I2C_MST_RESET[1] SIG_COND_RESET[0]
#define MPU6050_REG_PWR_MGMT_1         0X6B //R/W DEVICE_RESET[7] SLEEP[6] CYCLE[5]  TEMP_DIS[3] CLKSEL[2:0]
#define MPU6050_REG_PWR_MGMT_2         0X6C //R/W LP_WAKE_CTRL[7:6] STBY_XA[5] STBY_YA[4] STBY_ZA[3] STBY_XG[2] STBY_YG[1] STBY_ZG[0]
#define MPU6050_REG_FIFO_COUNTH        0X72 //R/W FIFO_COUNT[15:8]
#define MPU6050_REG_FIFO_COUNTL        0X73 //R/W FIFO_COUNT[7:0]
#define MPU6050_REG_FIFO_R_W           0X74 //R/W FIFO_DATA[7:0]
#define MPU6050_REG_WHO_AM_I           0X75 //R   WHO_AM_I[6:1]


#define MPU6050_TC_PWR_MODE_BIT     7
#define MPU6050_TC_OFFSET_BIT       6
#define MPU6050_TC_OFFSET_LENGTH    6
#define MPU6050_TC_OTP_BNK_VLD_BIT  0

#define MPU6050_VDDIO_LEVEL_VLOGIC  0
#define MPU6050_VDDIO_LEVEL_VDD     1

#define MPU6050_CFG_EXT_SYNC_SET_BIT    5
#define MPU6050_CFG_EXT_SYNC_SET_LENGTH 3
#define MPU6050_CFG_DLPF_CFG_BIT    2
#define MPU6050_CFG_DLPF_CFG_LENGTH 3

#define MPU6050_EXT_SYNC_DISABLED       0x0
#define MPU6050_EXT_SYNC_TEMP_OUT_L     0x1
#define MPU6050_EXT_SYNC_GYRO_XOUT_L    0x2
#define MPU6050_EXT_SYNC_GYRO_YOUT_L    0x3
#define MPU6050_EXT_SYNC_GYRO_ZOUT_L    0x4
#define MPU6050_EXT_SYNC_ACCEL_XOUT_L   0x5
#define MPU6050_EXT_SYNC_ACCEL_YOUT_L   0x6
#define MPU6050_EXT_SYNC_ACCEL_ZOUT_L   0x7

#define MPU6050_DLPF_BW_256         0x00
#define MPU6050_DLPF_BW_188         0x01
#define MPU6050_DLPF_BW_98          0x02
#define MPU6050_DLPF_BW_42          0x03
#define MPU6050_DLPF_BW_20          0x04
#define MPU6050_DLPF_BW_10          0x05
#define MPU6050_DLPF_BW_5           0x06

#define MPU6050_GCONFIG_FS_SEL_BIT      4
#define MPU6050_GCONFIG_FS_SEL_LENGTH   2

#define MPU6050_GYRO_FS_250         0x00
#define MPU6050_GYRO_FS_500         0x01
#define MPU6050_GYRO_FS_1000        0x02
#define MPU6050_GYRO_FS_2000        0x03

#define MPU6050_ACONFIG_XA_ST_BIT           7
#define MPU6050_ACONFIG_YA_ST_BIT           6
#define MPU6050_ACONFIG_ZA_ST_BIT           5
#define MPU6050_ACONFIG_AFS_SEL_BIT         4
#define MPU6050_ACONFIG_AFS_SEL_LENGTH      2
#define MPU6050_ACONFIG_ACCEL_HPF_BIT       2
#define MPU6050_ACONFIG_ACCEL_HPF_LENGTH    3

#define MPU6050_ACCEL_FS_2          0x00
#define MPU6050_ACCEL_FS_4          0x01
#define MPU6050_ACCEL_FS_8          0x02
#define MPU6050_ACCEL_FS_16         0x03

#define MPU6050_DHPF_RESET          0x00
#define MPU6050_DHPF_5              0x01
#define MPU6050_DHPF_2P5            0x02
#define MPU6050_DHPF_1P25           0x03
#define MPU6050_DHPF_0P63           0x04
#define MPU6050_DHPF_HOLD           0x07

#define MPU6050_TEMP_FIFO_EN_BIT    7
#define MPU6050_XG_FIFO_EN_BIT      6
#define MPU6050_YG_FIFO_EN_BIT      5
#define MPU6050_ZG_FIFO_EN_BIT      4
#define MPU6050_ACCEL_FIFO_EN_BIT   3
#define MPU6050_SLV2_FIFO_EN_BIT    2
#define MPU6050_SLV1_FIFO_EN_BIT    1
#define MPU6050_SLV0_FIFO_EN_BIT    0

#define MPU6050_MULT_MST_EN_BIT     7
#define MPU6050_WAIT_FOR_ES_BIT     6
#define MPU6050_SLV_3_FIFO_EN_BIT   5
#define MPU6050_I2C_MST_P_NSR_BIT   4
#define MPU6050_I2C_MST_CLK_BIT     3
#define MPU6050_I2C_MST_CLK_LENGTH  4

#define MPU6050_CLOCK_DIV_348       0x0
#define MPU6050_CLOCK_DIV_333       0x1
#define MPU6050_CLOCK_DIV_320       0x2
#define MPU6050_CLOCK_DIV_308       0x3
#define MPU6050_CLOCK_DIV_296       0x4
#define MPU6050_CLOCK_DIV_286       0x5
#define MPU6050_CLOCK_DIV_276       0x6
#define MPU6050_CLOCK_DIV_267       0x7
#define MPU6050_CLOCK_DIV_258       0x8
#define MPU6050_CLOCK_DIV_500       0x9
#define MPU6050_CLOCK_DIV_471       0xA
#define MPU6050_CLOCK_DIV_444       0xB
#define MPU6050_CLOCK_DIV_421       0xC
#define MPU6050_CLOCK_DIV_400       0xD
#define MPU6050_CLOCK_DIV_381       0xE
#define MPU6050_CLOCK_DIV_364       0xF

#define MPU6050_I2C_SLV_RW_BIT      7
#define MPU6050_I2C_SLV_ADDR_BIT    6
#define MPU6050_I2C_SLV_ADDR_LENGTH 7
#define MPU6050_I2C_SLV_EN_BIT      7
#define MPU6050_I2C_SLV_BYTE_SW_BIT 6
#define MPU6050_I2C_SLV_REG_DIS_BIT 5
#define MPU6050_I2C_SLV_GRP_BIT     4
#define MPU6050_I2C_SLV_LEN_BIT     3
#define MPU6050_I2C_SLV_LEN_LENGTH  4

#define MPU6050_I2C_SLV4_RW_BIT         7
#define MPU6050_I2C_SLV4_ADDR_BIT       6
#define MPU6050_I2C_SLV4_ADDR_LENGTH    7
#define MPU6050_I2C_SLV4_EN_BIT         7
#define MPU6050_I2C_SLV4_INT_EN_BIT     6
#define MPU6050_I2C_SLV4_REG_DIS_BIT    5
#define MPU6050_I2C_SLV4_MST_DLY_BIT    4
#define MPU6050_I2C_SLV4_MST_DLY_LENGTH 5

#define MPU6050_MST_PASS_THROUGH_BIT    7
#define MPU6050_MST_I2C_SLV4_DONE_BIT   6
#define MPU6050_MST_I2C_LOST_ARB_BIT    5
#define MPU6050_MST_I2C_SLV4_NACK_BIT   4
#define MPU6050_MST_I2C_SLV3_NACK_BIT   3
#define MPU6050_MST_I2C_SLV2_NACK_BIT   2
#define MPU6050_MST_I2C_SLV1_NACK_BIT   1
#define MPU6050_MST_I2C_SLV0_NACK_BIT   0

#define MPU6050_INTCFG_INT_LEVEL_BIT        7
#define MPU6050_INTCFG_INT_OPEN_BIT         6
#define MPU6050_INTCFG_LATCH_INT_EN_BIT     5
#define MPU6050_INTCFG_INT_RD_CLEAR_BIT     4
#define MPU6050_INTCFG_FSYNC_INT_LEVEL_BIT  3
#define MPU6050_INTCFG_FSYNC_INT_EN_BIT     2
#define MPU6050_INTCFG_I2C_BYPASS_EN_BIT    1
#define MPU6050_INTCFG_CLKOUT_EN_BIT        0

#define MPU6050_INTMODE_ACTIVEHIGH  0x00
#define MPU6050_INTMODE_ACTIVELOW   0x01

#define MPU6050_INTDRV_PUSHPULL     0x00
#define MPU6050_INTDRV_OPENDRAIN    0x01

#define MPU6050_INTLATCH_50USPULSE  0x00
#define MPU6050_INTLATCH_WAITCLEAR  0x01

#define MPU6050_INTCLEAR_STATUSREAD 0x00
#define MPU6050_INTCLEAR_ANYREAD    0x01

#define MPU6050_INTERRUPT_FF_BIT            7
#define MPU6050_INTERRUPT_MOT_BIT           6
#define MPU6050_INTERRUPT_ZMOT_BIT          5
#define MPU6050_INTERRUPT_FIFO_OFLOW_BIT    4
#define MPU6050_INTERRUPT_I2C_MST_INT_BIT   3
#define MPU6050_INTERRUPT_PLL_RDY_INT_BIT   2
#define MPU6050_INTERRUPT_DMP_INT_BIT       1
#define MPU6050_INTERRUPT_DATA_RDY_BIT      0

// TODO: figure out what these actually do
// UMPL source code is not very obivous
#define MPU6050_DMPINT_5_BIT            5
#define MPU6050_DMPINT_4_BIT            4
#define MPU6050_DMPINT_3_BIT            3
#define MPU6050_DMPINT_2_BIT            2
#define MPU6050_DMPINT_1_BIT            1
#define MPU6050_DMPINT_0_BIT            0

#define MPU6050_MOTION_MOT_XNEG_BIT     7
#define MPU6050_MOTION_MOT_XPOS_BIT     6
#define MPU6050_MOTION_MOT_YNEG_BIT     5
#define MPU6050_MOTION_MOT_YPOS_BIT     4
#define MPU6050_MOTION_MOT_ZNEG_BIT     3
#define MPU6050_MOTION_MOT_ZPOS_BIT     2
#define MPU6050_MOTION_MOT_ZRMOT_BIT    0

#define MPU6050_DELAYCTRL_DELAY_ES_SHADOW_BIT   7
#define MPU6050_DELAYCTRL_I2C_SLV4_DLY_EN_BIT   4
#define MPU6050_DELAYCTRL_I2C_SLV3_DLY_EN_BIT   3
#define MPU6050_DELAYCTRL_I2C_SLV2_DLY_EN_BIT   2
#define MPU6050_DELAYCTRL_I2C_SLV1_DLY_EN_BIT   1
#define MPU6050_DELAYCTRL_I2C_SLV0_DLY_EN_BIT   0

#define MPU6050_PATHRESET_GYRO_RESET_BIT    2
#define MPU6050_PATHRESET_ACCEL_RESET_BIT   1
#define MPU6050_PATHRESET_TEMP_RESET_BIT    0

#define MPU6050_DETECT_ACCEL_ON_DELAY_BIT       5
#define MPU6050_DETECT_ACCEL_ON_DELAY_LENGTH    2
#define MPU6050_DETECT_FF_COUNT_BIT             3
#define MPU6050_DETECT_FF_COUNT_LENGTH          2
#define MPU6050_DETECT_MOT_COUNT_BIT            1
#define MPU6050_DETECT_MOT_COUNT_LENGTH         2

#define MPU6050_DETECT_DECREMENT_RESET  0x0
#define MPU6050_DETECT_DECREMENT_1      0x1
#define MPU6050_DETECT_DECREMENT_2      0x2
#define MPU6050_DETECT_DECREMENT_4      0x3

#define MPU6050_USERCTRL_DMP_EN_BIT             7
#define MPU6050_USERCTRL_FIFO_EN_BIT            6
#define MPU6050_USERCTRL_I2C_MST_EN_BIT         5
#define MPU6050_USERCTRL_I2C_IF_DIS_BIT         4
#define MPU6050_USERCTRL_DMP_RESET_BIT          3
#define MPU6050_USERCTRL_FIFO_RESET_BIT         2
#define MPU6050_USERCTRL_I2C_MST_RESET_BIT      1
#define MPU6050_USERCTRL_SIG_COND_RESET_BIT     0

#define MPU6050_PWR1_DEVICE_RESET_BIT   7
#define MPU6050_PWR1_SLEEP_BIT          6
#define MPU6050_PWR1_CYCLE_BIT          5
#define MPU6050_PWR1_TEMP_DIS_BIT       3
#define MPU6050_PWR1_CLKSEL_BIT         2
#define MPU6050_PWR1_CLKSEL_LENGTH      3

#define MPU6050_CLOCK_INTERNAL          0x00
#define MPU6050_CLOCK_PLL_XGYRO         0x01
#define MPU6050_CLOCK_PLL_YGYRO         0x02
#define MPU6050_CLOCK_PLL_ZGYRO         0x03
#define MPU6050_CLOCK_PLL_EXT32K        0x04
#define MPU6050_CLOCK_PLL_EXT19M        0x05
#define MPU6050_CLOCK_KEEP_RESET        0x07

#define MPU6050_PWR2_LP_WAKE_CTRL_BIT       7
#define MPU6050_PWR2_LP_WAKE_CTRL_LENGTH    2
#define MPU6050_PWR2_STBY_XA_BIT            5
#define MPU6050_PWR2_STBY_YA_BIT            4
#define MPU6050_PWR2_STBY_ZA_BIT            3
#define MPU6050_PWR2_STBY_XG_BIT            2
#define MPU6050_PWR2_STBY_YG_BIT            1
#define MPU6050_PWR2_STBY_ZG_BIT            0

#define MPU6050_WAKE_FREQ_1P25      0x0
#define MPU6050_WAKE_FREQ_2P5       0x1
#define MPU6050_WAKE_FREQ_5         0x2
#define MPU6050_WAKE_FREQ_10        0x3

#define MPU6050_BANKSEL_PRFTCH_EN_BIT       6
#define MPU6050_BANKSEL_CFG_USER_BANK_BIT   5
#define MPU6050_BANKSEL_MEM_SEL_BIT         4
#define MPU6050_BANKSEL_MEM_SEL_LENGTH      5

#define MPU6050_WHO_AM_I_BIT        6
#define MPU6050_WHO_AM_I_LENGTH     6	

struct _MPU6050{
	u16 AX;
	u16 AY;
	u16 AZ;
	u16 TEMP;
	u16 GX;
	u16 GY;
	u16 GZ;
};
extern struct _MPU6050 MPU6050;

void MPU6050_Init(u16 lpf);

void MPU6050_Read(void);

short MPU_Get_Temperature(void);
u8 MPU_Get_Gyroscope(short *gx,short *gy,short *gz);
u8 MPU_Get_Accelerometer(short *ax,short *ay,short *az);

#endif
