0.6
2018.3
Dec  7 2018
00:33:28
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sim_1/new/single_cycle_mips_tb.v,1590321693,verilog,,,,single_cycle_mips_tb,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/ALU.v,1590301488,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/ALUCtr.v,,ALU,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/ALUCtr.v,1590281567,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Ctr.v,,ALUCtr,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Ctr.v,1590296697,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/DataMemory.v,,Ctr,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/DataMemory.v,1590281738,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/InstMemory.v,,DataMemory,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/InstMemory.v,1590281687,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux.v,,InstMemory,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux.v,1590281586,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux5.v,,Mux,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux5.v,1590281606,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/PC.v,,Mux5,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/PC.v,1590281740,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Registers.v,,PC,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Registers.v,1590281633,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/SignExt.v,,Registers,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/SignExt.v,1590281661,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Top.v,,SignExt,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Top.v,1590290109,verilog,,C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sim_1/new/single_cycle_mips_tb.v,,Top,,,,,,,,
