<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4542" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4542{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4542{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4542{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4542{left:189px;bottom:998px;}
#t5_4542{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t6_4542{left:424px;bottom:976px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#t7_4542{left:457px;bottom:976px;letter-spacing:-0.12px;}
#t8_4542{left:424px;bottom:956px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#t9_4542{left:457px;bottom:956px;letter-spacing:-0.12px;}
#ta_4542{left:689px;bottom:998px;letter-spacing:-0.17px;}
#tb_4542{left:189px;bottom:932px;letter-spacing:-0.11px;}
#tc_4542{left:424px;bottom:932px;letter-spacing:-0.12px;}
#td_4542{left:189px;bottom:907px;letter-spacing:-0.12px;}
#te_4542{left:424px;bottom:907px;letter-spacing:-0.12px;}
#tf_4542{left:424px;bottom:886px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tg_4542{left:457px;bottom:886px;letter-spacing:-0.11px;}
#th_4542{left:457px;bottom:869px;letter-spacing:-0.11px;}
#ti_4542{left:424px;bottom:849px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tj_4542{left:457px;bottom:849px;letter-spacing:-0.11px;}
#tk_4542{left:689px;bottom:907px;letter-spacing:-0.17px;}
#tl_4542{left:189px;bottom:825px;letter-spacing:-0.14px;}
#tm_4542{left:424px;bottom:825px;letter-spacing:-0.11px;}
#tn_4542{left:424px;bottom:808px;letter-spacing:-0.11px;}
#to_4542{left:424px;bottom:787px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#tp_4542{left:457px;bottom:787px;letter-spacing:-0.12px;}
#tq_4542{left:424px;bottom:767px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#tr_4542{left:457px;bottom:767px;letter-spacing:-0.11px;}
#ts_4542{left:689px;bottom:825px;letter-spacing:-0.16px;}
#tt_4542{left:189px;bottom:742px;letter-spacing:-0.14px;}
#tu_4542{left:424px;bottom:742px;letter-spacing:-0.12px;}
#tv_4542{left:189px;bottom:718px;letter-spacing:-0.12px;}
#tw_4542{left:424px;bottom:718px;letter-spacing:-0.12px;}
#tx_4542{left:424px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_4542{left:424px;bottom:680px;letter-spacing:-0.08px;}
#tz_4542{left:457px;bottom:680px;letter-spacing:-0.12px;word-spacing:-1.47px;}
#t10_4542{left:457px;bottom:663px;letter-spacing:-0.1px;}
#t11_4542{left:424px;bottom:643px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t12_4542{left:457px;bottom:643px;letter-spacing:-0.12px;word-spacing:-1.46px;}
#t13_4542{left:457px;bottom:626px;letter-spacing:-0.11px;}
#t14_4542{left:689px;bottom:718px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_4542{left:189px;bottom:602px;letter-spacing:-0.15px;}
#t16_4542{left:424px;bottom:602px;letter-spacing:-0.12px;}
#t17_4542{left:189px;bottom:577px;letter-spacing:-0.13px;}
#t18_4542{left:424px;bottom:577px;letter-spacing:-0.14px;}
#t19_4542{left:424px;bottom:556px;letter-spacing:-0.11px;}
#t1a_4542{left:424px;bottom:539px;letter-spacing:-0.11px;}
#t1b_4542{left:424px;bottom:522px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1c_4542{left:424px;bottom:506px;letter-spacing:-0.13px;}
#t1d_4542{left:424px;bottom:484px;letter-spacing:-0.12px;}
#t1e_4542{left:424px;bottom:467px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#t1f_4542{left:424px;bottom:451px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1g_4542{left:424px;bottom:429px;letter-spacing:-0.1px;}
#t1h_4542{left:424px;bottom:412px;letter-spacing:-0.13px;}
#t1i_4542{left:424px;bottom:396px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1j_4542{left:424px;bottom:374px;letter-spacing:-0.11px;}
#t1k_4542{left:424px;bottom:357px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_4542{left:424px;bottom:341px;letter-spacing:-0.11px;}
#t1m_4542{left:424px;bottom:324px;letter-spacing:-0.11px;}
#t1n_4542{left:424px;bottom:307px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t1o_4542{left:424px;bottom:290px;letter-spacing:-0.12px;}
#t1p_4542{left:689px;bottom:577px;letter-spacing:-0.16px;}
#t1q_4542{left:189px;bottom:266px;letter-spacing:-0.14px;}
#t1r_4542{left:424px;bottom:266px;letter-spacing:-0.12px;}
#t1s_4542{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1t_4542{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1u_4542{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t1v_4542{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t1w_4542{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1x_4542{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1y_4542{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1z_4542{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t20_4542{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t21_4542{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4542{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4542{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4542{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4542{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4542{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4542" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4542Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4542" style="-webkit-user-select: none;"><object width="935" height="1210" data="4542/4542.svg" type="image/svg+xml" id="pdf4542" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4542" class="t s1_4542">2-20 </span><span id="t2_4542" class="t s1_4542">Vol. 4 </span>
<span id="t3_4542" class="t s2_4542">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4542" class="t s3_4542">7 </span><span id="t5_4542" class="t s3_4542">Performance Monitoring Available (R) </span>
<span id="t6_4542" class="t s3_4542">1 = </span><span id="t7_4542" class="t s3_4542">Performance monitoring enabled. </span>
<span id="t8_4542" class="t s3_4542">0 = </span><span id="t9_4542" class="t s3_4542">Performance monitoring disabled. </span>
<span id="ta_4542" class="t s3_4542">0F_0H </span>
<span id="tb_4542" class="t s3_4542">10:8 </span><span id="tc_4542" class="t s3_4542">Reserved </span>
<span id="td_4542" class="t s3_4542">11 </span><span id="te_4542" class="t s3_4542">Branch Trace Storage Unavailable (R/O) </span>
<span id="tf_4542" class="t s3_4542">1 = </span><span id="tg_4542" class="t s3_4542">Processor doesnâ€™t support branch </span>
<span id="th_4542" class="t s3_4542">trace storage (BTS). </span>
<span id="ti_4542" class="t s3_4542">0 = </span><span id="tj_4542" class="t s3_4542">BTS is supported. </span>
<span id="tk_4542" class="t s3_4542">0F_0H </span>
<span id="tl_4542" class="t s3_4542">12 </span><span id="tm_4542" class="t s3_4542">Processor Event Based Sampling (PEBS) </span>
<span id="tn_4542" class="t s3_4542">Unavailable (R/O) </span>
<span id="to_4542" class="t s3_4542">1 = </span><span id="tp_4542" class="t s3_4542">PEBS is not supported. </span>
<span id="tq_4542" class="t s3_4542">0 = </span><span id="tr_4542" class="t s3_4542">PEBS is supported. </span>
<span id="ts_4542" class="t s3_4542">06_0FH </span>
<span id="tt_4542" class="t s3_4542">15:13 </span><span id="tu_4542" class="t s3_4542">Reserved </span>
<span id="tv_4542" class="t s3_4542">16 </span><span id="tw_4542" class="t s3_4542">Enhanced Intel SpeedStep Technology </span>
<span id="tx_4542" class="t s3_4542">Enable (R/W) </span>
<span id="ty_4542" class="t s3_4542">0= </span><span id="tz_4542" class="t s3_4542">Enhanced Intel SpeedStep Technology </span>
<span id="t10_4542" class="t s3_4542">disabled. </span>
<span id="t11_4542" class="t s3_4542">1 = </span><span id="t12_4542" class="t s3_4542">Enhanced Intel SpeedStep Technology </span>
<span id="t13_4542" class="t s3_4542">enabled. </span>
<span id="t14_4542" class="t s3_4542">If CPUID.01H: ECX[7] =1 </span>
<span id="t15_4542" class="t s3_4542">17 </span><span id="t16_4542" class="t s3_4542">Reserved </span>
<span id="t17_4542" class="t s3_4542">18 </span><span id="t18_4542" class="t s3_4542">ENABLE MONITOR FSM (R/W) </span>
<span id="t19_4542" class="t s3_4542">When this bit is set to 0, the MONITOR </span>
<span id="t1a_4542" class="t s3_4542">feature flag is not set (CPUID.01H:ECX[bit </span>
<span id="t1b_4542" class="t s3_4542">3] = 0). This indicates that </span>
<span id="t1c_4542" class="t s3_4542">MONITOR/MWAIT are not supported. </span>
<span id="t1d_4542" class="t s3_4542">Software attempts to execute </span>
<span id="t1e_4542" class="t s3_4542">MONITOR/MWAIT will cause #UD when this </span>
<span id="t1f_4542" class="t s3_4542">bit is 0. </span>
<span id="t1g_4542" class="t s3_4542">When this bit is set to 1 (default), </span>
<span id="t1h_4542" class="t s3_4542">MONITOR/MWAIT are supported </span>
<span id="t1i_4542" class="t s3_4542">(CPUID.01H:ECX[bit 3] = 1). </span>
<span id="t1j_4542" class="t s3_4542">If the SSE3 feature flag ECX[0] is not set </span>
<span id="t1k_4542" class="t s3_4542">(CPUID.01H:ECX[bit 0] = 0), the OS must </span>
<span id="t1l_4542" class="t s3_4542">not attempt to alter this bit. BIOS must </span>
<span id="t1m_4542" class="t s3_4542">leave it in the default state. Writing this bit </span>
<span id="t1n_4542" class="t s3_4542">when the SSE3 feature flag is set to 0 may </span>
<span id="t1o_4542" class="t s3_4542">generate a #GP exception. </span>
<span id="t1p_4542" class="t s3_4542">0F_03H </span>
<span id="t1q_4542" class="t s3_4542">21:19 </span><span id="t1r_4542" class="t s3_4542">Reserved </span>
<span id="t1s_4542" class="t s4_4542">Table 2-2. </span><span id="t1t_4542" class="t s4_4542">IA-32 Architectural MSRs (Contd.) </span>
<span id="t1u_4542" class="t s5_4542">Register </span>
<span id="t1v_4542" class="t s5_4542">Address </span>
<span id="t1w_4542" class="t s5_4542">Architectural MSR Name / Bit Fields </span>
<span id="t1x_4542" class="t s5_4542">(Former MSR Name) </span><span id="t1y_4542" class="t s5_4542">MSR/Bit Description </span><span id="t1z_4542" class="t s5_4542">Comment </span>
<span id="t20_4542" class="t s5_4542">Hex </span><span id="t21_4542" class="t s5_4542">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
