#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb 27 22:49:33 2020
# Process ID: 22032
# Current directory: C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/vivado_prj
# Command line: vivado.exe -mode batch -notrace -source Parallel_LHT_Xilinx_Vivado_run.tcl
# Log file: C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/vivado_prj/vivado.log
# Journal file: C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/vivado_prj\vivado.jou
#-----------------------------------------------------------
source Parallel_LHT_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2019.1 project hdl_prj_240p\vivado_prj\Parallel_LHT_vivado.xpr
Scanning sources...
Finished scanning sources
### Running Implementation in Xilinx Vivado 2019.1 ...
[Thu Feb 27 22:49:37 2020] Launched impl_1...
Run output will be captured here: C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/vivado_prj/Parallel_LHT_vivado.runs/impl_1/runme.log
[Thu Feb 27 22:49:37 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log Parallel_LHT.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Parallel_LHT.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Parallel_LHT.tcl -notrace
Command: link_design -top Parallel_LHT -part xczu7ev-ffvc1156-2-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Netlist 29-17] Analyzing 749 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/hdlsrc/parallel_lht/clock_constraint.xdc]
Finished Parsing XDC File [C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/hdlsrc/parallel_lht/clock_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1425.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 92 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1425.918 ; gain = 1129.520
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1442.406 ; gain = 16.488

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fe60378d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.852 ; gain = 437.445

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 936f8884

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.816 ; gain = 0.047
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 936f8884

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.816 ; gain = 0.047
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16da6b13f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.816 ; gain = 0.047
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16da6b13f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.816 ; gain = 0.047
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16da6b13f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.816 ; gain = 0.047
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16da6b13f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.816 ; gain = 0.047
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2043.816 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 191195ac0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.816 ; gain = 0.047

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.397 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 180 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 180 newly gated: 0 Total Ports: 360
Ending PowerOpt Patch Enables Task | Checksum: 1a1408886

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.055 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a1408886

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 4396.055 ; gain = 2352.238

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a1408886

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4396.055 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 4396.055 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1846458cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4396.055 ; gain = 2970.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/vivado_prj/Parallel_LHT_vivado.runs/impl_1/Parallel_LHT_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Parallel_LHT_drc_opted.rpt -pb Parallel_LHT_drc_opted.pb -rpx Parallel_LHT_drc_opted.rpx
Command: report_drc -file Parallel_LHT_drc_opted.rpt -pb Parallel_LHT_drc_opted.pb -rpx Parallel_LHT_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/vivado_prj/Parallel_LHT_vivado.runs/impl_1/Parallel_LHT_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e4d38537

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4396.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: de820c88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18a1f13c3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18a1f13c3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18a1f13c3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11b281658

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4396.055 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 189eece33

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1f9c492fc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f9c492fc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cb26d7fd

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1910c447d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21efdb868

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1c5d464a6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1a8625486

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1f0162387

Time (s): cpu = 00:01:09 ; elapsed = 00:00:47 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 11ff6cd8a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e585fde8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 266f96d04

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 266f96d04

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2723ec248

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2723ec248

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.676. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2400e368b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2400e368b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2400e368b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2400e368b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:09 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1db22befb

Time (s): cpu = 00:01:36 ; elapsed = 00:01:09 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1db22befb

Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 4396.055 ; gain = 0.000
Ending Placer Task | Checksum: 157b4c97a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 4396.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/vivado_prj/Parallel_LHT_vivado.runs/impl_1/Parallel_LHT_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Parallel_LHT_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Parallel_LHT_utilization_placed.rpt -pb Parallel_LHT_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Parallel_LHT_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 4396.055 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cc7b9130 ConstDB: 0 ShapeSum: 8b39384a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "clk_enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tdata" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tdata". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tuser" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tuser". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1098bc745

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 4396.055 ; gain = 0.000
Post Restoration Checksum: NetGraph: 42ee1a42 NumContArr: c69dad03 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1098bc745

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1098bc745

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1098bc745

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 1098bc745

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1f9b240b3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.796  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 18085f074

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 4396.055 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20176
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14858
  Number of Partially Routed Nets     = 5318
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1011eb365

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3731
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.334  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 188a85de3

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1375567b0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1375567b0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1375567b0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1375567b0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1375567b0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:16 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16080e9b2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.334  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16080e9b2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 4396.055 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 16080e9b2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.13745 %
  Global Horizontal Routing Utilization  = 1.36909 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a1473b67

Time (s): cpu = 00:01:52 ; elapsed = 00:01:20 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a1473b67

Time (s): cpu = 00:01:52 ; elapsed = 00:01:20 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a1473b67

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 4396.055 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.334  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a1473b67

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 4396.055 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:25 . Memory (MB): peak = 4396.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/vivado_prj/Parallel_LHT_vivado.runs/impl_1/Parallel_LHT_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Parallel_LHT_drc_routed.rpt -pb Parallel_LHT_drc_routed.pb -rpx Parallel_LHT_drc_routed.rpx
Command: report_drc -file Parallel_LHT_drc_routed.rpt -pb Parallel_LHT_drc_routed.pb -rpx Parallel_LHT_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/vivado_prj/Parallel_LHT_vivado.runs/impl_1/Parallel_LHT_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Parallel_LHT_methodology_drc_routed.rpt -pb Parallel_LHT_methodology_drc_routed.pb -rpx Parallel_LHT_methodology_drc_routed.rpx
Command: report_methodology -file Parallel_LHT_methodology_drc_routed.rpt -pb Parallel_LHT_methodology_drc_routed.pb -rpx Parallel_LHT_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/hybrid_lht/models/parallel_lht/hdl_prj_240p/vivado_prj/Parallel_LHT_vivado.runs/impl_1/Parallel_LHT_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Parallel_LHT_power_routed.rpt -pb Parallel_LHT_power_summary_routed.pb -rpx Parallel_LHT_power_routed.rpx
Command: report_power -file Parallel_LHT_power_routed.rpt -pb Parallel_LHT_power_summary_routed.pb -rpx Parallel_LHT_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4396.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Parallel_LHT_route_status.rpt -pb Parallel_LHT_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Parallel_LHT_timing_summary_routed.rpt -pb Parallel_LHT_timing_summary_routed.pb -rpx Parallel_LHT_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Parallel_LHT_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Parallel_LHT_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Parallel_LHT_bus_skew_routed.rpt -pb Parallel_LHT_bus_skew_routed.pb -rpx Parallel_LHT_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 22:54:55 2020...
[Thu Feb 27 22:54:59 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:05:21 . Memory (MB): peak = 296.941 ; gain = 0.000
### Implementation Complete.
### Running PostPARTiming in Xilinx Vivado 2019.1 ...
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Netlist 29-17] Analyzing 749 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1923.973 ; gain = 40.641
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1923.973 ; gain = 40.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1942.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 92 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1942.145 ; gain = 1645.203
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2496.973 ; gain = 554.828
### PostPARTiming Complete.
### Close Xilinx Vivado 2019.1 project.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 22:55:44 2020...
