// Seed: 3967300755
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wire id_3
    , id_20,
    input tri1 id_4,
    output wire id_5,
    input uwire id_6,
    input tri1 id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input wor id_13,
    output wor id_14,
    output supply0 id_15,
    input tri id_16,
    output tri0 id_17,
    output supply1 id_18
);
  assign id_5 = id_9 ? 1 : id_4;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    output supply0 id_4,
    input wor id_5,
    output tri0 id_6,
    input wire id_7,
    input supply1 id_8
    , id_11,
    output supply1 id_9
);
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_2,
      id_9,
      id_7,
      id_7,
      id_3,
      id_8,
      id_5,
      id_0,
      id_2,
      id_8,
      id_4,
      id_4,
      id_7,
      id_9,
      id_9
  );
  assign modCall_1.type_9 = 0;
  wire id_14;
  initial id_14 = 1;
endmodule
