// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.2 (64-bit)
// Tool Version Limit: 2025.11
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================
/***************************** Include Files *********************************/
#include "xequalstep_baseline.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XEqualstep_baseline_CfgInitialize(XEqualstep_baseline *InstancePtr, XEqualstep_baseline_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_BaseAddress = ConfigPtr->Control_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XEqualstep_baseline_Start(XEqualstep_baseline *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XEqualstep_baseline_ReadReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_AP_CTRL) & 0x80;
    XEqualstep_baseline_WriteReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XEqualstep_baseline_IsDone(XEqualstep_baseline *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XEqualstep_baseline_ReadReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XEqualstep_baseline_IsIdle(XEqualstep_baseline *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XEqualstep_baseline_ReadReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XEqualstep_baseline_IsReady(XEqualstep_baseline *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XEqualstep_baseline_ReadReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XEqualstep_baseline_EnableAutoRestart(XEqualstep_baseline *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEqualstep_baseline_WriteReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_AP_CTRL, 0x80);
}

void XEqualstep_baseline_DisableAutoRestart(XEqualstep_baseline *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEqualstep_baseline_WriteReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_AP_CTRL, 0);
}

void XEqualstep_baseline_InterruptGlobalEnable(XEqualstep_baseline *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEqualstep_baseline_WriteReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_GIE, 1);
}

void XEqualstep_baseline_InterruptGlobalDisable(XEqualstep_baseline *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEqualstep_baseline_WriteReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_GIE, 0);
}

void XEqualstep_baseline_InterruptEnable(XEqualstep_baseline *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XEqualstep_baseline_ReadReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_IER);
    XEqualstep_baseline_WriteReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_IER, Register | Mask);
}

void XEqualstep_baseline_InterruptDisable(XEqualstep_baseline *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XEqualstep_baseline_ReadReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_IER);
    XEqualstep_baseline_WriteReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_IER, Register & (~Mask));
}

void XEqualstep_baseline_InterruptClear(XEqualstep_baseline *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XEqualstep_baseline_WriteReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_ISR, Mask);
}

u32 XEqualstep_baseline_InterruptGetEnabled(XEqualstep_baseline *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XEqualstep_baseline_ReadReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_IER);
}

u32 XEqualstep_baseline_InterruptGetStatus(XEqualstep_baseline *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XEqualstep_baseline_ReadReg(InstancePtr->Control_BaseAddress, XEQUALSTEP_BASELINE_CONTROL_ADDR_ISR);
}

