INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jiahui' on host 'jiahui-VirtualBox' (Linux_x86_64 version 5.4.0-84-generic) on Tue Sep 21 01:08:45 +08 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/jiahui/cg4002/week7/capstoneprojFPGA'
Sourcing Tcl script '/home/jiahui/cg4002/week7/capstoneprojFPGA/hls/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project hls 
INFO: [HLS 200-10] Opening project '/home/jiahui/cg4002/week7/capstoneprojFPGA/hls'.
INFO: [HLS 200-1510] Running: set_top mlp_nn 
INFO: [HLS 200-1510] Running: add_files define.h 
INFO: [HLS 200-10] Adding design file 'define.h' to the project
INFO: [HLS 200-1510] Running: add_files main.cpp 
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files math_func.h 
INFO: [HLS 200-10] Adding design file 'math_func.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/jiahui/cg4002/week7/capstoneprojFPGA/hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_directive_top -name __gthread_active_p __gthread_active_p 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 157.602 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'weights_0': main.cpp:44
ERROR: [HLS 214-124] use of undeclared identifier 'weights_1': main.cpp:50
ERROR: [HLS 214-124] use of undeclared identifier 'weights_2': main.cpp:56
ERROR: [HLS 214-124] use of undeclared identifier 'weights_3': main.cpp:62
ERROR: [HLS 214-124] use of undeclared identifier 'weights_4': main.cpp:67
ERROR: [HLS 214-124] use of undeclared identifier 'weights_4': main.cpp:71
ERROR: [HLS 214-124] use of undeclared identifier 'bias_0': main.cpp:75
ERROR: [HLS 214-124] use of undeclared identifier 'bias_1': main.cpp:79
ERROR: [HLS 214-124] use of undeclared identifier 'bias_2': main.cpp:83
ERROR: [HLS 214-124] use of undeclared identifier 'bias_3': main.cpp:87
ERROR: [HLS 214-124] use of undeclared identifier 'bias_4': main.cpp:91
ERROR: [HLS 214-124] use of undeclared identifier 'bias_5': main.cpp:95
ERROR: [HLS 214-124] use of undeclared identifier 'input': main.cpp:106
ERROR: [HLS 214-124] use of undeclared identifier 'input': main.cpp:113
ERROR: [HLS 214-124] use of undeclared identifier 'weights_0': main.cpp:113
ERROR: [HLS 214-124] use of undeclared identifier 'bias_0': main.cpp:114
ERROR: [HLS 214-124] use of undeclared identifier 'weights_1': main.cpp:118
ERROR: [HLS 214-124] use of undeclared identifier 'bias_1': main.cpp:119
ERROR: [HLS 214-124] use of undeclared identifier 'weights_2': main.cpp:123
ERROR: [HLS 214-124] use of undeclared identifier 'bias_2': main.cpp:124
ERROR: [HLS 214-124] use of undeclared identifier 'weights_3': main.cpp:128
ERROR: [HLS 214-124] use of undeclared identifier 'bias_3': main.cpp:129
ERROR: [HLS 214-124] use of undeclared identifier 'weights_4': main.cpp:133
ERROR: [HLS 214-124] use of undeclared identifier 'bias_4': main.cpp:134
ERROR: [HLS 214-124] use of undeclared identifier 'weights_5': main.cpp:138
ERROR: [HLS 214-124] use of undeclared identifier 'bias_5': main.cpp:139
ERROR: [HLS 214-125] no member named 'isLast' in 'AXI_L': main.cpp:144
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.33 seconds. CPU system time: 1.23 seconds. Elapsed time: 13.48 seconds; current allocated memory: 159.142 MB.
Syntax check failed in clang-tidy
    while executing
"source /home/jiahui/cg4002/week7/capstoneprojFPGA/hls/solution1/csynth.tcl"
    invoked from within
"hls::main /home/jiahui/cg4002/week7/capstoneprojFPGA/hls/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 16.99 seconds. Total CPU system time: 4.89 seconds. Total elapsed time: 47.72 seconds; peak allocated memory: 158.803 MB.
