A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE     1


MACRO ASSEMBLER A51 V8.01
OBJECT MODULE PLACED IN ../LE1/lib/HAL/hal_spi.OBJ
ASSEMBLER INVOKED BY: C:\KEIL\C51\BIN\A51.exe ../LE1/lib/HAL/hal_spi.src

LOC  OBJ            LINE     SOURCE

                       1     ; ../LE1/lib/HAL/hal_spi.SRC generated from: ../LE1/lib/HAL/hal_spi.c
                       2     ; COMPILER INVOKED BY:
                       3     ;        C:\KEIL\C51\BIN\C51.exe ../LE1/lib/HAL/hal_spi.c INCDIR(../LE1/include) BROWSE DEB
                             UG CD SB OMF2 WL(0) PREPRINT SRC
                       4     
                       5     $nomod51 
                       6     
                       7     NAME    ___LE1_LIB_HAL_HAL_SPI
                       8     
  009B                 9     TB80    BIT     098H.3
  00BE                10     SPISSTAT        DATA    0BEH
  00C8                11     T2I0    BIT     0C8H.0
  00C3                12     CCH1    DATA    0C3H
  0080                13     P0      DATA    080H
  00C9                14     T2I1    BIT     0C8H.1
  00DF                15     CCPDATO DATA    0DFH
  00C5                16     CCH2    DATA    0C5H
  0090                17     P1      DATA    090H
  00C7                18     CCH3    DATA    0C7H
  00A0                19     P2      DATA    0A0H
  009D                20     SM20    BIT     098H.5
  00B0                21     P3      DATA    0B0H
  00D6                22     AC      BIT     0D0H.6
  00C2                23     CCL1    DATA    0C2H
  00C4                24     CCL2    DATA    0C4H
  00DF                25     BD      BIT     0D8H.7
  00B8                26     RFSPI   BIT     0B8H.0
  00AF                27     EA      BIT     0A8H.7
  00CC                28     T2      DATA    0CCH
  00C6                29     CCL3    DATA    0C6H
  00B7                30     SPISRDSZ        DATA    0B7H
  00CB                31     T2R0    BIT     0C8H.3
  00CC                32     T2R1    BIT     0C8H.4
  00A8                33     IEN0    DATA    0A8H
  00B8                34     IEN1    DATA    0B8H
  00A5                35     WUCON   DATA    0A5H
  0085                36     DPH1    DATA    085H
  00DB                37     COMPCON DATA    0DBH
  00A3                38     CLKCTRL DATA    0A3H
  0084                39     DPL1    DATA    084H
  00CD                40     I2FR    BIT     0C8H.5
  00BB                41     WUPIN   BIT     0B8H.3
  00CE                42     I3FR    BIT     0C8H.6
  00FF                43     SPIMDAT DATA    0FFH
  00C7                44     EXF2    BIT     0C0H.7
  009C                45     REN0    BIT     098H.4
  00CA                46     T2CM    BIT     0C8H.2
  00B9                47     RF      BIT     0B8H.1
  00BD                48     WUIRQ   BIT     0B8H.5
  00E7                49     SPIRDAT DATA    0E7H
  00C1                50     CCEN    DATA    0C1H
  00E2                51     W2CON0  DATA    0E2H
  00BF                52     SPISDAT DATA    0BFH
  00D7                53     CY      BIT     0D0H.7
  00E1                54     W2CON1  DATA    0E1H
  00FB                55     FDCR    DATA    0FBH
  00E8                56     RFCE    BIT     0E8H.0
  00CB                57     CRCH    DATA    0CBH
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE     2

  0081                58     SP      DATA    081H
  00D2                59     OV      BIT     0D0H.2
  00CA                60     CRCL    DATA    0CAH
  00AD                61     CLKLFCTRL       DATA    0ADH
  00B1                62     RSTREAS DATA    0B1H
  00CF                63     T2PS    BIT     0C8H.7
  00F9                64     FPCR    DATA    0F9H
  00BC                65     MISC    BIT     0B8H.4
  00A1                66     PWMDC0  DATA    0A1H
  00B4                67     RTC2CMP0        DATA    0B4H
  00A2                68     PWMDC1  DATA    0A2H
  00B5                69     RTC2CMP1        DATA    0B5H
  0080                70     P00     BIT     080H.0
  00BA                71     S0RELH  DATA    0BAH
  0090                72     P10     BIT     090H.0
  0081                73     P01     BIT     080H.1
  0087                74     PCON    DATA    087H
  00A0                75     P20     BIT     0A0H.0
  0091                76     P11     BIT     090H.1
  0082                77     P02     BIT     080H.2
  00B0                78     P30     BIT     0B0H.0
  00A1                79     P21     BIT     0A0H.1
  0092                80     P12     BIT     090H.2
  0083                81     P03     BIT     080H.3
  00C2                82     SPIF    BIT     0C0H.2
  00FA                83     RDIS    BIT     0F8H.2
  00B1                84     P31     BIT     0B0H.1
  00A2                85     P22     BIT     0A0H.2
  0093                86     P13     BIT     090H.3
  0084                87     P04     BIT     080H.4
  00AA                88     S0RELL  DATA    0AAH
  00B2                89     P32     BIT     0B0H.2
  00A3                90     P23     BIT     0A0H.3
  0094                91     P14     BIT     090H.4
  0085                92     P05     BIT     080H.5
  00D9                93     W2SADR  DATA    0D9H
  0089                94     TMOD    DATA    089H
  0088                95     TCON    DATA    088H
  00B3                96     P33     BIT     0B0H.3
  00A4                97     P24     BIT     0A0H.4
  0095                98     P15     BIT     090H.5
  0086                99     P06     BIT     080H.6
  00B4               100     P34     BIT     0B0H.4
  00A5               101     P25     BIT     0A0H.5
  0096               102     P16     BIT     090H.6
  0087               103     P07     BIT     080H.7
  00C2               104     CC1     DATA    0C2H
  00B5               105     P35     BIT     0B0H.5
  00A6               106     P26     BIT     0A0H.6
  0097               107     P17     BIT     090H.7
  00C4               108     CC2     DATA    0C4H
  00B6               109     P36     BIT     0B0H.6
  00A7               110     P27     BIT     0A0H.7
  00C6               111     CC3     DATA    0C6H
  00B7               112     P37     BIT     0B0H.7
  00EA               113     RFCKEN  BIT     0E8H.2
  00F8               114     WPEN    BIT     0F8H.0
  00DD               115     CCPDATIA        DATA    0DDH
  00DE               116     CCPDATIB        DATA    0DEH
  0089               117     IE0     BIT     088H.1
  00FC               118     RDYN    BIT     0F8H.4
  008B               119     IE1     BIT     088H.3
  00CF               120     WUOPC0  DATA    0CFH
  00F0               121     B       DATA    0F0H
  00E9               122     MD0     DATA    0E9H
  00CE               123     WUOPC1  DATA    0CEH
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE     3

  00A7               124     MEMCON  DATA    0A7H
  00EA               125     MD1     DATA    0EAH
  00D7               126     RNGDAT  DATA    0D7H
  00EB               127     MD2     DATA    0EBH
  00EC               128     MD3     DATA    0ECH
  00ED               129     MD4     DATA    0EDH
  00AF               130     WDSV    DATA    0AFH
  00EE               131     MD5     DATA    0EEH
  00E0               132     ACC     DATA    0E0H
  00DC               133     POFCON  DATA    0DCH
  00AC               134     ES0     BIT     0A8H.4
  00A9               135     ET0     BIT     0A8H.1
  00A9               136     IP0     DATA    0A9H
  00AB               137     ET1     BIT     0A8H.3
  008D               138     TF0     BIT     088H.5
  00B9               139     IP1     DATA    0B9H
  00AD               140     ET2     BIT     0A8H.5
  0098               141     RI0     BIT     098H.0
  008F               142     TF1     BIT     088H.7
  00C0               143     RFSPIF  BIT     0C0H.0
  00C6               144     TF2     BIT     0C0H.6
  00FC               145     SPIMCON0        DATA    0FCH
  00D6               146     RNGCTL  DATA    0D6H
  008C               147     TH0     DATA    08CH
  00A8               148     EX0     BIT     0A8H.0
  0099               149     TI0     BIT     098H.1
  0088               150     IT0     BIT     088H.0
  00FD               151     SPIMCON1        DATA    0FDH
  008D               152     TH1     DATA    08DH
  00AA               153     EX1     BIT     0A8H.2
  008A               154     IT1     BIT     088H.2
  00CD               155     TH2     DATA    0CDH
  00AE               156     OPMCON  DATA    0AEH
  00D0               157     P       BIT     0D0H.0
  009F               158     SM0     BIT     098H.7
  008A               159     TL0     DATA    08AH
  009E               160     SM1     BIT     098H.6
  00E4               161     SPIRCON0        DATA    0E4H
  008B               162     TL1     DATA    08BH
  00E5               163     SPIRCON1        DATA    0E5H
  00CC               164     TL2     DATA    0CCH
  00BC               165     SPISCON0        DATA    0BCH
  00BD               166     SPISCON1        DATA    0BDH
  00D3               167     RS0     BIT     0D0H.3
  008C               168     TR0     BIT     088H.4
  00D4               169     RS1     BIT     0D0H.4
  00B2               170     PWMCON  DATA    0B2H
  008E               171     TR1     BIT     088H.6
  00CA               172     CRC     DATA    0CAH
  00A6               173     INTEXP  DATA    0A6H
  00C3               174     WUPINF  BIT     0C0H.3
  00FA               175     FCR     DATA    0FAH
  00D3               176     ADCCON1 DATA    0D3H
  00D2               177     ADCCON2 DATA    0D2H
  0083               178     DPH     DATA    083H
  00D1               179     ADCCON3 DATA    0D1H
  00C1               180     RFF     BIT     0C0H.1
  0093               181     P0DIR   DATA    093H
  0082               182     DPL     DATA    082H
  009E               183     P0CON   DATA    09EH
  0099               184     S0BUF   DATA    099H
  0094               185     P1DIR   DATA    094H
  009F               186     P1CON   DATA    09FH
  0095               187     P2DIR   DATA    095H
  00BF               188     EXEN2   BIT     0B8H.7
  00DA               189     W2DAT   DATA    0DAH
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE     4

  0097               190     P2CON   DATA    097H
  0096               191     P3DIR   DATA    096H
  00A4               192     PWRDWN  DATA    0A4H
  0098               193     S0CON   DATA    098H
  008F               194     P3CON   DATA    08FH
  00B6               195     RTC2CPT00       DATA    0B6H
  00D8               196     ADCON   DATA    0D8H
  00AC               197     RTC2CPT10       DATA    0ACH
  00AB               198     RTC2CPT01       DATA    0ABH
  00C8               199     T2CON   DATA    0C8H
  0092               200     DPS     DATA    092H
  00FD               201     WEN     BIT     0F8H.5
  00F8               202     FSR     DATA    0F8H
  00D4               203     ADCDATH DATA    0D4H
  00C9               204     MPAGE   DATA    0C9H
  00BA               205     SPI     BIT     0B8H.2
  00F9               206     RDEND   BIT     0F8H.1
  00D5               207     ADCDATL DATA    0D5H
  00FB               208     INFEN   BIT     0F8H.3
  00FF               209     MCDIS   BIT     0F8H.7
  00C5               210     WUF     BIT     0C0H.5
  00C4               211     MISCF   BIT     0C0H.4
  00EF               212     ARCON   DATA    0EFH
  00D5               213     F0      BIT     0D0H.5
  00FE               214     STP     BIT     0F8H.6
  00FE               215     SPIMSTAT        DATA    0FEH
  00E8               216     RFCON   DATA    0E8H
  00D0               217     PSW     DATA    0D0H
  009A               218     RB80    BIT     098H.2
  00C0               219     IRCON   DATA    0C0H
  00E9               220     RFCSN   BIT     0E8H.1
  00E6               221     SPIRSTAT        DATA    0E6H
  00B3               222     RTC2CON DATA    0B3H
                     223     ?PR?_hal_spi_master_init?___LE1_LIB_HAL_HAL_SPI SEGMENT CODE 
                     224     ?PR?_hal_spi_master_read_write?___LE1_LIB_HAL_HAL_SPI SEGMENT CODE 
                     225             PUBLIC  _hal_spi_master_read_write
                     226             PUBLIC  _hal_spi_master_init
                     227     ; /* Copyright (c) 2008 Nordic Semiconductor. All Rights Reserved.
                     228     ;  *
                     229     ;  * The information contained herein is property of Nordic Semiconductor ASA.
                     230     ;  * Terms and conditions of usage are described in detail in NORDIC
                     231     ;  * SEMICONDUCTOR STANDARD SOFTWARE LICENSE AGREEMENT. 
                     232     ;  *
                     233     ;  * Licensees are granted free, non-transferable use of the information. NO
                     234     ;  * WARRENTY of ANY KIND is provided. This heading must NOT be removed from
                     235     ;  * the file.
                     236     ;  *
                     237     ;  * $LastChangedRevision$
                     238     ;  */ 
                     239     ; 
                     240     ;  /** @file
                     241     ;  * @brief Implementation of  hal_spi
                     242     ;  */
                     243     ; 
                     244     ; #include <Nordic/reg24le1.h>
                     245     ; #include <HAL/hal_spi.h>
                     246     ; #include <HAL/nordic_common.h>
                     247     ; 
                     248     ; void hal_spi_master_init(hal_spi_clkdivider_t ck, hal_spi_mode_t mode, hal_spi_byte_order
                             _t bo)
                     249     
----                 250             RSEG  ?PR?_hal_spi_master_init?___LE1_LIB_HAL_HAL_SPI
0000                 251     _hal_spi_master_init:
                     252             USING   0
                     253                             ; SOURCE LINE # 22
                     254     ;---- Variable 'ck?040' assigned to Register 'R7' ----
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE     5

                     255     ;---- Variable 'bo?042' assigned to Register 'R3' ----
                     256     ;---- Variable 'mode?041' assigned to Register 'R5' ----
                     257     ; {
                     258                             ; SOURCE LINE # 23
                     259     ;   SPIMCON0 = 0;                           // Default register settings
                     260                             ; SOURCE LINE # 24
0000 E4              261             CLR     A
0001 F5FC            262             MOV     SPIMCON0,A
                     263     ;   switch (ck)                             // Set desired clock divider
                     264                             ; SOURCE LINE # 25
0003 EF              265             MOV     A,R7
0004 14              266             DEC     A
0005 600F            267             JZ      ?C0003
0007 14              268             DEC     A
0008 6011            269             JZ      ?C0004
000A 14              270             DEC     A
000B 6013            271             JZ      ?C0005
000D 14              272             DEC     A
000E 6015            273             JZ      ?C0006
0010 2404            274             ADD     A,#04H
0012 7016            275             JNZ     ?C0008
                     276     ;   {
                     277                             ; SOURCE LINE # 26
                     278     ;     case SPI_CLK_DIV2:
                     279                             ; SOURCE LINE # 27
0014                 280     ?C0002:
                     281     ;       SPIMCON0 |= (0x00 << 4);
                     282                             ; SOURCE LINE # 28
                     283     ;       break;
                     284                             ; SOURCE LINE # 29
0014 8017            285             SJMP    ?C0001
                     286     ;     case SPI_CLK_DIV4:
                     287                             ; SOURCE LINE # 30
0016                 288     ?C0003:
                     289     ;       SPIMCON0 |= (0x01 << 4);
                     290                             ; SOURCE LINE # 31
0016 43FC10          291             ORL     SPIMCON0,#010H
                     292     ;       break;
                     293                             ; SOURCE LINE # 32
0019 8012            294             SJMP    ?C0001
                     295     ;     case SPI_CLK_DIV8:
                     296                             ; SOURCE LINE # 33
001B                 297     ?C0004:
                     298     ;       SPIMCON0 |= (0x02 << 4);
                     299                             ; SOURCE LINE # 34
001B 43FC20          300             ORL     SPIMCON0,#020H
                     301     ;       break;
                     302                             ; SOURCE LINE # 35
001E 800D            303             SJMP    ?C0001
                     304     ;     case SPI_CLK_DIV16:
                     305                             ; SOURCE LINE # 36
0020                 306     ?C0005:
                     307     ;       SPIMCON0 |= (0x03 << 4);
                     308                             ; SOURCE LINE # 37
0020 43FC30          309             ORL     SPIMCON0,#030H
                     310     ;       break;
                     311                             ; SOURCE LINE # 38
0023 8008            312             SJMP    ?C0001
                     313     ;     case SPI_CLK_DIV32:
                     314                             ; SOURCE LINE # 39
0025                 315     ?C0006:
                     316     ;       SPIMCON0 |= (0x04 << 4);
                     317                             ; SOURCE LINE # 40
0025 43FC40          318             ORL     SPIMCON0,#040H
                     319     ;       break;
                     320                             ; SOURCE LINE # 41
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE     6

0028 8003            321             SJMP    ?C0001
                     322     ;     case SPI_CLK_DIV64:                   // We use clock divder 64 as default
                     323                             ; SOURCE LINE # 42
                     324     ;     default:
                     325                             ; SOURCE LINE # 43
002A                 326     ?C0008:
                     327     ;       SPIMCON0 |= (0x05 << 4);
                     328                             ; SOURCE LINE # 44
002A 43FC50          329             ORL     SPIMCON0,#050H
                     330     ;       break;  
                     331                             ; SOURCE LINE # 45
                     332     ;   }
                     333                             ; SOURCE LINE # 46
002D                 334     ?C0001:
                     335     ;   switch(mode)                            // Set desired mode
                     336                             ; SOURCE LINE # 47
002D ED              337             MOV     A,R5
002E 14              338             DEC     A
002F 600A            339             JZ      ?C0011
0031 14              340             DEC     A
0032 600C            341             JZ      ?C0012
0034 14              342             DEC     A
0035 600E            343             JZ      ?C0013
0037 2403            344             ADD     A,#03H
                     345     ;   {
                     346                             ; SOURCE LINE # 48
                     347     ;     case HAL_SPI_MODE_0:
                     348                             ; SOURCE LINE # 49
0039                 349     ?C0010:
                     350     ;       SPIMCON0 |= (0x00 << 1);
                     351                             ; SOURCE LINE # 50
                     352     ;       break;
                     353                             ; SOURCE LINE # 51
0039 800D            354             SJMP    ?C0009
                     355     ;     case HAL_SPI_MODE_1:
                     356                             ; SOURCE LINE # 52
003B                 357     ?C0011:
                     358     ;       SPIMCON0 |= (0x01 << 1);
                     359                             ; SOURCE LINE # 53
003B 43FC02          360             ORL     SPIMCON0,#02H
                     361     ;       break;
                     362                             ; SOURCE LINE # 54
003E 8008            363             SJMP    ?C0009
                     364     ;     case HAL_SPI_MODE_2:
                     365                             ; SOURCE LINE # 55
0040                 366     ?C0012:
                     367     ;       SPIMCON0 |= (0x02 << 1);
                     368                             ; SOURCE LINE # 56
0040 43FC04          369             ORL     SPIMCON0,#04H
                     370     ;       break;
                     371                             ; SOURCE LINE # 57
0043 8003            372             SJMP    ?C0009
                     373     ;     case HAL_SPI_MODE_3:      
                     374                             ; SOURCE LINE # 58
0045                 375     ?C0013:
                     376     ;       SPIMCON0 |= (0x03 << 1);
                     377                             ; SOURCE LINE # 59
0045 43FC06          378             ORL     SPIMCON0,#06H
                     379     ;       break;
                     380                             ; SOURCE LINE # 60
                     381     ;   }
                     382                             ; SOURCE LINE # 61
0048                 383     ?C0009:
                     384     ;   
                     385     ;   if(bo == HAL_SPI_LSB_MSB)               // Set desired data order
                     386                             ; SOURCE LINE # 63
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE     7

0048 EB              387             MOV     A,R3
0049 7003            388             JNZ     ?C0014
                     389     ;   {
                     390                             ; SOURCE LINE # 64
                     391     ;     SPIMCON0 |= BIT_3;
                     392                             ; SOURCE LINE # 65
004B 43FC08          393             ORL     SPIMCON0,#08H
                     394     ;   }
                     395                             ; SOURCE LINE # 66
004E                 396     ?C0014:
                     397     ; 
                     398     ;   SPIMCON0 |= BIT_0;                      // Enable SPI master
                     399                             ; SOURCE LINE # 68
004E 43FC01          400             ORL     SPIMCON0,#01H
                     401     ; }
                     402                             ; SOURCE LINE # 69
0051 22              403             RET     
                     404     ; END OF _hal_spi_master_init
                     405     
                     406     ; 
                     407     ; unsigned char hal_spi_master_read_write(unsigned char pLoad)
                     408     
----                 409             RSEG  ?PR?_hal_spi_master_read_write?___LE1_LIB_HAL_HAL_SPI
0000                 410     _hal_spi_master_read_write:
                     411             USING   0
                     412                             ; SOURCE LINE # 71
                     413     ;---- Variable 'pLoad?143' assigned to Register 'R7' ----
                     414     ; {
                     415                             ; SOURCE LINE # 72
                     416     ;   SPIMDAT = pLoad ;                       // Write data to SPI master
                     417                             ; SOURCE LINE # 73
0000 8FFF            418             MOV     SPIMDAT,R7
0002                 419     ?C0016:
                     420     ;   while(!(SPIMSTAT & 0x04))               // Wait for data available in rx_fifo
                     421                             ; SOURCE LINE # 74
0002 E5FE            422             MOV     A,SPIMSTAT
0004 30E2FB          423             JNB     ACC.2,?C0016
0007                 424     ?C0017:
                     425     ;   ;
                     426     ;   return SPIMDAT;                         // Return data register
                     427                             ; SOURCE LINE # 76
0007 AFFF            428             MOV     R7,SPIMDAT
                     429     ; }                     ; SOURCE LINE # 77
0009                 430     ?C0018:
0009 22              431             RET     
                     432     ; END OF _hal_spi_master_read_write
                     433     
                     434             END
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE     8

SYMBOL TABLE LISTING
------ ----- -------


N A M E                                    T Y P E  V A L U E   ATTRIBUTES

?C0001. . . . . . . . . . . . . . . . .    C ADDR   002DH   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0002. . . . . . . . . . . . . . . . .    C ADDR   0014H   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0003. . . . . . . . . . . . . . . . .    C ADDR   0016H   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0004. . . . . . . . . . . . . . . . .    C ADDR   001BH   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0005. . . . . . . . . . . . . . . . .    C ADDR   0020H   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0006. . . . . . . . . . . . . . . . .    C ADDR   0025H   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0008. . . . . . . . . . . . . . . . .    C ADDR   002AH   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0009. . . . . . . . . . . . . . . . .    C ADDR   0048H   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0010. . . . . . . . . . . . . . . . .    C ADDR   0039H   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0011. . . . . . . . . . . . . . . . .    C ADDR   003BH   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0012. . . . . . . . . . . . . . . . .    C ADDR   0040H   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0013. . . . . . . . . . . . . . . . .    C ADDR   0045H   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0014. . . . . . . . . . . . . . . . .    C ADDR   004EH   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
?C0016. . . . . . . . . . . . . . . . .    C ADDR   0002H   R   SEG=?PR?_HAL_SPI_MASTER_READ_WRITE?___LE1_LIB_HAL_HAL_SP
                                    	     I
?C0017. . . . . . . . . . . . . . . . .    C ADDR   0007H   R   SEG=?PR?_HAL_SPI_MASTER_READ_WRITE?___LE1_LIB_HAL_HAL_SP
                                    	     I
?C0018. . . . . . . . . . . . . . . . .    C ADDR   0009H   R   SEG=?PR?_HAL_SPI_MASTER_READ_WRITE?___LE1_LIB_HAL_HAL_SP
                                    	     I
?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HALC SEG    0052H       REL=UNIT
?PR?_HAL_SPI_MASTER_READ_WRITE?___LE1_LIB_HC SEG _SP000AH       REL=UNIT
AC. . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.6 A   
ACC . . . . . . . . . . . . . . . . . .    D ADDR   00E0H   A   
ADCCON1 . . . . . . . . . . . . . . . .    D ADDR   00D3H   A   
ADCCON2 . . . . . . . . . . . . . . . .    D ADDR   00D2H   A   
ADCCON3 . . . . . . . . . . . . . . . .    D ADDR   00D1H   A   
ADCDATH . . . . . . . . . . . . . . . .    D ADDR   00D4H   A   
ADCDATL . . . . . . . . . . . . . . . .    D ADDR   00D5H   A   
ADCON . . . . . . . . . . . . . . . . .    D ADDR   00D8H   A   
ARCON . . . . . . . . . . . . . . . . .    D ADDR   00EFH   A   
B . . . . . . . . . . . . . . . . . . .    D ADDR   00F0H   A   
BD. . . . . . . . . . . . . . . . . . .    B ADDR   00D8H.7 A   
CC1 . . . . . . . . . . . . . . . . . .    D ADDR   00C2H   A   
CC2 . . . . . . . . . . . . . . . . . .    D ADDR   00C4H   A   
CC3 . . . . . . . . . . . . . . . . . .    D ADDR   00C6H   A   
CCEN. . . . . . . . . . . . . . . . . .    D ADDR   00C1H   A   
CCH1. . . . . . . . . . . . . . . . . .    D ADDR   00C3H   A   
CCH2. . . . . . . . . . . . . . . . . .    D ADDR   00C5H   A   
CCH3. . . . . . . . . . . . . . . . . .    D ADDR   00C7H   A   
CCL1. . . . . . . . . . . . . . . . . .    D ADDR   00C2H   A   
CCL2. . . . . . . . . . . . . . . . . .    D ADDR   00C4H   A   
CCL3. . . . . . . . . . . . . . . . . .    D ADDR   00C6H   A   
CCPDATIA. . . . . . . . . . . . . . . .    D ADDR   00DDH   A   
CCPDATIB. . . . . . . . . . . . . . . .    D ADDR   00DEH   A   
CCPDATO . . . . . . . . . . . . . . . .    D ADDR   00DFH   A   
CLKCTRL . . . . . . . . . . . . . . . .    D ADDR   00A3H   A   
CLKLFCTRL . . . . . . . . . . . . . . .    D ADDR   00ADH   A   
COMPCON . . . . . . . . . . . . . . . .    D ADDR   00DBH   A   
CRC . . . . . . . . . . . . . . . . . .    D ADDR   00CAH   A   
CRCH. . . . . . . . . . . . . . . . . .    D ADDR   00CBH   A   
CRCL. . . . . . . . . . . . . . . . . .    D ADDR   00CAH   A   
CY. . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.7 A   
DPH . . . . . . . . . . . . . . . . . .    D ADDR   0083H   A   
DPH1. . . . . . . . . . . . . . . . . .    D ADDR   0085H   A   
DPL . . . . . . . . . . . . . . . . . .    D ADDR   0082H   A   
DPL1. . . . . . . . . . . . . . . . . .    D ADDR   0084H   A   
DPS . . . . . . . . . . . . . . . . . .    D ADDR   0092H   A   
EA. . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.7 A   
ES0 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.4 A   
ET0 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.1 A   
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE     9

ET1 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.3 A   
ET2 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.5 A   
EX0 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.0 A   
EX1 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.2 A   
EXEN2 . . . . . . . . . . . . . . . . .    B ADDR   00B8H.7 A   
EXF2. . . . . . . . . . . . . . . . . .    B ADDR   00C0H.7 A   
F0. . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.5 A   
FCR . . . . . . . . . . . . . . . . . .    D ADDR   00FAH   A   
FDCR. . . . . . . . . . . . . . . . . .    D ADDR   00FBH   A   
FPCR. . . . . . . . . . . . . . . . . .    D ADDR   00F9H   A   
FSR . . . . . . . . . . . . . . . . . .    D ADDR   00F8H   A   
I2FR. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.5 A   
I3FR. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.6 A   
IE0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.1 A   
IE1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.3 A   
IEN0. . . . . . . . . . . . . . . . . .    D ADDR   00A8H   A   
IEN1. . . . . . . . . . . . . . . . . .    D ADDR   00B8H   A   
INFEN . . . . . . . . . . . . . . . . .    B ADDR   00F8H.3 A   
INTEXP. . . . . . . . . . . . . . . . .    D ADDR   00A6H   A   
IP0 . . . . . . . . . . . . . . . . . .    D ADDR   00A9H   A   
IP1 . . . . . . . . . . . . . . . . . .    D ADDR   00B9H   A   
IRCON . . . . . . . . . . . . . . . . .    D ADDR   00C0H   A   
IT0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.0 A   
IT1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.2 A   
MCDIS . . . . . . . . . . . . . . . . .    B ADDR   00F8H.7 A   
MD0 . . . . . . . . . . . . . . . . . .    D ADDR   00E9H   A   
MD1 . . . . . . . . . . . . . . . . . .    D ADDR   00EAH   A   
MD2 . . . . . . . . . . . . . . . . . .    D ADDR   00EBH   A   
MD3 . . . . . . . . . . . . . . . . . .    D ADDR   00ECH   A   
MD4 . . . . . . . . . . . . . . . . . .    D ADDR   00EDH   A   
MD5 . . . . . . . . . . . . . . . . . .    D ADDR   00EEH   A   
MEMCON. . . . . . . . . . . . . . . . .    D ADDR   00A7H   A   
MISC. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.4 A   
MISCF . . . . . . . . . . . . . . . . .    B ADDR   00C0H.4 A   
MPAGE . . . . . . . . . . . . . . . . .    D ADDR   00C9H   A   
OPMCON. . . . . . . . . . . . . . . . .    D ADDR   00AEH   A   
OV. . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.2 A   
P . . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.0 A   
P0. . . . . . . . . . . . . . . . . . .    D ADDR   0080H   A   
P00 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.0 A   
P01 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.1 A   
P02 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.2 A   
P03 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.3 A   
P04 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.4 A   
P05 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.5 A   
P06 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.6 A   
P07 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.7 A   
P0CON . . . . . . . . . . . . . . . . .    D ADDR   009EH   A   
P0DIR . . . . . . . . . . . . . . . . .    D ADDR   0093H   A   
P1. . . . . . . . . . . . . . . . . . .    D ADDR   0090H   A   
P10 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.0 A   
P11 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.1 A   
P12 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.2 A   
P13 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.3 A   
P14 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.4 A   
P15 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.5 A   
P16 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.6 A   
P17 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.7 A   
P1CON . . . . . . . . . . . . . . . . .    D ADDR   009FH   A   
P1DIR . . . . . . . . . . . . . . . . .    D ADDR   0094H   A   
P2. . . . . . . . . . . . . . . . . . .    D ADDR   00A0H   A   
P20 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.0 A   
P21 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.1 A   
P22 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.2 A   
P23 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.3 A   
P24 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.4 A   
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE    10

P25 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.5 A   
P26 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.6 A   
P27 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.7 A   
P2CON . . . . . . . . . . . . . . . . .    D ADDR   0097H   A   
P2DIR . . . . . . . . . . . . . . . . .    D ADDR   0095H   A   
P3. . . . . . . . . . . . . . . . . . .    D ADDR   00B0H   A   
P30 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.0 A   
P31 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.1 A   
P32 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.2 A   
P33 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.3 A   
P34 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.4 A   
P35 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.5 A   
P36 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.6 A   
P37 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.7 A   
P3CON . . . . . . . . . . . . . . . . .    D ADDR   008FH   A   
P3DIR . . . . . . . . . . . . . . . . .    D ADDR   0096H   A   
PCON. . . . . . . . . . . . . . . . . .    D ADDR   0087H   A   
POFCON. . . . . . . . . . . . . . . . .    D ADDR   00DCH   A   
PSW . . . . . . . . . . . . . . . . . .    D ADDR   00D0H   A   
PWMCON. . . . . . . . . . . . . . . . .    D ADDR   00B2H   A   
PWMDC0. . . . . . . . . . . . . . . . .    D ADDR   00A1H   A   
PWMDC1. . . . . . . . . . . . . . . . .    D ADDR   00A2H   A   
PWRDWN. . . . . . . . . . . . . . . . .    D ADDR   00A4H   A   
RB80. . . . . . . . . . . . . . . . . .    B ADDR   0098H.2 A   
RDEND . . . . . . . . . . . . . . . . .    B ADDR   00F8H.1 A   
RDIS. . . . . . . . . . . . . . . . . .    B ADDR   00F8H.2 A   
RDYN. . . . . . . . . . . . . . . . . .    B ADDR   00F8H.4 A   
REN0. . . . . . . . . . . . . . . . . .    B ADDR   0098H.4 A   
RF. . . . . . . . . . . . . . . . . . .    B ADDR   00B8H.1 A   
RFCE. . . . . . . . . . . . . . . . . .    B ADDR   00E8H.0 A   
RFCKEN. . . . . . . . . . . . . . . . .    B ADDR   00E8H.2 A   
RFCON . . . . . . . . . . . . . . . . .    D ADDR   00E8H   A   
RFCSN . . . . . . . . . . . . . . . . .    B ADDR   00E8H.1 A   
RFF . . . . . . . . . . . . . . . . . .    B ADDR   00C0H.1 A   
RFSPI . . . . . . . . . . . . . . . . .    B ADDR   00B8H.0 A   
RFSPIF. . . . . . . . . . . . . . . . .    B ADDR   00C0H.0 A   
RI0 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.0 A   
RNGCTL. . . . . . . . . . . . . . . . .    D ADDR   00D6H   A   
RNGDAT. . . . . . . . . . . . . . . . .    D ADDR   00D7H   A   
RS0 . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.3 A   
RS1 . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.4 A   
RSTREAS . . . . . . . . . . . . . . . .    D ADDR   00B1H   A   
RTC2CMP0. . . . . . . . . . . . . . . .    D ADDR   00B4H   A   
RTC2CMP1. . . . . . . . . . . . . . . .    D ADDR   00B5H   A   
RTC2CON . . . . . . . . . . . . . . . .    D ADDR   00B3H   A   
RTC2CPT00 . . . . . . . . . . . . . . .    D ADDR   00B6H   A   
RTC2CPT01 . . . . . . . . . . . . . . .    D ADDR   00ABH   A   
RTC2CPT10 . . . . . . . . . . . . . . .    D ADDR   00ACH   A   
S0BUF . . . . . . . . . . . . . . . . .    D ADDR   0099H   A   
S0CON . . . . . . . . . . . . . . . . .    D ADDR   0098H   A   
S0RELH. . . . . . . . . . . . . . . . .    D ADDR   00BAH   A   
S0RELL. . . . . . . . . . . . . . . . .    D ADDR   00AAH   A   
SM0 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.7 A   
SM1 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.6 A   
SM20. . . . . . . . . . . . . . . . . .    B ADDR   0098H.5 A   
SP. . . . . . . . . . . . . . . . . . .    D ADDR   0081H   A   
SPI . . . . . . . . . . . . . . . . . .    B ADDR   00B8H.2 A   
SPIF. . . . . . . . . . . . . . . . . .    B ADDR   00C0H.2 A   
SPIMCON0. . . . . . . . . . . . . . . .    D ADDR   00FCH   A   
SPIMCON1. . . . . . . . . . . . . . . .    D ADDR   00FDH   A   
SPIMDAT . . . . . . . . . . . . . . . .    D ADDR   00FFH   A   
SPIMSTAT. . . . . . . . . . . . . . . .    D ADDR   00FEH   A   
SPIRCON0. . . . . . . . . . . . . . . .    D ADDR   00E4H   A   
SPIRCON1. . . . . . . . . . . . . . . .    D ADDR   00E5H   A   
SPIRDAT . . . . . . . . . . . . . . . .    D ADDR   00E7H   A   
SPIRSTAT. . . . . . . . . . . . . . . .    D ADDR   00E6H   A   
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_SPI                                               06/03/2010 14:40:49 PAGE    11

SPISCON0. . . . . . . . . . . . . . . .    D ADDR   00BCH   A   
SPISCON1. . . . . . . . . . . . . . . .    D ADDR   00BDH   A   
SPISDAT . . . . . . . . . . . . . . . .    D ADDR   00BFH   A   
SPISRDSZ. . . . . . . . . . . . . . . .    D ADDR   00B7H   A   
SPISSTAT. . . . . . . . . . . . . . . .    D ADDR   00BEH   A   
STP . . . . . . . . . . . . . . . . . .    B ADDR   00F8H.6 A   
T2. . . . . . . . . . . . . . . . . . .    D ADDR   00CCH   A   
T2CM. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.2 A   
T2CON . . . . . . . . . . . . . . . . .    D ADDR   00C8H   A   
T2I0. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.0 A   
T2I1. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.1 A   
T2PS. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.7 A   
T2R0. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.3 A   
T2R1. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.4 A   
TB80. . . . . . . . . . . . . . . . . .    B ADDR   0098H.3 A   
TCON. . . . . . . . . . . . . . . . . .    D ADDR   0088H   A   
TF0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.5 A   
TF1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.7 A   
TF2 . . . . . . . . . . . . . . . . . .    B ADDR   00C0H.6 A   
TH0 . . . . . . . . . . . . . . . . . .    D ADDR   008CH   A   
TH1 . . . . . . . . . . . . . . . . . .    D ADDR   008DH   A   
TH2 . . . . . . . . . . . . . . . . . .    D ADDR   00CDH   A   
TI0 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.1 A   
TL0 . . . . . . . . . . . . . . . . . .    D ADDR   008AH   A   
TL1 . . . . . . . . . . . . . . . . . .    D ADDR   008BH   A   
TL2 . . . . . . . . . . . . . . . . . .    D ADDR   00CCH   A   
TMOD. . . . . . . . . . . . . . . . . .    D ADDR   0089H   A   
TR0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.4 A   
TR1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.6 A   
W2CON0. . . . . . . . . . . . . . . . .    D ADDR   00E2H   A   
W2CON1. . . . . . . . . . . . . . . . .    D ADDR   00E1H   A   
W2DAT . . . . . . . . . . . . . . . . .    D ADDR   00DAH   A   
W2SADR. . . . . . . . . . . . . . . . .    D ADDR   00D9H   A   
WDSV. . . . . . . . . . . . . . . . . .    D ADDR   00AFH   A   
WEN . . . . . . . . . . . . . . . . . .    B ADDR   00F8H.5 A   
WPEN. . . . . . . . . . . . . . . . . .    B ADDR   00F8H.0 A   
WUCON . . . . . . . . . . . . . . . . .    D ADDR   00A5H   A   
WUF . . . . . . . . . . . . . . . . . .    B ADDR   00C0H.5 A   
WUIRQ . . . . . . . . . . . . . . . . .    B ADDR   00B8H.5 A   
WUOPC0. . . . . . . . . . . . . . . . .    D ADDR   00CFH   A   
WUOPC1. . . . . . . . . . . . . . . . .    D ADDR   00CEH   A   
WUPIN . . . . . . . . . . . . . . . . .    B ADDR   00B8H.3 A   
WUPINF. . . . . . . . . . . . . . . . .    B ADDR   00C0H.3 A   
_HAL_SPI_MASTER_INIT. . . . . . . . . .    C ADDR   0000H   R   SEG=?PR?_HAL_SPI_MASTER_INIT?___LE1_LIB_HAL_HAL_SPI
_HAL_SPI_MASTER_READ_WRITE. . . . . . .    C ADDR   0000H   R   SEG=?PR?_HAL_SPI_MASTER_READ_WRITE?___LE1_LIB_HAL_HAL_SP
                                         I
___LE1_LIB_HAL_HAL_SPI. . . . . . . . .    N NUMB   -----       


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
