INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'dell' on host 'dell-pc' (Windows NT_amd64 version 6.1) on Mon Aug 07 09:05:09 +0800 2017
INFO: [HLS 200-10] In directory 'E:/code/hls/xilinx_design/examples/design/dsp/awgn'
INFO: [HLS 200-10] Opening project 'E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn'.
INFO: [HLS 200-10] Adding design file 'awgn.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'awgn_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution 'E:/code/hls/xilinx_design/examples/design/dsp/awgn/sty_awgn/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'awgn.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 93.734 ; gain = 44.027
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 93.922 ; gain = 44.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.965 ; gain = 90.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::awgn<16>::tickLfsr' into 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 146.785 ; gain = 97.078
INFO: [XFORM 203-102] Automatically partitioning small array 'bramChapter.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:151) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'noiseGen.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:161) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bramChapter.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'noiseGen.V' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:161) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::awgn<16>::tickLfsr' into 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:354:5) in function 'hls::awgn<16>::xorShift'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202:31) in function 'hls::awgn<16>::operator()'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169:65) to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198:54) in function 'hls::awgn<16>::operator()'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:208:51) to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169:59) in function 'hls::awgn<16>::operator()'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:356:40) to (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:248:5) in function 'hls::awgn<16>::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::awgn<16>::xorShift' into 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:155:81)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 182.652 ; gain = 132.945
WARNING: [XFORM 203-631] Renaming function 'hls::awgn<16>::operator()' (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:79) into operator().
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 191.012 ; gain = 141.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'awgn_top' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.794 seconds; current allocated memory: 153.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 153.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'awgn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 153.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 153.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'uut_lfsr128_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'operator_s_coarseContents' to 'operator_s_coarsebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_gradientContents' to 'operator_s_gradiecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_s_scaleLookup' to 'operator_s_scaleLdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'awgn_top_mul_mul_13ns_10s_23_1' to 'awgn_top_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'awgn_top_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'awgn_top_mux_42_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 153.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'awgn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'awgn_top/snr_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'awgn_top/noise_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'awgn_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'awgn_top'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 156.145 MB.
INFO: [RTMG 210-279] Implementing memory 'operator_s_coarsebkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_s_gradiecud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_s_scaleLdEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'operator_s_norm_V_ram' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 198.582 ; gain = 148.875
INFO: [SYSC 207-301] Generating SystemC RTL for awgn_top.
INFO: [VHDL 208-304] Generating VHDL RTL for awgn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for awgn_top.
INFO: [HLS 200-112] Total elapsed time: 20.978 seconds; peak allocated memory: 156.145 MB.
