/*
 * See the dyninst/COPYRIGHT file for copyright information.
 *
 * We provide the Paradyn Tools (below described as "Paradyn")
 * on an AS IS basis, and do not warrant its validity or performance.
 * We reserve the right to update, modify, or discontinue this
 * software at any time.  We shall have no obligation to supply such
 * updates or modifications or any other form of support to you.
 *
 * By your use of Paradyn, you understand and agree that we (or any
 * other person or entity with proprietary rights in Paradyn) are
 * under no obligation to provide either maintenance services,
 * update services, notices of latent defects, or correction of
 * defects for Paradyn.
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2.1 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
 */


#if !defined(DYN_REGS_H_)
#define DYN_REGS_H_

#include "util.h"
#include "boost/shared_ptr.hpp"

#include <assert.h>
#include <map>
#include <string>

namespace Dyninst
{
    struct x86OperandParser;
    struct ppcOperandParser;
    struct aarch64OperandParser;

    typedef unsigned long MachRegisterVal;

    //0xff000000 is used to encode architecture
    typedef enum
    {
        Arch_none        =  0x00000000,
        Arch_x86         =  0x14000000,
        Arch_x86_64      =  0x18000000,
        Arch_ppc32       =  0x24000000,
        Arch_ppc64       =  0x28000000,
        Arch_aarch32     =  0x44000000, //for later use
        Arch_aarch64     =  0x48000000,
        Arch_amdgpu_vega      =  0x84000000,
        Arch_cuda        =  0x88000000,
        Arch_amdgpu_rdna =  0x8c000000, //future support for rdna
        Arch_intelGen9 = 0xb6000000	//same as machine no. retrevied from eu-readelf
    } Architecture;


    COMMON_EXPORT bool isSegmentRegister(int regClass);
    COMMON_EXPORT unsigned getArchAddressWidth(Dyninst::Architecture arch);
    class COMMON_EXPORT MachRegister {
        friend struct ::Dyninst::x86OperandParser;
        friend struct ::Dyninst::ppcOperandParser;
        friend struct ::Dyninst::aarch64OperandParser;
    private:
        signed int reg;

        typedef std::map<signed int, std::string> NameMap;
        static boost::shared_ptr<MachRegister::NameMap> names();
        void init_names();
        // reg_class is set to a corresponding enum value that can be found in "external/rose/amdgpuInstructionEnum.h"
        // reg_idx is set to the index/id of the register for future lookup
        // offset is set to the byte offset from where the register value starts, that is, sub register access ( or register access in a register vector)
        void getAMDGPUROSERegister(int &reg_class, int &reg_idx, int &offset);
    public:

        MachRegister();
        explicit MachRegister(signed int r);
        explicit MachRegister(signed int r, const char *n);
        explicit MachRegister(signed int r, std::string n);

        MachRegister getBaseRegister() const;
        Architecture getArchitecture() const;
        bool isValid() const;
        MachRegisterVal getSubRegValue(const MachRegister& subreg, MachRegisterVal &orig) const;

        std::string name() const;
        unsigned int size() const;
        bool operator<(const MachRegister &a) const;
        bool operator==(const MachRegister &a) const;
        operator signed int() const;
        signed int val() const;
        unsigned int regClass() const;

        static MachRegister getPC(Dyninst::Architecture arch);
        static MachRegister getReturnAddress(Dyninst::Architecture arch);
        static MachRegister getFramePointer(Dyninst::Architecture arch);
        static MachRegister getStackPointer(Dyninst::Architecture arch);
        static MachRegister getSyscallNumberReg(Dyninst::Architecture arch);
        static MachRegister getSyscallNumberOReg(Dyninst::Architecture arch);
        static MachRegister getSyscallReturnValueReg(Dyninst::Architecture arch);
	static MachRegister getZeroFlag(Dyninst::Architecture arch);

        bool isPC() const;
        bool isFramePointer() const;
        bool isStackPointer() const;
        bool isSyscallNumberReg() const;
        bool isSyscallReturnValueReg() const;
	bool isFlag() const;
	bool isZeroFlag() const;

        void getROSERegister(int &c, int &n, int &p);

        static MachRegister DwarfEncToReg(int encoding, Dyninst::Architecture arch);
        static MachRegister getArchRegFromAbstractReg(MachRegister abstract, Dyninst::Architecture arch);
        int getDwarfEnc() const;

        static MachRegister getArchReg(unsigned int regNum, Dyninst::Architecture arch);
   };

   /**
    * DEF_REGISTER will define its first parameter as the name of the object
    * it's declaring, and 'i<name>' as the integer value representing that object.
    * As an example, the name of a register may be
    *  x86::EAX
    * with that register having a value of
    *  x86::iEAX
    *
    * The value is mostly useful in the 'case' part switch statements.
    **/
#if defined(DYN_DEFINE_REGS)
   //DYN_DEFINE_REGS Should only be defined in libcommon.
   //We want one definition, which will be in libcommon, and declarations
   //for everyone else.
   //
   //I wanted these to be const MachRegister objects, but that changes the
   //linker scope.  Instead they're non-const.  Every accessor function is
   //const anyways, so we'll just close our eyes and pretend they're declared
   //const.
#define DEF_REGISTER(name, value, Arch) \
  const signed int i##name = (value); \
  COMMON_EXPORT MachRegister name(i##name, Arch "::" #name)
#else
#define DEF_REGISTER(name, value, Arch) \
  const signed int i##name = (value); \
  COMMON_EXPORT extern MachRegister name

#endif

   /**
    * For interpreting constants:
    *  Lowest 16 bits (0x000000ff) is base register ID
    *  Next 16 bits (0x0000ff00) is the aliasing and subrange ID-
    *    used on x86/x86_64 to distinguish between things like EAX and AH
    *  Next 16 bits (0x00ff0000) are the register category, GPR/FPR/MMX/...
    *  Top 16 bits (0xff000000) are the architecture.
    *
    *  These values/layout are not guaranteed to remain the same as part of the
    *  public interface, and may change.
    **/

   //Abstract registers used for stackwalking
   DEF_REGISTER(InvalidReg, 0 | Arch_none, "abstract");
   DEF_REGISTER(FrameBase,  1 | Arch_none, "abstract");
   DEF_REGISTER(ReturnAddr, 2 | Arch_none, "abstract");
   DEF_REGISTER(StackTop,   3 | Arch_none, "abstract");
   // DWARF-ism; the CFA is the value of the stack pointer in the previous frame
   DEF_REGISTER(CFA,        4 | Arch_none, "abstract");

   namespace x86
   {
      const signed int L_REG = 0x00000100; //8-bit, first byte
      const signed int H_REG = 0x00000200; //8-bit, second byte
      const signed int W_REG = 0x00000300; //16-bit, first word
      // MachRegister::getBaseRegister clears the bit field for size,
      // so the full register size has to be 0
      const signed int FULL  = 0x00000000; //32 bits
      const signed int OCT   = 0x00000600; //128 bits
      const signed int FPDBL = 0x00000700; // 80 bits
      const signed int BIT   = 0x00000800; // 1 bit
      const signed int YMMS  = 0x00000900; // YMM are 256 bits
      const signed int ZMMS  = 0x00000A00; // ZMM are 512 bits
      const signed int GPR   = 0x00010000;
      const signed int SEG   = 0x00020000;
      const signed int FLAG  = 0x00030000;
      const signed int MISC  = 0x00040000;
      const signed int KMASK = 0x00050000;
      const signed int XMM   = 0x00060000;
      const signed int YMM   = 0x00070000;
      const signed int ZMM   = 0x00080000;
      const signed int MMX   = 0x00090000;
      const signed int CTL   = 0x000A0000;
      const signed int DBG   = 0x000B0000;
      const signed int TST   = 0x000C0000;
      const signed int BASEA  = 0x0;
      const signed int BASEC  = 0x1;
      const signed int BASED  = 0x2;
      const signed int BASEB  = 0x3;
      const signed int BASESP = 0x4;
      const signed int BASEBP = 0x5;
      const signed int BASESI = 0x6;
      const signed int BASEDI = 0x7;
      const signed int FLAGS = 0x0;

      const signed int CF = 0x0;
      const signed int FLAG1 = 0x1;
      const signed int PF = 0x2;
      const signed int FLAG3 = 0x3;
      const signed int AF = 0x4;
      const signed int FLAG5 = 0x5;
      const signed int ZF = 0x6;
      const signed int SF = 0x7;
      const signed int TF = 0x8;
      const signed int IF = 0x9;
      const signed int DF = 0xa;
      const signed int OF = 0xb;
      const signed int FLAGC = 0xc;
      const signed int FLAGD = 0xd;
      const signed int NT = 0xe;
      const signed int FLAGF = 0xf;
      const signed int RF = 0x10;

      DEF_REGISTER(eax,   BASEA   | FULL  | GPR  | Arch_x86, "x86");
      DEF_REGISTER(ecx,   BASEC   | FULL  | GPR  | Arch_x86, "x86");
      DEF_REGISTER(edx,   BASED   | FULL  | GPR  | Arch_x86, "x86");
      DEF_REGISTER(ebx,   BASEB   | FULL  | GPR  | Arch_x86, "x86");
      DEF_REGISTER(esp,   BASESP  | FULL  | GPR  | Arch_x86, "x86");
      DEF_REGISTER(ebp,   BASEBP  | FULL  | GPR  | Arch_x86, "x86");
      DEF_REGISTER(esi,   BASESI  | FULL  | GPR  | Arch_x86, "x86");
      DEF_REGISTER(edi,   BASEDI  | FULL  | GPR  | Arch_x86, "x86");
      DEF_REGISTER(ah,    BASEA   | H_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(al,    BASEA   | L_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(ax,    BASEA   | W_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(ch,    BASEC   | H_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(cl,    BASEC   | L_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(cx,    BASEC   | W_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(dh,    BASED   | H_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(dl,    BASED   | L_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(dx,    BASED   | W_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(bh,    BASEB   | H_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(bl,    BASEB   | L_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(bx,    BASEB   | W_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(sp,    BASESP  | W_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(bp,    BASEBP  | W_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(si,    BASESI  | W_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(di,    BASEDI  | W_REG | GPR  | Arch_x86, "x86");
      DEF_REGISTER(eip,   0x10    | FULL         | Arch_x86, "x86");
      DEF_REGISTER(flags, FLAGS   | FULL  | FLAG | Arch_x86, "x86");
      DEF_REGISTER(cf,    CF      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(flag1, FLAG1   | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(pf,    PF      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(flag3, FLAG3   | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(af,    AF      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(flag5, FLAG5   | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(zf,    ZF      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(sf,    SF      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(tf,    TF      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(if_,   IF      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(df,    DF      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(of,    OF      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(flagc, FLAGC   | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(flagd, FLAGD   | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(nt_,   NT      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(flagf, FLAGF   | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(rf,    RF      | BIT   | FLAG | Arch_x86, "x86");
      DEF_REGISTER(ds,    0x0     | W_REG | SEG  | Arch_x86, "x86");
      DEF_REGISTER(es,    0x1     | W_REG | SEG  | Arch_x86, "x86");
      DEF_REGISTER(fs,    0x2     | W_REG | SEG  | Arch_x86, "x86");
      DEF_REGISTER(gs,    0x3     | W_REG | SEG  | Arch_x86, "x86");
      DEF_REGISTER(cs,    0x4     | W_REG | SEG  | Arch_x86, "x86");
      DEF_REGISTER(ss,    0x5     | W_REG | SEG  | Arch_x86, "x86");
      DEF_REGISTER(oeax,  0x0     | FULL  | MISC | Arch_x86, "x86");
      DEF_REGISTER(fsbase, 0x1    | FULL  | MISC | Arch_x86, "x86");
      DEF_REGISTER(gsbase, 0x2    | FULL  | MISC | Arch_x86, "x86");

      DEF_REGISTER(k0,    0x00    | OCT   | KMASK| Arch_x86, "x86");
      DEF_REGISTER(k1,    0x01    | OCT   | KMASK| Arch_x86, "x86");
      DEF_REGISTER(k2,    0x02    | OCT   | KMASK| Arch_x86, "x86");
      DEF_REGISTER(k3,    0x03    | OCT   | KMASK| Arch_x86, "x86");
      DEF_REGISTER(k4,    0x04    | OCT   | KMASK| Arch_x86, "x86");
      DEF_REGISTER(k5,    0x05    | OCT   | KMASK| Arch_x86, "x86");
      DEF_REGISTER(k6,    0x06    | OCT   | KMASK| Arch_x86, "x86");
      DEF_REGISTER(k7,    0x07    | OCT   | KMASK| Arch_x86, "x86");
      
      DEF_REGISTER(xmm0,  0x00    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm1,  0x01    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm2,  0x02    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm3,  0x03    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm4,  0x04    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm5,  0x05    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm6,  0x06    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm7,  0x07    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm8,  0x08    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm9,  0x09    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm10, 0x0A    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm11, 0x0B    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm12, 0x0C    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm13, 0x0D    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm14, 0x0E    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm15, 0x0F    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm16, 0x10    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm17, 0x11    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm18, 0x12    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm19, 0x13    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm20, 0x14    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm21, 0x15    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm22, 0x16    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm23, 0x17    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm24, 0x18    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm25, 0x19    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm26, 0x1A    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm27, 0x1B    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm28, 0x1C    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm29, 0x1D    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm30, 0x1E    | OCT   | XMM  | Arch_x86, "x86");
      DEF_REGISTER(xmm31, 0x1F    | OCT   | XMM  | Arch_x86, "x86");


      DEF_REGISTER(ymm0,  0x00    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm1,  0x01    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm2,  0x02    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm3,  0x03    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm4,  0x04    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm5,  0x05    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm6,  0x06    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm7,  0x07    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm8,  0x08    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm9,  0x09    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm10, 0x0A    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm11, 0x0B    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm12, 0x0C    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm13, 0x0D    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm14, 0x0E    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm15, 0x0F    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm16, 0x10    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm17, 0x11    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm18, 0x12    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm19, 0x13    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm20, 0x14    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm21, 0x15    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm22, 0x16    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm23, 0x17    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm24, 0x18    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm25, 0x19    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm26, 0x1A    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm27, 0x1B    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm28, 0x1C    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm29, 0x1D    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm30, 0x1E    | YMMS  | YMM  | Arch_x86, "x86");
      DEF_REGISTER(ymm31, 0x1F    | YMMS  | YMM  | Arch_x86, "x86");

      DEF_REGISTER(zmm0,  0x00    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm1,  0x01    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm2,  0x02    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm3,  0x03    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm4,  0x04    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm5,  0x05    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm6,  0x06    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm7,  0x07    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm8,  0x08    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm9,  0x09    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm10, 0x0A    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm11, 0x0B    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm12, 0x0C    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm13, 0x0D    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm14, 0x0E    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm15, 0x0F    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm16, 0x10    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm17, 0x11    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm18, 0x12    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm19, 0x13    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm20, 0x14    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm21, 0x15    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm22, 0x16    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm23, 0x17    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm24, 0x18    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm25, 0x19    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm26, 0x1A    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm27, 0x1B    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm28, 0x1C    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm29, 0x1D    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm30, 0x1E    | ZMMS  | ZMM  | Arch_x86, "x86");
      DEF_REGISTER(zmm31, 0x1F    | ZMMS  | ZMM  | Arch_x86, "x86");

      DEF_REGISTER(mm0,   0x0     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(mm1,   0x1     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(mm2,   0x2     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(mm3,   0x3     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(mm4,   0x4     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(mm5,   0x5     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(mm6,   0x6     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(mm7,   0x7     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(cr0,   0x0     | FULL  | CTL  | Arch_x86, "x86");
      DEF_REGISTER(cr1,   0x1     | FULL  | CTL  | Arch_x86, "x86");
      DEF_REGISTER(cr2,   0x2     | FULL  | CTL  | Arch_x86, "x86");
      DEF_REGISTER(cr3,   0x3     | FULL  | CTL  | Arch_x86, "x86");
      DEF_REGISTER(cr4,   0x4     | FULL  | CTL  | Arch_x86, "x86");
      DEF_REGISTER(cr5,   0x5     | FULL  | CTL  | Arch_x86, "x86");
      DEF_REGISTER(cr6,   0x6     | FULL  | CTL  | Arch_x86, "x86");
      DEF_REGISTER(cr7,   0x7     | FULL  | CTL  | Arch_x86, "x86");
      DEF_REGISTER(dr0,   0x0     | FULL  | DBG  | Arch_x86, "x86");
      DEF_REGISTER(dr1,   0x1     | FULL  | DBG  | Arch_x86, "x86");
      DEF_REGISTER(dr2,   0x2     | FULL  | DBG  | Arch_x86, "x86");
      DEF_REGISTER(dr3,   0x3     | FULL  | DBG  | Arch_x86, "x86");
      DEF_REGISTER(dr4,   0x4     | FULL  | DBG  | Arch_x86, "x86");
      DEF_REGISTER(dr5,   0x5     | FULL  | DBG  | Arch_x86, "x86");
      DEF_REGISTER(dr6,   0x6     | FULL  | DBG  | Arch_x86, "x86");
      DEF_REGISTER(dr7,   0x7     | FULL  | DBG  | Arch_x86, "x86");
      DEF_REGISTER(tr0,   0x0     | FULL  | TST  | Arch_x86, "x86");
      DEF_REGISTER(tr1,   0x1     | FULL  | TST  | Arch_x86, "x86");
      DEF_REGISTER(tr2,   0x2     | FULL  | TST  | Arch_x86, "x86");
      DEF_REGISTER(tr3,   0x3     | FULL  | TST  | Arch_x86, "x86");
      DEF_REGISTER(tr4,   0x4     | FULL  | TST  | Arch_x86, "x86");
      DEF_REGISTER(tr5,   0x5     | FULL  | TST  | Arch_x86, "x86");
      DEF_REGISTER(tr6,   0x6     | FULL  | TST  | Arch_x86, "x86");
      DEF_REGISTER(tr7,   0x7     | FULL  | TST  | Arch_x86, "x86");
      DEF_REGISTER(st0,   0x0     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(st1,   0x1     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(st2,   0x2     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(st3,   0x3     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(st4,   0x4     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(st5,   0x5     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(st6,   0x6     | FPDBL | MMX  | Arch_x86, "x86");
      DEF_REGISTER(st7,   0x7     | FPDBL | MMX  | Arch_x86, "x86");
   }
   namespace x86_64
   {
      const signed int L_REG = 0x00000100;  //8-bit, first byte
      const signed int H_REG = 0x00000200;  //8-bit, second byte
      const signed int W_REG = 0x00000300; //16 bit, first work
      const signed int D_REG = 0x00000F00; //32 bit, first double word
      // MachRegister::getBaseRegister clears the bit field for size,
      // so the full register size has to be 0
      const signed int FULL  = 0x00000000; //64 bits
      const signed int OCT   = 0x00000600; //128 bits
      const signed int FPDBL = 0x00000700; // 80 bits
      const signed int BIT   = 0x00000800; // 1 bit
      const signed int YMMS  = 0x00000900; // YMM are 256 bits
      const signed int ZMMS  = 0x00000A00; // ZMM are 512 bits
      const signed int GPR   = 0x00010000;
      const signed int SEG   = 0x00020000;
      const signed int FLAG  = 0x00030000;
      const signed int MISC  = 0x00040000;
      const signed int KMASK = 0x00050000;
      const signed int XMM   = 0x00060000;
      const signed int YMM   = 0x00070000;
      const signed int ZMM   = 0x00080000;
      const signed int MMX   = 0x00090000;
      const signed int CTL   = 0x000A0000;
      const signed int DBG   = 0x000B0000;
      const signed int TST   = 0x000C0000;
      const signed int FLAGS = 0x00000000;
      const signed int BASEA  = 0x0;
      const signed int BASEC  = 0x1;
      const signed int BASED  = 0x2;
      const signed int BASEB  = 0x3;
      const signed int BASESP = 0x4;
      const signed int BASEBP = 0x5;
      const signed int BASESI = 0x6;
      const signed int BASEDI = 0x7;
      const signed int BASE8  = 0x8;
      const signed int BASE9  = 0x9;
      const signed int BASE10 = 0xa;
      const signed int BASE11 = 0xb;
      const signed int BASE12 = 0xc;
      const signed int BASE13 = 0xd;
      const signed int BASE14 = 0xe;
      const signed int BASE15 = 0xf;

      const signed int CF = x86::CF;
      const signed int PF = x86::PF;
      const signed int AF = x86::AF;
      const signed int ZF = x86::ZF;
      const signed int SF = x86::SF;
      const signed int TF = x86::TF;
      const signed int IF = x86::IF;
      const signed int DF = x86::DF;
      const signed int OF = x86::OF;
      const signed int NT = x86::NT;
      const signed int RF = x86::RF;

      DEF_REGISTER(rax,    BASEA  | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(rcx,    BASEC  | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(rdx,    BASED  | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(rbx,    BASEB  | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(rsp,    BASESP | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(rbp,    BASEBP | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(rsi,    BASESI | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(rdi,    BASEDI | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r8,     BASE8  | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r9,     BASE9  | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r10,    BASE10 | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r11,    BASE11 | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r12,    BASE12 | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r13,    BASE13 | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r14,    BASE14 | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r15,    BASE15 | FULL  | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ah,     BASEA  | H_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(al,     BASEA  | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ax,     BASEA  | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(eax,    BASEA  | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ch,     BASEC  | H_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cl,     BASEC  | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cx,     BASEC  | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ecx,    BASEC  | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dh,     BASED  | H_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dl,     BASED  | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dx,     BASED  | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(edx,    BASED  | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(bh,     BASEB  | H_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(bl,     BASEB  | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(bx,     BASEB  | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ebx,    BASEB  | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(spl,    BASESP | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(sp,     BASESP | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(esp,    BASESP | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(bpl,    BASEBP | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(bp,     BASEBP | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ebp,    BASEBP | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dil,    BASEDI | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(di,     BASEDI | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(edi,    BASEDI | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(sil,    BASESI | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(si,     BASESI | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(esi,    BASESI | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r8b,    BASE8  | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r8w,    BASE8  | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r8d,    BASE8  | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r9b,    BASE9  | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r9w,    BASE9  | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r9d,    BASE9  | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r10b,   BASE10 | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r10w,   BASE10 | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r10d,   BASE10 | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r11b,   BASE11 | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r11w,   BASE11 | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r11d,   BASE11 | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r12b,   BASE12 | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r12w,   BASE12 | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r12d,   BASE12 | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r13b,   BASE13 | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r13w,   BASE13 | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r13d,   BASE13 | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r14b,   BASE14 | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r14w,   BASE14 | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r14d,   BASE14 | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r15b,   BASE15 | L_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r15w,   BASE15 | W_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(r15d,   BASE15 | D_REG | GPR  | Arch_x86_64, "x86_64");
      DEF_REGISTER(rip,    0x10   | FULL         | Arch_x86_64, "x86_64");
      DEF_REGISTER(eip,    0x10   | D_REG        | Arch_x86_64, "x86_64");
      DEF_REGISTER(flags,  FLAGS  | FULL  | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(cf,     CF     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(pf,     PF     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(af,     AF     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(zf,     ZF     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(sf,     SF     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(tf,     TF     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(if_,    IF     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(df,     DF     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(of,     OF     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(nt_,    NT     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(rf,     RF     | BIT   | FLAG | Arch_x86_64, "x86_64");
      DEF_REGISTER(ds,     0x0    | FULL  | SEG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(es,     0x1    | FULL  | SEG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(fs,     0x2    | FULL  | SEG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(gs,     0x3    | FULL  | SEG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cs,     0x4    | FULL  | SEG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ss,     0x5    | FULL  | SEG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(orax,   0x0    | FULL  | MISC | Arch_x86_64, "x86_64");
      DEF_REGISTER(fsbase, 0x1    | FULL  | MISC | Arch_x86_64, "x86_64");
      DEF_REGISTER(gsbase, 0x2    | FULL  | MISC | Arch_x86_64, "x86_64");
      DEF_REGISTER(k0,    0x00    | OCT   | KMASK| Arch_x86_64, "x86_64");
      DEF_REGISTER(k1,    0x01    | OCT   | KMASK| Arch_x86_64, "x86_64");
      DEF_REGISTER(k2,    0x02    | OCT   | KMASK| Arch_x86_64, "x86_64");
      DEF_REGISTER(k3,    0x03    | OCT   | KMASK| Arch_x86_64, "x86_64");
      DEF_REGISTER(k4,    0x04    | OCT   | KMASK| Arch_x86_64, "x86_64");
      DEF_REGISTER(k5,    0x05    | OCT   | KMASK| Arch_x86_64, "x86_64");
      DEF_REGISTER(k6,    0x06    | OCT   | KMASK| Arch_x86_64, "x86_64");
      DEF_REGISTER(k7,    0x07    | OCT   | KMASK| Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm0,  0x00    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm1,  0x01    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm2,  0x02    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm3,  0x03    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm4,  0x04    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm5,  0x05    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm6,  0x06    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm7,  0x07    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm8,  0x08    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm9,  0x09    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm10, 0x0A    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm11, 0x0B    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm12, 0x0C    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm13, 0x0D    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm14, 0x0E    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm15, 0x0F    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm16, 0x10    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm17, 0x11    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm18, 0x12    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm19, 0x13    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm20, 0x14    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm21, 0x15    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm22, 0x16    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm23, 0x17    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm24, 0x18    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm25, 0x19    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm26, 0x1A    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm27, 0x1B    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm28, 0x1C    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm29, 0x1D    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm30, 0x1E    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(xmm31, 0x1F    | OCT   | XMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm0,  0x00    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm1,  0x01    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm2,  0x02    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm3,  0x03    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm4,  0x04    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm5,  0x05    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm6,  0x06    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm7,  0x07    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm8,  0x08    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm9,  0x09    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm10, 0x0A    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm11, 0x0B    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm12, 0x0C    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm13, 0x0D    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm14, 0x0E    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm15, 0x0F    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm16, 0x10    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm17, 0x11    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm18, 0x12    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm19, 0x13    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm20, 0x14    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm21, 0x15    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm22, 0x16    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm23, 0x17    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm24, 0x18    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm25, 0x19    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm26, 0x1A    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm27, 0x1B    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm28, 0x1C    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm29, 0x1D    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm30, 0x1E    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(ymm31, 0x1F    | YMMS  | YMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm0,  0x00    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm1,  0x01    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm2,  0x02    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm3,  0x03    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm4,  0x04    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm5,  0x05    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm6,  0x06    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm7,  0x07    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm8,  0x08    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm9,  0x09    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm10, 0x0A    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm11, 0x0B    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm12, 0x0C    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm13, 0x0D    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm14, 0x0E    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm15, 0x0F    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm16, 0x10    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm17, 0x11    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm18, 0x12    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm19, 0x13    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm20, 0x14    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm21, 0x15    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm22, 0x16    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm23, 0x17    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm24, 0x18    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm25, 0x19    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm26, 0x1A    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm27, 0x1B    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm28, 0x1C    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm29, 0x1D    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm30, 0x1E    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(zmm31, 0x1F    | ZMMS  | ZMM  | Arch_x86_64, "x86_64");
      DEF_REGISTER(mm0,   0x0     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(mm1,   0x1     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(mm2,   0x2     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(mm3,   0x3     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(mm4,   0x4     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(mm5,   0x5     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(mm6,   0x6     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(mm7,   0x7     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cr0,   0x0     | FULL  | CTL  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cr1,   0x1     | FULL  | CTL  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cr2,   0x2     | FULL  | CTL  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cr3,   0x3     | FULL  | CTL  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cr4,   0x4     | FULL  | CTL  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cr5,   0x5     | FULL  | CTL  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cr6,   0x6     | FULL  | CTL  | Arch_x86_64, "x86_64");
      DEF_REGISTER(cr7,   0x7     | FULL  | CTL  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dr0,   0x0     | FULL  | DBG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dr1,   0x1     | FULL  | DBG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dr2,   0x2     | FULL  | DBG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dr3,   0x3     | FULL  | DBG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dr4,   0x4     | FULL  | DBG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dr5,   0x5     | FULL  | DBG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dr6,   0x6     | FULL  | DBG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(dr7,   0x7     | FULL  | DBG  | Arch_x86_64, "x86_64");
      DEF_REGISTER(tr0,   0x0     | FULL  | TST  | Arch_x86_64, "x86_64");
      DEF_REGISTER(tr1,   0x1     | FULL  | TST  | Arch_x86_64, "x86_64");
      DEF_REGISTER(tr2,   0x2     | FULL  | TST  | Arch_x86_64, "x86_64");
      DEF_REGISTER(tr3,   0x3     | FULL  | TST  | Arch_x86_64, "x86_64");
      DEF_REGISTER(tr4,   0x4     | FULL  | TST  | Arch_x86_64, "x86_64");
      DEF_REGISTER(tr5,   0x5     | FULL  | TST  | Arch_x86_64, "x86_64");
      DEF_REGISTER(tr6,   0x6     | FULL  | TST  | Arch_x86_64, "x86_64");
      DEF_REGISTER(tr7,   0x7     | FULL  | TST  | Arch_x86_64, "x86_64");
      DEF_REGISTER(st0,   0x0     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(st1,   0x1     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(st2,   0x2     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(st3,   0x3     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(st4,   0x4     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(st5,   0x5     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(st6,   0x6     | FPDBL | MMX  | Arch_x86_64, "x86_64");
      DEF_REGISTER(st7,   0x7     | FPDBL | MMX  | Arch_x86_64, "x86_64");
   }
   namespace ppc32 {
      const signed int GPR   = 0x00010000;
      const signed int FPR   = 0x00020000;
      const signed int FSR   = 0x00040000;
      const signed int SPR   = 0x00080000;

      DEF_REGISTER(r0,       0 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r1,       1 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r2,       2 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r3,       3 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r4,       4 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r5,       5 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r6,       6 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r7,       7 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r8,       8 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r9,       9 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r10,     10 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r11,     11 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r12,     12 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r13,     13 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r14,     14 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r15,     15 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r16,     16 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r17,     17 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r18,     18 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r19,     19 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r20,     20 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r21,     21 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r22,     22 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r23,     23 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r24,     24 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r25,     25 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r26,     26 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r27,     27 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r28,     28 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r29,     29 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r30,     30 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(r31,     31 | GPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr0,     0 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr1,     1 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr2,     2 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr3,     3 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr4,     4 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr5,     5 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr6,     6 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr7,     7 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr8,     8 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr9,     9 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr10,   10 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr11,   11 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr12,   12 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr13,   13 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr14,   14 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr15,   15 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr16,   16 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr17,   17 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr18,   18 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr19,   19 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr20,   20 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr21,   21 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr22,   22 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr23,   23 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr24,   24 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr25,   25 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr26,   26 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr27,   27 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr28,   28 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr29,   29 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr30,   30 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpr31,   31 | FPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr0,     0 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr1,     1 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr2,     2 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr3,     3 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr4,     4 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr5,     5 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr6,     6 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr7,     7 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr8,     8 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr9,     9 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr10,   10 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr11,   11 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr12,   12 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr13,   13 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr14,   14 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr15,   15 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr16,   16 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr17,   17 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr18,   18 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr19,   19 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr20,   20 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr21,   21 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr22,   22 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr23,   23 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr24,   24 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr25,   25 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr26,   26 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr27,   27 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr28,   28 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr29,   29 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr30,   30 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fsr31,   31 | FSR | Arch_ppc32, "ppc32");
      DEF_REGISTER(mq,       0 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(xer,      1 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(lr,       8 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ctr,      9 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(amr,     13 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dscr,    17 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dsisr,   18 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dar,     19 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dec,     22 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sdr1,    25 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(srr0,    26 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(srr1,    27 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cfar,    28 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(amr_pri, 29 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(pid,     48 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(gdecar,  53 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(decar,   54 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(mcivpr,  55 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(lper,    56 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(lperu,   57 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(csrr0,   58 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(csrr1,   59 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(gtsrwr,  60 | SPR | Arch_ppc32, "ppc32");
//      DEF_REGISTER(iamr,    61 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(esr,     62 | SPR | Arch_ppc32, "ppc32");
//      DEF_REGISTER(ivpr,    66 | SPR | Arch_ppc32, "ppc32");

      DEF_REGISTER(vrsave, 256 | SPR | Arch_ppc32, "ppc32");


      DEF_REGISTER(sprg0,  272 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg1,  273 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg2,  274 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg3,  275 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg4,  276 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg5,  277 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg6,  278 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg7,  279 | SPR | Arch_ppc32, "ppc32");

      DEF_REGISTER(sprg3_ro,  259 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg4_ro,  260 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg5_ro,  261 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg6_ro,  262 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(sprg7_ro,  263 | SPR | Arch_ppc32, "ppc32");


      DEF_REGISTER(ear,    282 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(tbl_wo,    284 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(tbl_ro,    268 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(tbu_wo,    285 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(tbu_ro,    269 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(pvr,    287 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ibat0u, 528 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ibat0l, 529 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ibat1u, 530 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ibat1l, 531 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ibat2u, 532 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ibat2l, 533 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ibat3u, 534 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ibat3l, 535 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dbat0u, 536 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dbat0l, 537 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dbat1u, 538 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dbat1l, 539 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dbat2u, 540 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dbat2l, 541 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dbat3u, 542 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(dbat3l, 543 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(pc,     600 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpscw,  601 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpscw0, 602 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpscw1, 603 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpscw2, 604 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpscw3, 605 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpscw4, 606 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpscw5, 607 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpscw6, 608 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(fpscw7, 609 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(msr,    610 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ivpr,   611 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ivor8,  612 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(seg0,   613 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(seg1,   614 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(seg2,   615 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(seg3,   616 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(seg4,   617 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(seg5,   618 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(seg6,   619 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(seg7,   620 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr0,    621 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr1,    622 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr2,    623 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr3,    624 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr4,    625 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr5,    626 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr6,    627 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr7,    628 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr,     629 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(or3,    630 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(trap,   631 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr0l,   700 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr0g,   701 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr0e,   702 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr0s,   703 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr1l,   704 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr1g,   705 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr1e,   706 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr1s,   707 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr2l,   708 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr2g,   709 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr2e,   710 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr2s,   711 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr3l,   712 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr3g,   713 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr3e,   714 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr3s,   715 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr4l,   716 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr4g,   717 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr4e,   718 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr4s,   719 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr5l,   720 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr5g,   721 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr5e,   722 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr5s,   723 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr6l,   724 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr6g,   725 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr6e,   726 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr6s,   727 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr7l,   728 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr7g,   729 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr7e,   730 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(cr7s,   731 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ppr,    896 | SPR | Arch_ppc32, "ppc32");
      DEF_REGISTER(ppr32,  898 | SPR | Arch_ppc32, "ppc32");


   }
   namespace ppc64 {
      const signed int GPR   = 0x00010000;
      const signed int FPR   = 0x00020000;
      const signed int FSR   = 0x00040000;
      const signed int SPR   = 0x00080000;
      const signed int VSR   = 0x00000000;

      DEF_REGISTER(r0,       0 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r1,       1 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r2,       2 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r3,       3 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r4,       4 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r5,       5 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r6,       6 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r7,       7 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r8,       8 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r9,       9 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r10,     10 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r11,     11 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r12,     12 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r13,     13 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r14,     14 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r15,     15 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r16,     16 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r17,     17 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r18,     18 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r19,     19 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r20,     20 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r21,     21 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r22,     22 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r23,     23 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r24,     24 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r25,     25 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r26,     26 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r27,     27 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r28,     28 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r29,     29 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r30,     30 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(r31,     31 | GPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr0,     0 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr1,     1 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr2,     2 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr3,     3 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr4,     4 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr5,     5 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr6,     6 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr7,     7 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr8,     8 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr9,     9 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr10,   10 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr11,   11 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr12,   12 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr13,   13 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr14,   14 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr15,   15 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr16,   16 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr17,   17 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr18,   18 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr19,   19 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr20,   20 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr21,   21 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr22,   22 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr23,   23 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr24,   24 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr25,   25 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr26,   26 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr27,   27 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr28,   28 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr29,   29 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr30,   30 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpr31,   31 | FPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr0,     0 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr1,     1 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr2,     2 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr3,     3 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr4,     4 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr5,     5 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr6,     6 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr7,     7 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr8,     8 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr9,     9 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr10,   10 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr11,   11 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr12,   12 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr13,   13 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr14,   14 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr15,   15 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr16,   16 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr17,   17 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr18,   18 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr19,   19 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr20,   20 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr21,   21 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr22,   22 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr23,   23 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr24,   24 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr25,   25 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr26,   26 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr27,   27 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr28,   28 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr29,   29 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr30,   30 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fsr31,   31 | FSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(mq,       0 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(xer,      1 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(lr,       8 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ctr,      9 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dsisr,   18 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dar,     19 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dec,     22 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sdr1,    25 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(srr0,    26 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(srr1,    27 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vrsave, 256 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg0,  272 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg1,  273 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg2,  274 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg3,  275 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg4,  276 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg5,  277 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg6,  278 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg7,  279 | SPR | Arch_ppc64, "ppc64");

      DEF_REGISTER(sprg3_ro,  259 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg4_ro,  260 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg5_ro,  261 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg6_ro,  262 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(sprg7_ro,  263 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ear,    282 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(tbl_wo,    284 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(tbl_ro,    268 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(tbu_wo,    285 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(tbu_ro,    269 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(pvr,    287 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ibat0u, 528 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ibat0l, 529 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ibat1u, 530 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ibat1l, 531 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ibat2u, 532 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ibat2l, 533 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ibat3u, 534 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ibat3l, 535 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dbat0u, 536 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dbat0l, 537 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dbat1u, 538 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dbat1l, 539 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dbat2u, 540 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dbat2l, 541 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dbat3u, 542 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(dbat3l, 543 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(pc,     600 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpscw,  601 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpscw0, 602 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpscw1, 603 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpscw2, 604 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpscw3, 605 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpscw4, 606 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpscw5, 607 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpscw6, 608 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(fpscw7, 609 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(msr,    610 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ivpr,   611 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ivor8,  612 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(seg0,   613 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(seg1,   614 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(seg2,   615 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(seg3,   616 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(seg4,   617 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(seg5,   618 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(seg6,   619 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(seg7,   620 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr0,    621 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr1,    622 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr2,    623 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr3,    624 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr4,    625 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr5,    626 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr6,    627 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr7,    628 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr,     629 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(or3,    630 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(trap,   631 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr0l,   700 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr0g,   701 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr0e,   702 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr0s,   703 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr1l,   704 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr1g,   705 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr1e,   706 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr1s,   707 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr2l,   708 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr2g,   709 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr2e,   710 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr2s,   711 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr3l,   712 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr3g,   713 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr3e,   714 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr3s,   715 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr4l,   716 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr4g,   717 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr4e,   718 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr4s,   719 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr5l,   720 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr5g,   721 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr5e,   722 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr5s,   723 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr6l,   724 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr6g,   725 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr6e,   726 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr6s,   727 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr7l,   728 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr7g,   729 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr7e,   730 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(cr7s,   731 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ppr,    896 | SPR | Arch_ppc64, "ppc64");
      DEF_REGISTER(ppr32,  898 | SPR | Arch_ppc64, "ppc64");

      DEF_REGISTER(vsr0,   0   | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr1,   1   | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr2,   2   | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr3,   3   | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr4,   4   | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr5,   5   | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr6,   6   | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr7,   7   | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr8,   8   | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr9,   9   | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr10,  10  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr11,  11  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr12,  12  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr13,  13  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr14,  14  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr15,  15  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr16,  16  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr17,  17  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr18,  18  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr19,  19  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr20,  20  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr21,  21  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr22,  22  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr23,  23  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr24,  24  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr25,  25  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr26,  26  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr27,  27  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr28,  28  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr29,  29  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr30,  30  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr31,  31  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr32,  32  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr33,  33  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr34,  34  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr35,  35  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr36,  36  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr37,  37  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr38,  38  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr39,  39  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr40,  40  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr41,  41  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr42,  42  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr43,  43  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr44,  44  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr45,  45  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr46,  46  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr47,  47  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr48,  48  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr49,  49  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr50,  50  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr51,  51  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr52,  52  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr53,  53  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr54,  54  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr55,  55  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr56,  56  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr57,  57  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr58,  58  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr59,  59  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr60,  60  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr61,  61  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr62,  62  | VSR | Arch_ppc64, "ppc64");
      DEF_REGISTER(vsr63,  63  | VSR | Arch_ppc64, "ppc64");
  
  
   

   }

	namespace aarch64{
      //0xff000000  0x00ff0000      0x0000ff00      0x000000ff
      //arch        reg cat:GPR     alias&subrange  reg ID
      const signed int GPR   = 0x00010000;
      const signed int FPR   = 0x00020000;
      const signed int FLAG  = 0x00030000;
      const signed int FSR   = 0x00040000;
      const signed int SPR   = 0x00080000;
      const signed int SYSREG = 0x00100000;

      const signed int BIT   = 0x00008000;
      const signed int B_REG = 0x00000100;      //8bit  byte reg
      const signed int W_REG = 0x00000300;      //16bit half-wor reg
      const signed int D_REG = 0x00000f00;      //32bit single-word reg
      const signed int FULL  = 0x00000000;      //64bit double-word reg
      const signed int Q_REG = 0x00000400;      //128bit reg
      const signed int HQ_REG = 0x00000500;      //second 64bit in 128bit reg

      //31 GPRs, double word long registers
      //          (name   regID| alias | cat | arch           arch    )
      DEF_REGISTER(x0,       0 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w0,       0 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x1,       1 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w1,       1 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x2,       2 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w2,       2 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x3,       3 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w3,       3 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x4,       4 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w4,       4 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x5,       5 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w5,       5 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x6,       6 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w6,       6 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x7,       7 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w7,       7 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x8,       8 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w8,       8 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x9,       9 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w9,       9 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x10,     10 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w10,     10 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x11,     11 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w11,     11 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x12,     12 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w12,     12 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x13,     13 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w13,     13 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x14,     14 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w14,     14 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x15,     15 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w15,     15 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x16,     16 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w16,     16 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x17,     17 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w17,     17 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x18,     18 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w18,     18 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x19,     19 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w19,     19 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x20,     20 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w20,     20 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x21,     21 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w21,     21 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x22,     22 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w22,     22 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x23,     23 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w23,     23 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x24,     24 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w24,     24 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x25,     25 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w25,     25 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x26,     26 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w26,     26 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x27,     27 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w27,     27 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x28,     28 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w28,     28 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x29,     29 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w29,     29 | D_REG  |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(x30,     30 | FULL   |GPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(w30,     30 | D_REG  |GPR | Arch_aarch64, "aarch64");

      //32 FPRs-----------q-d-s-h-b
      //128 bit
      DEF_REGISTER(q0,       0 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q1,       1 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q2,       2 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q3,       3 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q4,       4 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q5,       5 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q6,       6 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q7,       7 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q8,       8 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q9,       9 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q10,     10 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q11,     11 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q12,     12 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q13,     13 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q14,     14 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q15,     15 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q16,     16 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q17,     17 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q18,     18 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q19,     19 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q20,     20 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q21,     21 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q22,     22 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q23,     23 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q24,     24 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q25,     25 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q26,     26 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q27,     27 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q28,     28 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q29,     29 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q30,     30 | Q_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(q31,     31 | Q_REG |FPR | Arch_aarch64, "aarch64");

      // second 64bit
      DEF_REGISTER(hq0,       0 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq1,       1 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq2,       2 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq3,       3 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq4,       4 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq5,       5 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq6,       6 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq7,       7 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq8,       8 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq9,       9 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq10,     10 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq11,     11 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq12,     12 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq13,     13 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq14,     14 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq15,     15 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq16,     16 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq17,     17 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq18,     18 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq19,     19 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq20,     20 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq21,     21 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq22,     22 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq23,     23 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq24,     24 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq25,     25 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq26,     26 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq27,     27 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq28,     28 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq29,     29 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq30,     30 | HQ_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(hq31,     31 | HQ_REG |FPR | Arch_aarch64, "aarch64");

      //64bit FP regs
      DEF_REGISTER(d0,       0 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d1,       1 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d2,       2 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d3,       3 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d4,       4 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d5,       5 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d6,       6 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d7,       7 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d8,       8 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d9,       9 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d10,     10 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d11,     11 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d12,     12 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d13,     13 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d14,     14 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d15,     15 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d16,     16 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d17,     17 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d18,     18 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d19,     19 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d20,     20 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d21,     21 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d22,     22 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d23,     23 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d24,     24 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d25,     25 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d26,     26 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d27,     27 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d28,     28 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d29,     29 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d30,     30 | FULL |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(d31,     31 | FULL |FPR | Arch_aarch64, "aarch64");

      //32 bit FP regs
      DEF_REGISTER(s0,       0 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s1,       1 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s2,       2 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s3,       3 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s4,       4 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s5,       5 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s6,       6 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s7,       7 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s8,       8 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s9,       9 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s10,     10 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s11,     11 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s12,     12 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s13,     13 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s14,     14 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s15,     15 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s16,     16 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s17,     17 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s18,     18 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s19,     19 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s20,     20 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s21,     21 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s22,     22 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s23,     23 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s24,     24 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s25,     25 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s26,     26 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s27,     27 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s28,     28 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s29,     29 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s30,     30 | D_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(s31,     31 | D_REG |FPR | Arch_aarch64, "aarch64");


      //16 bit FP regs
      DEF_REGISTER(h0,       0 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h1,       1 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h2,       2 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h3,       3 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h4,       4 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h5,       5 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h6,       6 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h7,       7 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h8,       8 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h9,       9 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h10,     10 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h11,     11 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h12,     12 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h13,     13 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h14,     14 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h15,     15 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h16,     16 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h17,     17 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h18,     18 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h19,     19 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h20,     20 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h21,     21 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h22,     22 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h23,     23 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h24,     24 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h25,     25 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h26,     26 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h27,     27 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h28,     28 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h29,     29 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h30,     30 | W_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(h31,     31 | W_REG |FPR | Arch_aarch64, "aarch64");

      //8 bit FP regs
      DEF_REGISTER(b0,       0 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b1,       1 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b2,       2 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b3,       3 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b4,       4 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b5,       5 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b6,       6 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b7,       7 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b8,       8 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b9,       9 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b10,     10 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b11,     11 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b12,     12 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b13,     13 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b14,     14 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b15,     15 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b16,     16 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b17,     17 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b18,     18 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b19,     19 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b20,     20 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b21,     21 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b22,     22 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b23,     23 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b24,     24 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b25,     25 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b26,     26 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b27,     27 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b28,     28 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b29,     29 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b30,     30 | B_REG |FPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(b31,     31 | B_REG |FPR | Arch_aarch64, "aarch64");

#include "aarch64_sys_regs.h"

      //GPRs aliases:
      //by convention
      //x29 is used as frame pointer
	  //x30 is the linking register
      //x31 can be sp or zero register depending on the context

      //special registers
	  //PC is not writable in aarch64
      const signed int N_FLAG   =   31;
      const signed int Z_FLAG   =   30;
      const signed int C_FLAG   =   29;
      const signed int V_FLAG   =   28;

      DEF_REGISTER(sp,       31| FULL   |SPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(wsp,      0 | D_REG  |SPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(pc,       32| FULL   |SPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(pstate,   2 | D_REG  |SPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(xzr,		 3 | FULL   |SPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(n,   N_FLAG | BIT    |FLAG| Arch_aarch64, "aarch64");
      DEF_REGISTER(z,   Z_FLAG | BIT    |FLAG| Arch_aarch64, "aarch64");
      DEF_REGISTER(c,   C_FLAG | BIT    |FLAG| Arch_aarch64, "aarch64");
      DEF_REGISTER(v,   V_FLAG | BIT    |FLAG| Arch_aarch64, "aarch64");
      DEF_REGISTER(wzr,		 3 | D_REG  |SPR | Arch_aarch64, "aarch64");
      DEF_REGISTER(fpcr,     4 | D_REG  |SPR | Arch_aarch64, "aarch64");
     DEF_REGISTER(fpsr,     5 | D_REG  |SPR | Arch_aarch64, "aarch64");

	}	//end of aarch64 namespace
	namespace amdgpu_vega{
      //0xff000000  0x00ff0000      0x0000ff00      0x000000ff
      //arch        reg cat:GPR     alias&subrange  reg ID
      const signed int SGPR           = 0x00010000;
      const signed int SGPR_VEC2      = 0x00020000;
      const signed int SGPR_VEC4      = 0x00030000;
      const signed int SGPR_VEC8      = 0x00040000;
      const signed int SGPR_VEC16     = 0x00050000;

      const signed int VGPR           = 0x00060000;
      const signed int VGPR_VEC2      = 0x00070000;
      const signed int VGPR_VEC4      = 0x00080000;
      const signed int VGPR_VEC8      = 0x00090000;
      const signed int VGPR_VEC16     = 0x000A0000;
      
      const signed int HWR            = 0x000B0000;
      const signed int TTMP_SGPR      = 0x000C0000;
      const signed int FLAGS          = 0x000D0000;
      const signed int PC             = 0x000E0000;
      const signed int SYSREG         = 0x00100000;

      // aliasing for flags
      // if we found out that it is a flag, we no longer need to use the cat  0x00ff0000
      // so we use thhat part to encode the low offset in the base register
      //



      const signed int BITS_1       = 0x00000100;
      const signed int BITS_2       = 0x00000200;
      const signed int BITS_3       = 0x00000300;
      const signed int BITS_4       = 0x00000400;
      const signed int BITS_6       = 0x00000500;
      const signed int BITS_7       = 0x00000600;
      const signed int BITS_8       = 0x00000700;
      const signed int BITS_9       = 0x00000800;
      const signed int BITS_15      = 0x00000900;
      const signed int BITS_16      = 0x00000A00;
      const signed int BITS_32      = 0x00000B00;
      const signed int BITS_48      = 0x00000C00;
      const signed int BITS_64      = 0x00000D00;
      const signed int BITS_128     = 0x00000E00;
      const signed int BITS_256     = 0x00000F00;
      const signed int BITS_512     = 0x00001000;




      /*const signed int BIT     = 0x00001000;
      const signed int D_BIT   = 0x00002000;
      const signed int T_BIT   = 0x00003000;
      const signed int Q_BIT   = 0x00004000;
      const signed int H_BIT   = 0x00006000;
      const signed int S_BIT   = 0x00007000;
      const signed int O_BIT   = 0x00008000;
      const signed int N_BIT   = 0x00009000;
      const signed int D_REG_BIT   = 0x0000A000;

      const signed int B_REG   = 0x00000100;      //8bit  byte reg
      const signed int W_REG   = 0x00000200;      //16bit half-wor reg
      const signed int D_REG   = 0x00000300;      //32bit single-word reg
      const signed int FE_REG  = 0x00000400;     //48bit reg
      const signed int FULL    = 0x00000500;      //64bit double-word reg
      const signed int Q_REG   = 0x00000600;      //128bit reg
      const signed int YMMS    = 0x00000700;       //256bit reg
      const signed int ZMMS    = 0x00000800;       //512bit reg
      const signed int HQ_REG  = 0x00000900;      //second 64bit in 128bit reg*/

      #include "amdgpu_vega_sys_regs.h"
    }


  namespace cuda {
    const signed int GPR   = 0x00000000;
    const signed int PR    = 0x00010000;
    const signed int BR    = 0x00020000;
    const signed int UR    = 0x00040000;
    const signed int UPR   = 0x00080000;

    // General purpose registers
    DEF_REGISTER(r0,       0 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r1,       1 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r2,       2 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r3,       3 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r4,       4 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r5,       5 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r6,       6 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r7,       7 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r8,       8 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r9,       9 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r10,     10 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r11,     11 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r12,     12 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r13,     13 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r14,     14 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r15,     15 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r16,     16 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r17,     17 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r18,     18 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r19,     19 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r20,     20 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r21,     21 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r22,     22 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r23,     23 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r24,     24 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r25,     25 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r26,     26 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r27,     27 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r28,     28 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r29,     29 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r30,     30 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r31,     31 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r32,     32 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r33,     33 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r34,     34 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r35,     35 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r36,     36 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r37,     37 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r38,     38 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r39,     39 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r40,     40 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r41,     41 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r42,     42 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r43,     43 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r44,     44 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r45,     45 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r46,     46 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r47,     47 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r48,     48 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r49,     49 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r50,     50 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r51,     51 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r52,     52 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r53,     53 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r54,     54 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r55,     55 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r56,     56 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r57,     57 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r58,     58 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r59,     59 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r60,     60 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r61,     61 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r62,     62 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r63,     63 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r64,     64 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r65,     65 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r66,     66 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r67,     67 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r68,     68 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r69,     69 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r70,     70 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r71,     71 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r72,     72 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r73,     73 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r74,     74 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r75,     75 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r76,     76 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r77,     77 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r78,     78 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r79,     79 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r80,     80 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r81,     81 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r82,     82 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r83,     83 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r84,     84 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r85,     85 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r86,     86 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r87,     87 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r88,     88 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r89,     89 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r90,     90 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r91,     91 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r92,     92 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r93,     93 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r94,     94 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r95,     95 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r96,     96 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r97,     97 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r98,     98 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r99,     99 | GPR | Arch_cuda, "cuda");
    DEF_REGISTER(r100,    100 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r101,    101 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r102,    102 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r103,    103 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r104,    104 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r105,    105 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r106,    106 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r107,    107 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r108,    108 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r109,    109 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r110,    110 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r111,    111 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r112,    112 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r113,    113 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r114,    114 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r115,    115 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r116,    116 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r117,    117 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r118,    118 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r119,    119 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r120,    120 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r121,    121 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r122,    122 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r123,    123 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r124,    124 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r125,    125 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r126,    126 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r127,    127 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r128,    128 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r129,    129 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r130,    130 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r131,    131 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r132,    132 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r133,    133 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r134,    134 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r135,    135 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r136,    136 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r137,    137 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r138,    138 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r139,    139 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r140,    140 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r141,    141 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r142,    142 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r143,    143 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r144,    144 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r145,    145 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r146,    146 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r147,    147 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r148,    148 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r149,    149 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r150,    150 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r151,    151 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r152,    152 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r153,    153 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r154,    154 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r155,    155 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r156,    156 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r157,    157 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r158,    158 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r159,    159 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r160,    160 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r161,    161 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r162,    162 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r163,    163 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r164,    164 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r165,    165 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r166,    166 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r167,    167 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r168,    168 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r169,    169 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r170,    170 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r171,    171 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r172,    172 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r173,    173 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r174,    174 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r175,    175 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r176,    176 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r177,    177 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r178,    178 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r179,    179 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r180,    180 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r181,    181 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r182,    182 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r183,    183 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r184,    184 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r185,    185 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r186,    186 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r187,    187 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r188,    188 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r189,    189 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r190,    190 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r191,    191 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r192,    192 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r193,    193 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r194,    194 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r195,    195 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r196,    196 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r197,    197 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r198,    198 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r199,    199 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r200,    200 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r201,    201 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r202,    202 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r203,    203 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r204,    204 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r205,    205 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r206,    206 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r207,    207 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r208,    208 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r209,    209 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r210,    210 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r211,    211 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r212,    212 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r213,    213 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r214,    214 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r215,    215 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r216,    216 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r217,    217 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r218,    218 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r219,    219 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r220,    220 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r221,    221 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r222,    222 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r223,    223 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r224,    224 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r225,    225 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r226,    226 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r227,    227 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r228,    228 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r229,    229 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r230,    230 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r231,    231 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r232,    232 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r233,    233 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r234,    234 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r235,    235 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r236,    236 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r237,    237 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r238,    238 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r239,    239 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r240,    240 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r241,    241 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r242,    242 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r243,    243 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r244,    244 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r245,    245 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r246,    246 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r247,    247 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r248,    248 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r249,    249 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r250,    250 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r251,    251 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r252,    252 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r253,    253 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r254,    254 | GPR| Arch_cuda, "cuda");
    DEF_REGISTER(r255,    255 | GPR| Arch_cuda, "cuda");

    // uniform registers
    DEF_REGISTER(ur0,       0 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur1,       1 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur2,       2 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur3,       3 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur4,       4 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur5,       5 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur6,       6 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur7,       7 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur8,       8 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur9,       9 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur10,     10 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur11,     11 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur12,     12 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur13,     13 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur14,     14 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur15,     15 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur16,     16 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur17,     17 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur18,     18 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur19,     19 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur20,     20 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur21,     21 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur22,     22 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur23,     23 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur24,     24 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur25,     25 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur26,     26 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur27,     27 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur28,     28 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur29,     29 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur30,     30 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur31,     31 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur32,     32 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur33,     33 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur34,     34 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur35,     35 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur36,     36 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur37,     37 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur38,     38 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur39,     39 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur40,     40 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur41,     41 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur42,     42 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur43,     43 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur44,     44 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur45,     45 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur46,     46 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur47,     47 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur48,     48 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur49,     49 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur50,     50 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur51,     51 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur52,     52 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur53,     53 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur54,     54 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur55,     55 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur56,     56 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur57,     57 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur58,     58 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur59,     59 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur60,     60 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur61,     61 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur62,     62 | UR | Arch_cuda, "cuda");
    DEF_REGISTER(ur63,     63 | UR | Arch_cuda, "cuda");

    // Placeholder for a pc register, so that we don't assert
    DEF_REGISTER(pc,    256 | GPR| Arch_cuda, "cuda");

    // Predicate registers used as source or dest operands
    // Different from a predicate register used as instruction predicate,
    // which is handle by operand::isTruePredicate and operand::isFalsePredicate
    DEF_REGISTER(p0,    0 | PR | Arch_cuda, "cuda");
    DEF_REGISTER(p1,    1 | PR | Arch_cuda, "cuda");
    DEF_REGISTER(p2,    2 | PR | Arch_cuda, "cuda");
    DEF_REGISTER(p3,    3 | PR | Arch_cuda, "cuda");
    DEF_REGISTER(p4,    4 | PR | Arch_cuda, "cuda");
    DEF_REGISTER(p5,    5 | PR | Arch_cuda, "cuda");
    DEF_REGISTER(p6,    6 | PR | Arch_cuda, "cuda");

    DEF_REGISTER(b1,    1 | BR | Arch_cuda, "cuda");
    DEF_REGISTER(b2,    2 | BR | Arch_cuda, "cuda");
    DEF_REGISTER(b3,    3 | BR | Arch_cuda, "cuda");
    DEF_REGISTER(b4,    4 | BR | Arch_cuda, "cuda");
    DEF_REGISTER(b5,    5 | BR | Arch_cuda, "cuda");
    DEF_REGISTER(b6,    6 | BR | Arch_cuda, "cuda");

    // XXX(Keren): not sure how many uprs, use 16 for safety
    DEF_REGISTER(up0,    0 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up1,    1 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up2,    2 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up3,    3 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up4,    4 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up5,    5 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up6,    6 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up7,    7 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up8,    8 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up9,    9 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up10,  10 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up11,  11 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up12,  12 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up13,  13 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up14,  14 | UPR | Arch_cuda, "cuda");
    DEF_REGISTER(up15,  15 | UPR | Arch_cuda, "cuda");
  } //end of cuda namespace
  
  
  namespace intel {
    const signed int GPR   = 0x00000000;
    const signed int PR    = 0x00010000;
    const signed int BR    = 0x00020000;
    const signed int ARF   = 0x00040000;

    // General purpose registers
    DEF_REGISTER(r0,          0    | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1, 1 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2, 2 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3, 3 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4, 4 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r5, 5 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r6, 6 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r7, 7 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r8, 8 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r9, 9 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r10, 10 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r11, 11 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r12, 12 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r13, 13 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r14, 14 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r15, 15 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r16, 16 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r17, 17 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r18, 18 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r19, 19 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r20, 20 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r21, 21 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r22, 22 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r23, 23 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r24, 24 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r25, 25 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r26, 26 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r27, 27 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r28, 28 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r29, 29 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r30, 30 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r31, 31 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r32, 32 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r33, 33 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r34, 34 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r35, 35 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r36, 36 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r37, 37 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r38, 38 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r39, 39 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r40, 40 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r41, 41 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r42, 42 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r43, 43 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r44, 44 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r45, 45 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r46, 46 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r47, 47 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r48, 48 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r49, 49 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r50, 50 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r51, 51 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r52, 52 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r53, 53 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r54, 54 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r55, 55 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r56, 56 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r57, 57 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r58, 58 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r59, 59 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r60, 60 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r61, 61 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r62, 62 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r63, 63 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r64, 64 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r65, 65 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r66, 66 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r67, 67 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r68, 68 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r69, 69 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r70, 70 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r71, 71 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r72, 72 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r73, 73 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r74, 74 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r75, 75 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r76, 76 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r77, 77 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r78, 78 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r79, 79 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r80, 80 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r81, 81 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r82, 82 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r83, 83 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r84, 84 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r85, 85 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r86, 86 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r87, 87 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r88, 88 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r89, 89 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r90, 90 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r91, 91 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r92, 92 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r93, 93 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r94, 94 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r95, 95 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r96, 96 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r97, 97 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r98, 98 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r99, 99 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r100, 100 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r101, 101 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r102, 102 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r103, 103 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r104, 104 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r105, 105 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r106, 106 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r107, 107 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r108, 108 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r109, 109 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r110, 110 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r111, 111 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r112, 112 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r113, 113 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r114, 114 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r115, 115 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r116, 116 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r117, 117 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r118, 118 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r119, 119 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r120, 120 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r121, 121 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r122, 122 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r123, 123 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r124, 124 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r125, 125 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r126, 126 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r127, 127 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r128, 128 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r129, 129 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r130, 130 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r131, 131 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r132, 132 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r133, 133 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r134, 134 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r135, 135 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r136, 136 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r137, 137 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r138, 138 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r139, 139 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r140, 140 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r141, 141 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r142, 142 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r143, 143 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r144, 144 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r145, 145 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r146, 146 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r147, 147 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r148, 148 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r149, 149 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r150, 150 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r151, 151 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r152, 152 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r153, 153 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r154, 154 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r155, 155 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r156, 156 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r157, 157 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r158, 158 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r159, 159 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r160, 160 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r161, 161 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r162, 162 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r163, 163 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r164, 164 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r165, 165 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r166, 166 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r167, 167 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r168, 168 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r169, 169 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r170, 170 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r171, 171 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r172, 172 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r173, 173 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r174, 174 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r175, 175 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r176, 176 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r177, 177 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r178, 178 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r179, 179 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r180, 180 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r181, 181 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r182, 182 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r183, 183 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r184, 184 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r185, 185 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r186, 186 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r187, 187 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r188, 188 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r189, 189 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r190, 190 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r191, 191 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r192, 192 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r193, 193 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r194, 194 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r195, 195 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r196, 196 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r197, 197 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r198, 198 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r199, 199 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r200, 200 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r201, 201 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r202, 202 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r203, 203 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r204, 204 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r205, 205 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r206, 206 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r207, 207 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r208, 208 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r209, 209 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r210, 210 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r211, 211 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r212, 212 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r213, 213 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r214, 214 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r215, 215 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r216, 216 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r217, 217 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r218, 218 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r219, 219 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r220, 220 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r221, 221 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r222, 222 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r223, 223 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r224, 224 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r225, 225 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r226, 226 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r227, 227 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r228, 228 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r229, 229 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r230, 230 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r231, 231 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r232, 232 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r233, 233 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r234, 234 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r235, 235 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r236, 236 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r237, 237 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r238, 238 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r239, 239 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r240, 240 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r241, 241 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r242, 242 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r243, 243 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r244, 244 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r245, 245 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r246, 246 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r247, 247 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r248, 248 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r249, 249 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r250, 250 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r251, 251 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r252, 252 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r253, 253 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r254, 254 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r255, 255 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r256, 256 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r257, 257 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r258, 258 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r259, 259 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r260, 260 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r261, 261 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r262, 262 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r263, 263 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r264, 264 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r265, 265 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r266, 266 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r267, 267 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r268, 268 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r269, 269 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r270, 270 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r271, 271 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r272, 272 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r273, 273 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r274, 274 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r275, 275 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r276, 276 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r277, 277 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r278, 278 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r279, 279 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r280, 280 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r281, 281 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r282, 282 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r283, 283 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r284, 284 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r285, 285 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r286, 286 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r287, 287 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r288, 288 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r289, 289 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r290, 290 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r291, 291 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r292, 292 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r293, 293 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r294, 294 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r295, 295 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r296, 296 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r297, 297 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r298, 298 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r299, 299 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r300, 300 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r301, 301 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r302, 302 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r303, 303 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r304, 304 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r305, 305 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r306, 306 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r307, 307 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r308, 308 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r309, 309 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r310, 310 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r311, 311 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r312, 312 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r313, 313 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r314, 314 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r315, 315 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r316, 316 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r317, 317 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r318, 318 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r319, 319 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r320, 320 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r321, 321 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r322, 322 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r323, 323 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r324, 324 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r325, 325 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r326, 326 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r327, 327 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r328, 328 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r329, 329 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r330, 330 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r331, 331 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r332, 332 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r333, 333 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r334, 334 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r335, 335 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r336, 336 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r337, 337 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r338, 338 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r339, 339 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r340, 340 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r341, 341 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r342, 342 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r343, 343 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r344, 344 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r345, 345 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r346, 346 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r347, 347 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r348, 348 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r349, 349 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r350, 350 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r351, 351 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r352, 352 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r353, 353 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r354, 354 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r355, 355 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r356, 356 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r357, 357 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r358, 358 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r359, 359 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r360, 360 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r361, 361 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r362, 362 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r363, 363 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r364, 364 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r365, 365 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r366, 366 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r367, 367 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r368, 368 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r369, 369 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r370, 370 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r371, 371 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r372, 372 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r373, 373 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r374, 374 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r375, 375 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r376, 376 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r377, 377 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r378, 378 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r379, 379 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r380, 380 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r381, 381 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r382, 382 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r383, 383 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r384, 384 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r385, 385 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r386, 386 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r387, 387 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r388, 388 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r389, 389 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r390, 390 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r391, 391 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r392, 392 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r393, 393 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r394, 394 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r395, 395 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r396, 396 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r397, 397 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r398, 398 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r399, 399 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r400, 400 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r401, 401 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r402, 402 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r403, 403 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r404, 404 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r405, 405 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r406, 406 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r407, 407 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r408, 408 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r409, 409 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r410, 410 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r411, 411 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r412, 412 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r413, 413 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r414, 414 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r415, 415 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r416, 416 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r417, 417 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r418, 418 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r419, 419 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r420, 420 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r421, 421 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r422, 422 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r423, 423 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r424, 424 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r425, 425 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r426, 426 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r427, 427 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r428, 428 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r429, 429 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r430, 430 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r431, 431 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r432, 432 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r433, 433 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r434, 434 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r435, 435 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r436, 436 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r437, 437 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r438, 438 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r439, 439 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r440, 440 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r441, 441 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r442, 442 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r443, 443 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r444, 444 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r445, 445 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r446, 446 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r447, 447 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r448, 448 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r449, 449 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r450, 450 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r451, 451 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r452, 452 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r453, 453 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r454, 454 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r455, 455 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r456, 456 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r457, 457 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r458, 458 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r459, 459 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r460, 460 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r461, 461 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r462, 462 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r463, 463 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r464, 464 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r465, 465 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r466, 466 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r467, 467 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r468, 468 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r469, 469 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r470, 470 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r471, 471 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r472, 472 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r473, 473 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r474, 474 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r475, 475 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r476, 476 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r477, 477 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r478, 478 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r479, 479 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r480, 480 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r481, 481 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r482, 482 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r483, 483 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r484, 484 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r485, 485 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r486, 486 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r487, 487 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r488, 488 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r489, 489 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r490, 490 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r491, 491 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r492, 492 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r493, 493 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r494, 494 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r495, 495 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r496, 496 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r497, 497 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r498, 498 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r499, 499 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r500, 500 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r501, 501 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r502, 502 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r503, 503 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r504, 504 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r505, 505 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r506, 506 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r507, 507 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r508, 508 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r509, 509 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r510, 510 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r511, 511 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r512, 512 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r513, 513 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r514, 514 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r515, 515 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r516, 516 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r517, 517 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r518, 518 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r519, 519 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r520, 520 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r521, 521 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r522, 522 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r523, 523 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r524, 524 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r525, 525 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r526, 526 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r527, 527 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r528, 528 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r529, 529 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r530, 530 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r531, 531 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r532, 532 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r533, 533 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r534, 534 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r535, 535 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r536, 536 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r537, 537 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r538, 538 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r539, 539 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r540, 540 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r541, 541 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r542, 542 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r543, 543 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r544, 544 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r545, 545 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r546, 546 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r547, 547 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r548, 548 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r549, 549 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r550, 550 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r551, 551 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r552, 552 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r553, 553 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r554, 554 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r555, 555 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r556, 556 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r557, 557 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r558, 558 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r559, 559 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r560, 560 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r561, 561 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r562, 562 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r563, 563 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r564, 564 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r565, 565 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r566, 566 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r567, 567 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r568, 568 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r569, 569 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r570, 570 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r571, 571 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r572, 572 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r573, 573 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r574, 574 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r575, 575 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r576, 576 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r577, 577 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r578, 578 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r579, 579 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r580, 580 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r581, 581 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r582, 582 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r583, 583 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r584, 584 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r585, 585 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r586, 586 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r587, 587 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r588, 588 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r589, 589 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r590, 590 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r591, 591 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r592, 592 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r593, 593 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r594, 594 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r595, 595 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r596, 596 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r597, 597 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r598, 598 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r599, 599 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r600, 600 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r601, 601 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r602, 602 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r603, 603 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r604, 604 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r605, 605 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r606, 606 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r607, 607 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r608, 608 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r609, 609 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r610, 610 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r611, 611 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r612, 612 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r613, 613 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r614, 614 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r615, 615 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r616, 616 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r617, 617 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r618, 618 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r619, 619 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r620, 620 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r621, 621 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r622, 622 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r623, 623 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r624, 624 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r625, 625 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r626, 626 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r627, 627 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r628, 628 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r629, 629 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r630, 630 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r631, 631 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r632, 632 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r633, 633 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r634, 634 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r635, 635 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r636, 636 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r637, 637 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r638, 638 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r639, 639 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r640, 640 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r641, 641 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r642, 642 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r643, 643 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r644, 644 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r645, 645 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r646, 646 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r647, 647 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r648, 648 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r649, 649 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r650, 650 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r651, 651 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r652, 652 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r653, 653 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r654, 654 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r655, 655 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r656, 656 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r657, 657 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r658, 658 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r659, 659 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r660, 660 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r661, 661 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r662, 662 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r663, 663 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r664, 664 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r665, 665 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r666, 666 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r667, 667 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r668, 668 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r669, 669 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r670, 670 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r671, 671 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r672, 672 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r673, 673 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r674, 674 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r675, 675 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r676, 676 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r677, 677 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r678, 678 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r679, 679 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r680, 680 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r681, 681 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r682, 682 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r683, 683 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r684, 684 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r685, 685 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r686, 686 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r687, 687 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r688, 688 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r689, 689 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r690, 690 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r691, 691 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r692, 692 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r693, 693 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r694, 694 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r695, 695 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r696, 696 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r697, 697 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r698, 698 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r699, 699 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r700, 700 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r701, 701 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r702, 702 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r703, 703 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r704, 704 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r705, 705 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r706, 706 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r707, 707 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r708, 708 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r709, 709 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r710, 710 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r711, 711 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r712, 712 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r713, 713 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r714, 714 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r715, 715 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r716, 716 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r717, 717 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r718, 718 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r719, 719 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r720, 720 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r721, 721 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r722, 722 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r723, 723 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r724, 724 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r725, 725 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r726, 726 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r727, 727 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r728, 728 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r729, 729 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r730, 730 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r731, 731 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r732, 732 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r733, 733 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r734, 734 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r735, 735 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r736, 736 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r737, 737 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r738, 738 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r739, 739 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r740, 740 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r741, 741 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r742, 742 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r743, 743 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r744, 744 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r745, 745 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r746, 746 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r747, 747 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r748, 748 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r749, 749 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r750, 750 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r751, 751 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r752, 752 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r753, 753 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r754, 754 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r755, 755 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r756, 756 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r757, 757 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r758, 758 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r759, 759 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r760, 760 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r761, 761 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r762, 762 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r763, 763 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r764, 764 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r765, 765 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r766, 766 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r767, 767 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r768, 768 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r769, 769 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r770, 770 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r771, 771 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r772, 772 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r773, 773 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r774, 774 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r775, 775 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r776, 776 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r777, 777 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r778, 778 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r779, 779 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r780, 780 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r781, 781 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r782, 782 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r783, 783 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r784, 784 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r785, 785 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r786, 786 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r787, 787 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r788, 788 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r789, 789 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r790, 790 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r791, 791 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r792, 792 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r793, 793 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r794, 794 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r795, 795 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r796, 796 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r797, 797 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r798, 798 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r799, 799 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r800, 800 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r801, 801 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r802, 802 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r803, 803 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r804, 804 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r805, 805 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r806, 806 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r807, 807 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r808, 808 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r809, 809 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r810, 810 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r811, 811 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r812, 812 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r813, 813 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r814, 814 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r815, 815 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r816, 816 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r817, 817 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r818, 818 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r819, 819 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r820, 820 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r821, 821 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r822, 822 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r823, 823 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r824, 824 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r825, 825 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r826, 826 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r827, 827 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r828, 828 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r829, 829 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r830, 830 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r831, 831 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r832, 832 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r833, 833 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r834, 834 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r835, 835 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r836, 836 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r837, 837 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r838, 838 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r839, 839 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r840, 840 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r841, 841 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r842, 842 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r843, 843 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r844, 844 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r845, 845 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r846, 846 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r847, 847 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r848, 848 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r849, 849 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r850, 850 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r851, 851 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r852, 852 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r853, 853 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r854, 854 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r855, 855 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r856, 856 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r857, 857 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r858, 858 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r859, 859 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r860, 860 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r861, 861 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r862, 862 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r863, 863 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r864, 864 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r865, 865 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r866, 866 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r867, 867 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r868, 868 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r869, 869 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r870, 870 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r871, 871 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r872, 872 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r873, 873 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r874, 874 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r875, 875 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r876, 876 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r877, 877 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r878, 878 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r879, 879 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r880, 880 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r881, 881 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r882, 882 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r883, 883 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r884, 884 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r885, 885 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r886, 886 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r887, 887 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r888, 888 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r889, 889 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r890, 890 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r891, 891 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r892, 892 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r893, 893 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r894, 894 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r895, 895 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r896, 896 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r897, 897 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r898, 898 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r899, 899 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r900, 900 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r901, 901 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r902, 902 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r903, 903 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r904, 904 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r905, 905 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r906, 906 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r907, 907 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r908, 908 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r909, 909 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r910, 910 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r911, 911 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r912, 912 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r913, 913 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r914, 914 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r915, 915 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r916, 916 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r917, 917 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r918, 918 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r919, 919 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r920, 920 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r921, 921 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r922, 922 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r923, 923 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r924, 924 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r925, 925 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r926, 926 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r927, 927 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r928, 928 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r929, 929 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r930, 930 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r931, 931 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r932, 932 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r933, 933 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r934, 934 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r935, 935 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r936, 936 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r937, 937 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r938, 938 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r939, 939 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r940, 940 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r941, 941 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r942, 942 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r943, 943 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r944, 944 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r945, 945 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r946, 946 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r947, 947 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r948, 948 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r949, 949 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r950, 950 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r951, 951 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r952, 952 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r953, 953 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r954, 954 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r955, 955 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r956, 956 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r957, 957 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r958, 958 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r959, 959 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r960, 960 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r961, 961 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r962, 962 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r963, 963 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r964, 964 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r965, 965 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r966, 966 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r967, 967 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r968, 968 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r969, 969 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r970, 970 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r971, 971 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r972, 972 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r973, 973 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r974, 974 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r975, 975 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r976, 976 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r977, 977 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r978, 978 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r979, 979 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r980, 980 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r981, 981 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r982, 982 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r983, 983 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r984, 984 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r985, 985 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r986, 986 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r987, 987 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r988, 988 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r989, 989 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r990, 990 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r991, 991 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r992, 992 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r993, 993 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r994, 994 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r995, 995 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r996, 996 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r997, 997 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r998, 998 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r999, 999 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1000, 1000 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1001, 1001 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1002, 1002 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1003, 1003 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1004, 1004 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1005, 1005 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1006, 1006 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1007, 1007 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1008, 1008 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1009, 1009 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1010, 1010 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1011, 1011 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1012, 1012 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1013, 1013 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1014, 1014 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1015, 1015 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1016, 1016 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1017, 1017 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1018, 1018 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1019, 1019 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1020, 1020 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1021, 1021 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1022, 1022 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1023, 1023 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1024, 1024 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1025, 1025 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1026, 1026 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1027, 1027 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1028, 1028 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1029, 1029 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1030, 1030 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1031, 1031 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1032, 1032 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1033, 1033 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1034, 1034 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1035, 1035 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1036, 1036 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1037, 1037 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1038, 1038 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1039, 1039 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1040, 1040 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1041, 1041 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1042, 1042 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1043, 1043 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1044, 1044 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1045, 1045 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1046, 1046 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1047, 1047 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1048, 1048 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1049, 1049 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1050, 1050 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1051, 1051 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1052, 1052 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1053, 1053 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1054, 1054 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1055, 1055 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1056, 1056 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1057, 1057 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1058, 1058 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1059, 1059 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1060, 1060 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1061, 1061 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1062, 1062 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1063, 1063 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1064, 1064 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1065, 1065 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1066, 1066 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1067, 1067 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1068, 1068 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1069, 1069 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1070, 1070 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1071, 1071 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1072, 1072 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1073, 1073 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1074, 1074 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1075, 1075 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1076, 1076 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1077, 1077 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1078, 1078 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1079, 1079 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1080, 1080 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1081, 1081 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1082, 1082 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1083, 1083 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1084, 1084 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1085, 1085 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1086, 1086 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1087, 1087 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1088, 1088 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1089, 1089 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1090, 1090 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1091, 1091 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1092, 1092 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1093, 1093 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1094, 1094 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1095, 1095 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1096, 1096 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1097, 1097 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1098, 1098 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1099, 1099 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1100, 1100 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1101, 1101 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1102, 1102 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1103, 1103 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1104, 1104 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1105, 1105 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1106, 1106 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1107, 1107 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1108, 1108 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1109, 1109 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1110, 1110 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1111, 1111 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1112, 1112 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1113, 1113 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1114, 1114 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1115, 1115 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1116, 1116 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1117, 1117 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1118, 1118 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1119, 1119 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1120, 1120 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1121, 1121 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1122, 1122 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1123, 1123 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1124, 1124 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1125, 1125 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1126, 1126 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1127, 1127 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1128, 1128 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1129, 1129 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1130, 1130 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1131, 1131 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1132, 1132 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1133, 1133 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1134, 1134 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1135, 1135 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1136, 1136 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1137, 1137 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1138, 1138 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1139, 1139 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1140, 1140 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1141, 1141 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1142, 1142 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1143, 1143 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1144, 1144 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1145, 1145 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1146, 1146 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1147, 1147 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1148, 1148 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1149, 1149 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1150, 1150 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1151, 1151 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1152, 1152 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1153, 1153 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1154, 1154 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1155, 1155 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1156, 1156 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1157, 1157 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1158, 1158 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1159, 1159 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1160, 1160 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1161, 1161 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1162, 1162 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1163, 1163 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1164, 1164 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1165, 1165 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1166, 1166 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1167, 1167 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1168, 1168 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1169, 1169 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1170, 1170 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1171, 1171 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1172, 1172 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1173, 1173 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1174, 1174 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1175, 1175 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1176, 1176 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1177, 1177 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1178, 1178 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1179, 1179 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1180, 1180 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1181, 1181 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1182, 1182 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1183, 1183 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1184, 1184 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1185, 1185 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1186, 1186 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1187, 1187 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1188, 1188 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1189, 1189 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1190, 1190 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1191, 1191 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1192, 1192 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1193, 1193 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1194, 1194 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1195, 1195 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1196, 1196 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1197, 1197 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1198, 1198 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1199, 1199 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1200, 1200 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1201, 1201 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1202, 1202 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1203, 1203 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1204, 1204 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1205, 1205 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1206, 1206 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1207, 1207 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1208, 1208 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1209, 1209 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1210, 1210 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1211, 1211 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1212, 1212 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1213, 1213 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1214, 1214 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1215, 1215 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1216, 1216 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1217, 1217 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1218, 1218 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1219, 1219 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1220, 1220 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1221, 1221 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1222, 1222 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1223, 1223 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1224, 1224 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1225, 1225 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1226, 1226 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1227, 1227 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1228, 1228 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1229, 1229 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1230, 1230 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1231, 1231 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1232, 1232 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1233, 1233 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1234, 1234 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1235, 1235 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1236, 1236 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1237, 1237 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1238, 1238 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1239, 1239 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1240, 1240 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1241, 1241 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1242, 1242 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1243, 1243 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1244, 1244 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1245, 1245 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1246, 1246 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1247, 1247 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1248, 1248 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1249, 1249 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1250, 1250 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1251, 1251 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1252, 1252 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1253, 1253 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1254, 1254 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1255, 1255 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1256, 1256 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1257, 1257 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1258, 1258 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1259, 1259 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1260, 1260 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1261, 1261 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1262, 1262 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1263, 1263 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1264, 1264 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1265, 1265 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1266, 1266 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1267, 1267 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1268, 1268 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1269, 1269 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1270, 1270 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1271, 1271 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1272, 1272 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1273, 1273 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1274, 1274 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1275, 1275 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1276, 1276 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1277, 1277 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1278, 1278 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1279, 1279 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1280, 1280 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1281, 1281 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1282, 1282 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1283, 1283 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1284, 1284 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1285, 1285 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1286, 1286 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1287, 1287 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1288, 1288 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1289, 1289 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1290, 1290 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1291, 1291 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1292, 1292 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1293, 1293 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1294, 1294 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1295, 1295 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1296, 1296 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1297, 1297 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1298, 1298 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1299, 1299 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1300, 1300 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1301, 1301 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1302, 1302 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1303, 1303 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1304, 1304 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1305, 1305 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1306, 1306 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1307, 1307 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1308, 1308 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1309, 1309 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1310, 1310 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1311, 1311 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1312, 1312 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1313, 1313 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1314, 1314 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1315, 1315 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1316, 1316 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1317, 1317 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1318, 1318 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1319, 1319 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1320, 1320 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1321, 1321 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1322, 1322 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1323, 1323 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1324, 1324 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1325, 1325 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1326, 1326 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1327, 1327 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1328, 1328 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1329, 1329 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1330, 1330 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1331, 1331 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1332, 1332 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1333, 1333 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1334, 1334 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1335, 1335 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1336, 1336 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1337, 1337 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1338, 1338 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1339, 1339 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1340, 1340 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1341, 1341 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1342, 1342 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1343, 1343 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1344, 1344 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1345, 1345 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1346, 1346 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1347, 1347 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1348, 1348 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1349, 1349 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1350, 1350 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1351, 1351 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1352, 1352 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1353, 1353 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1354, 1354 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1355, 1355 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1356, 1356 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1357, 1357 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1358, 1358 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1359, 1359 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1360, 1360 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1361, 1361 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1362, 1362 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1363, 1363 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1364, 1364 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1365, 1365 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1366, 1366 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1367, 1367 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1368, 1368 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1369, 1369 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1370, 1370 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1371, 1371 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1372, 1372 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1373, 1373 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1374, 1374 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1375, 1375 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1376, 1376 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1377, 1377 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1378, 1378 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1379, 1379 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1380, 1380 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1381, 1381 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1382, 1382 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1383, 1383 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1384, 1384 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1385, 1385 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1386, 1386 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1387, 1387 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1388, 1388 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1389, 1389 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1390, 1390 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1391, 1391 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1392, 1392 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1393, 1393 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1394, 1394 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1395, 1395 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1396, 1396 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1397, 1397 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1398, 1398 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1399, 1399 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1400, 1400 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1401, 1401 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1402, 1402 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1403, 1403 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1404, 1404 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1405, 1405 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1406, 1406 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1407, 1407 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1408, 1408 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1409, 1409 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1410, 1410 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1411, 1411 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1412, 1412 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1413, 1413 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1414, 1414 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1415, 1415 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1416, 1416 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1417, 1417 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1418, 1418 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1419, 1419 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1420, 1420 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1421, 1421 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1422, 1422 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1423, 1423 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1424, 1424 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1425, 1425 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1426, 1426 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1427, 1427 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1428, 1428 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1429, 1429 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1430, 1430 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1431, 1431 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1432, 1432 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1433, 1433 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1434, 1434 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1435, 1435 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1436, 1436 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1437, 1437 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1438, 1438 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1439, 1439 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1440, 1440 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1441, 1441 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1442, 1442 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1443, 1443 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1444, 1444 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1445, 1445 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1446, 1446 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1447, 1447 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1448, 1448 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1449, 1449 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1450, 1450 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1451, 1451 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1452, 1452 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1453, 1453 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1454, 1454 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1455, 1455 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1456, 1456 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1457, 1457 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1458, 1458 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1459, 1459 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1460, 1460 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1461, 1461 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1462, 1462 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1463, 1463 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1464, 1464 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1465, 1465 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1466, 1466 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1467, 1467 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1468, 1468 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1469, 1469 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1470, 1470 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1471, 1471 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1472, 1472 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1473, 1473 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1474, 1474 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1475, 1475 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1476, 1476 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1477, 1477 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1478, 1478 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1479, 1479 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1480, 1480 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1481, 1481 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1482, 1482 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1483, 1483 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1484, 1484 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1485, 1485 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1486, 1486 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1487, 1487 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1488, 1488 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1489, 1489 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1490, 1490 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1491, 1491 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1492, 1492 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1493, 1493 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1494, 1494 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1495, 1495 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1496, 1496 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1497, 1497 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1498, 1498 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1499, 1499 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1500, 1500 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1501, 1501 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1502, 1502 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1503, 1503 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1504, 1504 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1505, 1505 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1506, 1506 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1507, 1507 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1508, 1508 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1509, 1509 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1510, 1510 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1511, 1511 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1512, 1512 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1513, 1513 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1514, 1514 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1515, 1515 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1516, 1516 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1517, 1517 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1518, 1518 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1519, 1519 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1520, 1520 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1521, 1521 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1522, 1522 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1523, 1523 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1524, 1524 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1525, 1525 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1526, 1526 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1527, 1527 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1528, 1528 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1529, 1529 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1530, 1530 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1531, 1531 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1532, 1532 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1533, 1533 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1534, 1534 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1535, 1535 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1536, 1536 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1537, 1537 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1538, 1538 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1539, 1539 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1540, 1540 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1541, 1541 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1542, 1542 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1543, 1543 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1544, 1544 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1545, 1545 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1546, 1546 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1547, 1547 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1548, 1548 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1549, 1549 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1550, 1550 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1551, 1551 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1552, 1552 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1553, 1553 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1554, 1554 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1555, 1555 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1556, 1556 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1557, 1557 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1558, 1558 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1559, 1559 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1560, 1560 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1561, 1561 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1562, 1562 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1563, 1563 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1564, 1564 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1565, 1565 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1566, 1566 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1567, 1567 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1568, 1568 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1569, 1569 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1570, 1570 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1571, 1571 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1572, 1572 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1573, 1573 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1574, 1574 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1575, 1575 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1576, 1576 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1577, 1577 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1578, 1578 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1579, 1579 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1580, 1580 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1581, 1581 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1582, 1582 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1583, 1583 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1584, 1584 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1585, 1585 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1586, 1586 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1587, 1587 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1588, 1588 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1589, 1589 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1590, 1590 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1591, 1591 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1592, 1592 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1593, 1593 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1594, 1594 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1595, 1595 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1596, 1596 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1597, 1597 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1598, 1598 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1599, 1599 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1600, 1600 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1601, 1601 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1602, 1602 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1603, 1603 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1604, 1604 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1605, 1605 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1606, 1606 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1607, 1607 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1608, 1608 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1609, 1609 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1610, 1610 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1611, 1611 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1612, 1612 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1613, 1613 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1614, 1614 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1615, 1615 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1616, 1616 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1617, 1617 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1618, 1618 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1619, 1619 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1620, 1620 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1621, 1621 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1622, 1622 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1623, 1623 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1624, 1624 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1625, 1625 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1626, 1626 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1627, 1627 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1628, 1628 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1629, 1629 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1630, 1630 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1631, 1631 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1632, 1632 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1633, 1633 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1634, 1634 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1635, 1635 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1636, 1636 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1637, 1637 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1638, 1638 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1639, 1639 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1640, 1640 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1641, 1641 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1642, 1642 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1643, 1643 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1644, 1644 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1645, 1645 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1646, 1646 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1647, 1647 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1648, 1648 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1649, 1649 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1650, 1650 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1651, 1651 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1652, 1652 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1653, 1653 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1654, 1654 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1655, 1655 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1656, 1656 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1657, 1657 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1658, 1658 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1659, 1659 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1660, 1660 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1661, 1661 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1662, 1662 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1663, 1663 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1664, 1664 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1665, 1665 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1666, 1666 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1667, 1667 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1668, 1668 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1669, 1669 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1670, 1670 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1671, 1671 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1672, 1672 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1673, 1673 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1674, 1674 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1675, 1675 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1676, 1676 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1677, 1677 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1678, 1678 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1679, 1679 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1680, 1680 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1681, 1681 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1682, 1682 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1683, 1683 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1684, 1684 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1685, 1685 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1686, 1686 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1687, 1687 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1688, 1688 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1689, 1689 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1690, 1690 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1691, 1691 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1692, 1692 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1693, 1693 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1694, 1694 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1695, 1695 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1696, 1696 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1697, 1697 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1698, 1698 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1699, 1699 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1700, 1700 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1701, 1701 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1702, 1702 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1703, 1703 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1704, 1704 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1705, 1705 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1706, 1706 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1707, 1707 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1708, 1708 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1709, 1709 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1710, 1710 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1711, 1711 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1712, 1712 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1713, 1713 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1714, 1714 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1715, 1715 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1716, 1716 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1717, 1717 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1718, 1718 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1719, 1719 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1720, 1720 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1721, 1721 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1722, 1722 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1723, 1723 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1724, 1724 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1725, 1725 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1726, 1726 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1727, 1727 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1728, 1728 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1729, 1729 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1730, 1730 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1731, 1731 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1732, 1732 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1733, 1733 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1734, 1734 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1735, 1735 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1736, 1736 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1737, 1737 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1738, 1738 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1739, 1739 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1740, 1740 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1741, 1741 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1742, 1742 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1743, 1743 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1744, 1744 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1745, 1745 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1746, 1746 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1747, 1747 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1748, 1748 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1749, 1749 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1750, 1750 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1751, 1751 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1752, 1752 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1753, 1753 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1754, 1754 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1755, 1755 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1756, 1756 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1757, 1757 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1758, 1758 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1759, 1759 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1760, 1760 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1761, 1761 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1762, 1762 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1763, 1763 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1764, 1764 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1765, 1765 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1766, 1766 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1767, 1767 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1768, 1768 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1769, 1769 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1770, 1770 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1771, 1771 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1772, 1772 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1773, 1773 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1774, 1774 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1775, 1775 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1776, 1776 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1777, 1777 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1778, 1778 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1779, 1779 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1780, 1780 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1781, 1781 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1782, 1782 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1783, 1783 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1784, 1784 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1785, 1785 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1786, 1786 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1787, 1787 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1788, 1788 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1789, 1789 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1790, 1790 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1791, 1791 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1792, 1792 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1793, 1793 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1794, 1794 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1795, 1795 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1796, 1796 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1797, 1797 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1798, 1798 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1799, 1799 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1800, 1800 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1801, 1801 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1802, 1802 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1803, 1803 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1804, 1804 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1805, 1805 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1806, 1806 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1807, 1807 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1808, 1808 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1809, 1809 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1810, 1810 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1811, 1811 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1812, 1812 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1813, 1813 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1814, 1814 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1815, 1815 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1816, 1816 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1817, 1817 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1818, 1818 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1819, 1819 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1820, 1820 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1821, 1821 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1822, 1822 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1823, 1823 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1824, 1824 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1825, 1825 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1826, 1826 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1827, 1827 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1828, 1828 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1829, 1829 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1830, 1830 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1831, 1831 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1832, 1832 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1833, 1833 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1834, 1834 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1835, 1835 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1836, 1836 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1837, 1837 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1838, 1838 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1839, 1839 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1840, 1840 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1841, 1841 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1842, 1842 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1843, 1843 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1844, 1844 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1845, 1845 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1846, 1846 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1847, 1847 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1848, 1848 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1849, 1849 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1850, 1850 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1851, 1851 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1852, 1852 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1853, 1853 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1854, 1854 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1855, 1855 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1856, 1856 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1857, 1857 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1858, 1858 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1859, 1859 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1860, 1860 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1861, 1861 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1862, 1862 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1863, 1863 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1864, 1864 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1865, 1865 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1866, 1866 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1867, 1867 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1868, 1868 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1869, 1869 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1870, 1870 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1871, 1871 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1872, 1872 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1873, 1873 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1874, 1874 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1875, 1875 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1876, 1876 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1877, 1877 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1878, 1878 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1879, 1879 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1880, 1880 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1881, 1881 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1882, 1882 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1883, 1883 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1884, 1884 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1885, 1885 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1886, 1886 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1887, 1887 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1888, 1888 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1889, 1889 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1890, 1890 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1891, 1891 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1892, 1892 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1893, 1893 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1894, 1894 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1895, 1895 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1896, 1896 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1897, 1897 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1898, 1898 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1899, 1899 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1900, 1900 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1901, 1901 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1902, 1902 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1903, 1903 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1904, 1904 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1905, 1905 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1906, 1906 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1907, 1907 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1908, 1908 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1909, 1909 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1910, 1910 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1911, 1911 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1912, 1912 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1913, 1913 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1914, 1914 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1915, 1915 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1916, 1916 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1917, 1917 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1918, 1918 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1919, 1919 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1920, 1920 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1921, 1921 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1922, 1922 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1923, 1923 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1924, 1924 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1925, 1925 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1926, 1926 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1927, 1927 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1928, 1928 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1929, 1929 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1930, 1930 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1931, 1931 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1932, 1932 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1933, 1933 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1934, 1934 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1935, 1935 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1936, 1936 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1937, 1937 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1938, 1938 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1939, 1939 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1940, 1940 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1941, 1941 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1942, 1942 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1943, 1943 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1944, 1944 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1945, 1945 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1946, 1946 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1947, 1947 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1948, 1948 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1949, 1949 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1950, 1950 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1951, 1951 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1952, 1952 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1953, 1953 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1954, 1954 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1955, 1955 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1956, 1956 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1957, 1957 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1958, 1958 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1959, 1959 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1960, 1960 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1961, 1961 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1962, 1962 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1963, 1963 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1964, 1964 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1965, 1965 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1966, 1966 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1967, 1967 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1968, 1968 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1969, 1969 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1970, 1970 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1971, 1971 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1972, 1972 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1973, 1973 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1974, 1974 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1975, 1975 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1976, 1976 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1977, 1977 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1978, 1978 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1979, 1979 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1980, 1980 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1981, 1981 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1982, 1982 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1983, 1983 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1984, 1984 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1985, 1985 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1986, 1986 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1987, 1987 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1988, 1988 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1989, 1989 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1990, 1990 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1991, 1991 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1992, 1992 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1993, 1993 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1994, 1994 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1995, 1995 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1996, 1996 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1997, 1997 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1998, 1998 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r1999, 1999 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2000, 2000 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2001, 2001 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2002, 2002 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2003, 2003 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2004, 2004 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2005, 2005 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2006, 2006 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2007, 2007 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2008, 2008 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2009, 2009 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2010, 2010 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2011, 2011 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2012, 2012 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2013, 2013 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2014, 2014 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2015, 2015 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2016, 2016 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2017, 2017 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2018, 2018 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2019, 2019 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2020, 2020 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2021, 2021 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2022, 2022 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2023, 2023 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2024, 2024 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2025, 2025 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2026, 2026 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2027, 2027 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2028, 2028 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2029, 2029 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2030, 2030 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2031, 2031 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2032, 2032 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2033, 2033 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2034, 2034 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2035, 2035 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2036, 2036 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2037, 2037 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2038, 2038 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2039, 2039 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2040, 2040 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2041, 2041 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2042, 2042 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2043, 2043 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2044, 2044 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2045, 2045 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2046, 2046 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2047, 2047 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2048, 2048 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2049, 2049 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2050, 2050 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2051, 2051 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2052, 2052 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2053, 2053 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2054, 2054 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2055, 2055 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2056, 2056 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2057, 2057 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2058, 2058 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2059, 2059 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2060, 2060 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2061, 2061 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2062, 2062 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2063, 2063 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2064, 2064 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2065, 2065 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2066, 2066 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2067, 2067 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2068, 2068 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2069, 2069 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2070, 2070 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2071, 2071 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2072, 2072 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2073, 2073 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2074, 2074 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2075, 2075 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2076, 2076 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2077, 2077 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2078, 2078 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2079, 2079 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2080, 2080 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2081, 2081 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2082, 2082 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2083, 2083 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2084, 2084 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2085, 2085 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2086, 2086 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2087, 2087 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2088, 2088 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2089, 2089 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2090, 2090 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2091, 2091 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2092, 2092 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2093, 2093 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2094, 2094 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2095, 2095 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2096, 2096 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2097, 2097 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2098, 2098 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2099, 2099 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2100, 2100 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2101, 2101 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2102, 2102 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2103, 2103 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2104, 2104 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2105, 2105 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2106, 2106 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2107, 2107 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2108, 2108 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2109, 2109 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2110, 2110 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2111, 2111 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2112, 2112 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2113, 2113 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2114, 2114 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2115, 2115 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2116, 2116 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2117, 2117 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2118, 2118 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2119, 2119 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2120, 2120 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2121, 2121 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2122, 2122 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2123, 2123 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2124, 2124 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2125, 2125 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2126, 2126 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2127, 2127 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2128, 2128 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2129, 2129 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2130, 2130 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2131, 2131 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2132, 2132 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2133, 2133 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2134, 2134 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2135, 2135 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2136, 2136 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2137, 2137 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2138, 2138 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2139, 2139 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2140, 2140 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2141, 2141 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2142, 2142 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2143, 2143 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2144, 2144 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2145, 2145 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2146, 2146 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2147, 2147 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2148, 2148 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2149, 2149 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2150, 2150 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2151, 2151 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2152, 2152 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2153, 2153 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2154, 2154 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2155, 2155 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2156, 2156 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2157, 2157 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2158, 2158 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2159, 2159 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2160, 2160 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2161, 2161 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2162, 2162 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2163, 2163 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2164, 2164 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2165, 2165 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2166, 2166 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2167, 2167 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2168, 2168 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2169, 2169 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2170, 2170 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2171, 2171 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2172, 2172 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2173, 2173 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2174, 2174 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2175, 2175 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2176, 2176 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2177, 2177 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2178, 2178 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2179, 2179 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2180, 2180 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2181, 2181 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2182, 2182 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2183, 2183 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2184, 2184 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2185, 2185 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2186, 2186 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2187, 2187 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2188, 2188 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2189, 2189 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2190, 2190 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2191, 2191 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2192, 2192 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2193, 2193 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2194, 2194 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2195, 2195 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2196, 2196 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2197, 2197 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2198, 2198 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2199, 2199 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2200, 2200 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2201, 2201 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2202, 2202 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2203, 2203 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2204, 2204 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2205, 2205 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2206, 2206 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2207, 2207 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2208, 2208 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2209, 2209 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2210, 2210 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2211, 2211 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2212, 2212 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2213, 2213 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2214, 2214 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2215, 2215 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2216, 2216 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2217, 2217 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2218, 2218 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2219, 2219 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2220, 2220 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2221, 2221 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2222, 2222 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2223, 2223 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2224, 2224 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2225, 2225 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2226, 2226 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2227, 2227 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2228, 2228 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2229, 2229 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2230, 2230 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2231, 2231 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2232, 2232 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2233, 2233 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2234, 2234 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2235, 2235 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2236, 2236 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2237, 2237 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2238, 2238 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2239, 2239 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2240, 2240 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2241, 2241 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2242, 2242 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2243, 2243 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2244, 2244 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2245, 2245 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2246, 2246 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2247, 2247 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2248, 2248 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2249, 2249 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2250, 2250 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2251, 2251 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2252, 2252 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2253, 2253 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2254, 2254 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2255, 2255 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2256, 2256 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2257, 2257 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2258, 2258 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2259, 2259 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2260, 2260 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2261, 2261 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2262, 2262 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2263, 2263 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2264, 2264 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2265, 2265 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2266, 2266 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2267, 2267 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2268, 2268 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2269, 2269 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2270, 2270 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2271, 2271 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2272, 2272 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2273, 2273 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2274, 2274 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2275, 2275 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2276, 2276 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2277, 2277 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2278, 2278 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2279, 2279 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2280, 2280 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2281, 2281 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2282, 2282 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2283, 2283 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2284, 2284 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2285, 2285 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2286, 2286 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2287, 2287 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2288, 2288 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2289, 2289 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2290, 2290 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2291, 2291 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2292, 2292 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2293, 2293 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2294, 2294 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2295, 2295 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2296, 2296 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2297, 2297 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2298, 2298 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2299, 2299 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2300, 2300 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2301, 2301 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2302, 2302 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2303, 2303 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2304, 2304 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2305, 2305 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2306, 2306 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2307, 2307 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2308, 2308 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2309, 2309 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2310, 2310 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2311, 2311 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2312, 2312 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2313, 2313 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2314, 2314 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2315, 2315 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2316, 2316 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2317, 2317 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2318, 2318 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2319, 2319 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2320, 2320 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2321, 2321 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2322, 2322 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2323, 2323 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2324, 2324 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2325, 2325 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2326, 2326 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2327, 2327 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2328, 2328 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2329, 2329 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2330, 2330 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2331, 2331 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2332, 2332 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2333, 2333 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2334, 2334 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2335, 2335 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2336, 2336 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2337, 2337 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2338, 2338 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2339, 2339 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2340, 2340 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2341, 2341 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2342, 2342 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2343, 2343 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2344, 2344 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2345, 2345 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2346, 2346 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2347, 2347 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2348, 2348 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2349, 2349 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2350, 2350 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2351, 2351 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2352, 2352 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2353, 2353 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2354, 2354 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2355, 2355 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2356, 2356 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2357, 2357 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2358, 2358 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2359, 2359 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2360, 2360 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2361, 2361 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2362, 2362 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2363, 2363 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2364, 2364 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2365, 2365 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2366, 2366 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2367, 2367 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2368, 2368 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2369, 2369 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2370, 2370 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2371, 2371 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2372, 2372 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2373, 2373 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2374, 2374 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2375, 2375 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2376, 2376 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2377, 2377 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2378, 2378 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2379, 2379 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2380, 2380 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2381, 2381 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2382, 2382 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2383, 2383 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2384, 2384 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2385, 2385 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2386, 2386 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2387, 2387 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2388, 2388 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2389, 2389 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2390, 2390 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2391, 2391 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2392, 2392 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2393, 2393 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2394, 2394 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2395, 2395 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2396, 2396 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2397, 2397 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2398, 2398 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2399, 2399 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2400, 2400 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2401, 2401 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2402, 2402 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2403, 2403 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2404, 2404 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2405, 2405 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2406, 2406 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2407, 2407 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2408, 2408 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2409, 2409 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2410, 2410 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2411, 2411 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2412, 2412 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2413, 2413 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2414, 2414 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2415, 2415 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2416, 2416 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2417, 2417 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2418, 2418 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2419, 2419 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2420, 2420 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2421, 2421 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2422, 2422 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2423, 2423 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2424, 2424 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2425, 2425 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2426, 2426 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2427, 2427 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2428, 2428 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2429, 2429 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2430, 2430 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2431, 2431 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2432, 2432 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2433, 2433 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2434, 2434 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2435, 2435 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2436, 2436 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2437, 2437 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2438, 2438 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2439, 2439 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2440, 2440 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2441, 2441 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2442, 2442 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2443, 2443 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2444, 2444 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2445, 2445 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2446, 2446 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2447, 2447 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2448, 2448 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2449, 2449 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2450, 2450 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2451, 2451 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2452, 2452 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2453, 2453 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2454, 2454 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2455, 2455 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2456, 2456 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2457, 2457 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2458, 2458 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2459, 2459 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2460, 2460 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2461, 2461 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2462, 2462 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2463, 2463 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2464, 2464 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2465, 2465 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2466, 2466 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2467, 2467 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2468, 2468 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2469, 2469 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2470, 2470 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2471, 2471 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2472, 2472 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2473, 2473 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2474, 2474 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2475, 2475 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2476, 2476 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2477, 2477 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2478, 2478 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2479, 2479 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2480, 2480 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2481, 2481 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2482, 2482 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2483, 2483 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2484, 2484 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2485, 2485 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2486, 2486 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2487, 2487 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2488, 2488 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2489, 2489 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2490, 2490 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2491, 2491 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2492, 2492 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2493, 2493 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2494, 2494 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2495, 2495 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2496, 2496 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2497, 2497 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2498, 2498 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2499, 2499 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2500, 2500 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2501, 2501 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2502, 2502 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2503, 2503 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2504, 2504 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2505, 2505 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2506, 2506 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2507, 2507 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2508, 2508 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2509, 2509 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2510, 2510 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2511, 2511 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2512, 2512 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2513, 2513 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2514, 2514 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2515, 2515 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2516, 2516 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2517, 2517 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2518, 2518 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2519, 2519 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2520, 2520 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2521, 2521 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2522, 2522 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2523, 2523 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2524, 2524 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2525, 2525 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2526, 2526 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2527, 2527 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2528, 2528 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2529, 2529 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2530, 2530 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2531, 2531 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2532, 2532 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2533, 2533 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2534, 2534 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2535, 2535 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2536, 2536 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2537, 2537 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2538, 2538 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2539, 2539 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2540, 2540 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2541, 2541 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2542, 2542 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2543, 2543 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2544, 2544 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2545, 2545 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2546, 2546 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2547, 2547 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2548, 2548 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2549, 2549 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2550, 2550 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2551, 2551 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2552, 2552 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2553, 2553 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2554, 2554 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2555, 2555 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2556, 2556 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2557, 2557 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2558, 2558 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2559, 2559 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2560, 2560 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2561, 2561 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2562, 2562 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2563, 2563 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2564, 2564 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2565, 2565 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2566, 2566 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2567, 2567 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2568, 2568 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2569, 2569 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2570, 2570 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2571, 2571 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2572, 2572 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2573, 2573 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2574, 2574 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2575, 2575 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2576, 2576 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2577, 2577 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2578, 2578 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2579, 2579 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2580, 2580 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2581, 2581 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2582, 2582 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2583, 2583 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2584, 2584 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2585, 2585 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2586, 2586 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2587, 2587 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2588, 2588 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2589, 2589 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2590, 2590 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2591, 2591 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2592, 2592 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2593, 2593 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2594, 2594 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2595, 2595 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2596, 2596 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2597, 2597 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2598, 2598 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2599, 2599 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2600, 2600 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2601, 2601 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2602, 2602 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2603, 2603 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2604, 2604 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2605, 2605 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2606, 2606 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2607, 2607 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2608, 2608 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2609, 2609 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2610, 2610 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2611, 2611 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2612, 2612 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2613, 2613 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2614, 2614 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2615, 2615 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2616, 2616 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2617, 2617 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2618, 2618 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2619, 2619 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2620, 2620 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2621, 2621 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2622, 2622 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2623, 2623 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2624, 2624 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2625, 2625 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2626, 2626 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2627, 2627 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2628, 2628 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2629, 2629 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2630, 2630 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2631, 2631 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2632, 2632 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2633, 2633 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2634, 2634 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2635, 2635 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2636, 2636 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2637, 2637 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2638, 2638 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2639, 2639 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2640, 2640 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2641, 2641 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2642, 2642 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2643, 2643 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2644, 2644 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2645, 2645 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2646, 2646 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2647, 2647 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2648, 2648 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2649, 2649 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2650, 2650 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2651, 2651 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2652, 2652 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2653, 2653 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2654, 2654 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2655, 2655 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2656, 2656 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2657, 2657 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2658, 2658 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2659, 2659 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2660, 2660 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2661, 2661 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2662, 2662 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2663, 2663 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2664, 2664 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2665, 2665 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2666, 2666 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2667, 2667 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2668, 2668 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2669, 2669 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2670, 2670 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2671, 2671 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2672, 2672 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2673, 2673 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2674, 2674 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2675, 2675 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2676, 2676 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2677, 2677 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2678, 2678 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2679, 2679 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2680, 2680 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2681, 2681 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2682, 2682 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2683, 2683 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2684, 2684 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2685, 2685 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2686, 2686 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2687, 2687 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2688, 2688 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2689, 2689 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2690, 2690 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2691, 2691 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2692, 2692 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2693, 2693 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2694, 2694 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2695, 2695 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2696, 2696 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2697, 2697 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2698, 2698 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2699, 2699 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2700, 2700 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2701, 2701 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2702, 2702 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2703, 2703 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2704, 2704 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2705, 2705 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2706, 2706 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2707, 2707 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2708, 2708 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2709, 2709 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2710, 2710 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2711, 2711 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2712, 2712 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2713, 2713 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2714, 2714 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2715, 2715 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2716, 2716 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2717, 2717 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2718, 2718 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2719, 2719 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2720, 2720 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2721, 2721 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2722, 2722 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2723, 2723 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2724, 2724 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2725, 2725 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2726, 2726 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2727, 2727 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2728, 2728 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2729, 2729 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2730, 2730 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2731, 2731 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2732, 2732 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2733, 2733 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2734, 2734 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2735, 2735 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2736, 2736 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2737, 2737 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2738, 2738 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2739, 2739 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2740, 2740 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2741, 2741 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2742, 2742 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2743, 2743 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2744, 2744 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2745, 2745 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2746, 2746 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2747, 2747 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2748, 2748 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2749, 2749 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2750, 2750 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2751, 2751 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2752, 2752 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2753, 2753 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2754, 2754 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2755, 2755 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2756, 2756 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2757, 2757 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2758, 2758 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2759, 2759 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2760, 2760 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2761, 2761 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2762, 2762 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2763, 2763 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2764, 2764 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2765, 2765 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2766, 2766 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2767, 2767 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2768, 2768 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2769, 2769 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2770, 2770 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2771, 2771 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2772, 2772 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2773, 2773 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2774, 2774 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2775, 2775 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2776, 2776 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2777, 2777 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2778, 2778 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2779, 2779 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2780, 2780 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2781, 2781 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2782, 2782 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2783, 2783 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2784, 2784 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2785, 2785 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2786, 2786 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2787, 2787 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2788, 2788 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2789, 2789 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2790, 2790 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2791, 2791 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2792, 2792 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2793, 2793 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2794, 2794 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2795, 2795 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2796, 2796 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2797, 2797 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2798, 2798 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2799, 2799 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2800, 2800 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2801, 2801 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2802, 2802 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2803, 2803 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2804, 2804 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2805, 2805 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2806, 2806 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2807, 2807 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2808, 2808 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2809, 2809 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2810, 2810 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2811, 2811 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2812, 2812 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2813, 2813 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2814, 2814 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2815, 2815 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2816, 2816 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2817, 2817 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2818, 2818 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2819, 2819 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2820, 2820 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2821, 2821 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2822, 2822 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2823, 2823 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2824, 2824 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2825, 2825 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2826, 2826 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2827, 2827 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2828, 2828 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2829, 2829 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2830, 2830 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2831, 2831 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2832, 2832 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2833, 2833 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2834, 2834 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2835, 2835 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2836, 2836 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2837, 2837 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2838, 2838 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2839, 2839 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2840, 2840 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2841, 2841 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2842, 2842 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2843, 2843 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2844, 2844 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2845, 2845 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2846, 2846 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2847, 2847 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2848, 2848 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2849, 2849 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2850, 2850 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2851, 2851 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2852, 2852 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2853, 2853 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2854, 2854 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2855, 2855 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2856, 2856 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2857, 2857 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2858, 2858 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2859, 2859 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2860, 2860 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2861, 2861 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2862, 2862 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2863, 2863 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2864, 2864 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2865, 2865 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2866, 2866 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2867, 2867 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2868, 2868 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2869, 2869 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2870, 2870 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2871, 2871 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2872, 2872 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2873, 2873 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2874, 2874 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2875, 2875 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2876, 2876 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2877, 2877 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2878, 2878 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2879, 2879 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2880, 2880 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2881, 2881 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2882, 2882 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2883, 2883 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2884, 2884 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2885, 2885 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2886, 2886 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2887, 2887 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2888, 2888 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2889, 2889 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2890, 2890 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2891, 2891 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2892, 2892 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2893, 2893 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2894, 2894 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2895, 2895 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2896, 2896 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2897, 2897 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2898, 2898 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2899, 2899 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2900, 2900 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2901, 2901 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2902, 2902 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2903, 2903 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2904, 2904 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2905, 2905 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2906, 2906 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2907, 2907 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2908, 2908 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2909, 2909 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2910, 2910 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2911, 2911 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2912, 2912 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2913, 2913 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2914, 2914 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2915, 2915 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2916, 2916 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2917, 2917 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2918, 2918 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2919, 2919 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2920, 2920 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2921, 2921 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2922, 2922 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2923, 2923 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2924, 2924 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2925, 2925 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2926, 2926 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2927, 2927 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2928, 2928 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2929, 2929 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2930, 2930 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2931, 2931 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2932, 2932 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2933, 2933 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2934, 2934 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2935, 2935 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2936, 2936 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2937, 2937 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2938, 2938 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2939, 2939 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2940, 2940 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2941, 2941 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2942, 2942 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2943, 2943 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2944, 2944 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2945, 2945 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2946, 2946 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2947, 2947 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2948, 2948 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2949, 2949 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2950, 2950 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2951, 2951 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2952, 2952 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2953, 2953 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2954, 2954 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2955, 2955 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2956, 2956 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2957, 2957 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2958, 2958 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2959, 2959 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2960, 2960 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2961, 2961 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2962, 2962 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2963, 2963 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2964, 2964 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2965, 2965 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2966, 2966 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2967, 2967 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2968, 2968 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2969, 2969 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2970, 2970 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2971, 2971 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2972, 2972 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2973, 2973 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2974, 2974 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2975, 2975 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2976, 2976 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2977, 2977 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2978, 2978 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2979, 2979 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2980, 2980 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2981, 2981 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2982, 2982 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2983, 2983 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2984, 2984 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2985, 2985 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2986, 2986 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2987, 2987 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2988, 2988 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2989, 2989 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2990, 2990 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2991, 2991 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2992, 2992 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2993, 2993 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2994, 2994 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2995, 2995 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2996, 2996 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2997, 2997 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2998, 2998 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r2999, 2999 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3000, 3000 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3001, 3001 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3002, 3002 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3003, 3003 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3004, 3004 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3005, 3005 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3006, 3006 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3007, 3007 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3008, 3008 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3009, 3009 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3010, 3010 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3011, 3011 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3012, 3012 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3013, 3013 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3014, 3014 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3015, 3015 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3016, 3016 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3017, 3017 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3018, 3018 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3019, 3019 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3020, 3020 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3021, 3021 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3022, 3022 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3023, 3023 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3024, 3024 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3025, 3025 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3026, 3026 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3027, 3027 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3028, 3028 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3029, 3029 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3030, 3030 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3031, 3031 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3032, 3032 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3033, 3033 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3034, 3034 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3035, 3035 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3036, 3036 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3037, 3037 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3038, 3038 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3039, 3039 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3040, 3040 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3041, 3041 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3042, 3042 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3043, 3043 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3044, 3044 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3045, 3045 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3046, 3046 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3047, 3047 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3048, 3048 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3049, 3049 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3050, 3050 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3051, 3051 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3052, 3052 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3053, 3053 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3054, 3054 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3055, 3055 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3056, 3056 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3057, 3057 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3058, 3058 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3059, 3059 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3060, 3060 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3061, 3061 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3062, 3062 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3063, 3063 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3064, 3064 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3065, 3065 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3066, 3066 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3067, 3067 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3068, 3068 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3069, 3069 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3070, 3070 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3071, 3071 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3072, 3072 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3073, 3073 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3074, 3074 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3075, 3075 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3076, 3076 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3077, 3077 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3078, 3078 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3079, 3079 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3080, 3080 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3081, 3081 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3082, 3082 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3083, 3083 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3084, 3084 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3085, 3085 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3086, 3086 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3087, 3087 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3088, 3088 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3089, 3089 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3090, 3090 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3091, 3091 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3092, 3092 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3093, 3093 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3094, 3094 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3095, 3095 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3096, 3096 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3097, 3097 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3098, 3098 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3099, 3099 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3100, 3100 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3101, 3101 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3102, 3102 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3103, 3103 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3104, 3104 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3105, 3105 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3106, 3106 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3107, 3107 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3108, 3108 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3109, 3109 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3110, 3110 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3111, 3111 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3112, 3112 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3113, 3113 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3114, 3114 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3115, 3115 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3116, 3116 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3117, 3117 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3118, 3118 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3119, 3119 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3120, 3120 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3121, 3121 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3122, 3122 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3123, 3123 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3124, 3124 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3125, 3125 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3126, 3126 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3127, 3127 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3128, 3128 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3129, 3129 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3130, 3130 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3131, 3131 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3132, 3132 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3133, 3133 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3134, 3134 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3135, 3135 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3136, 3136 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3137, 3137 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3138, 3138 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3139, 3139 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3140, 3140 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3141, 3141 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3142, 3142 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3143, 3143 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3144, 3144 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3145, 3145 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3146, 3146 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3147, 3147 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3148, 3148 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3149, 3149 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3150, 3150 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3151, 3151 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3152, 3152 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3153, 3153 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3154, 3154 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3155, 3155 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3156, 3156 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3157, 3157 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3158, 3158 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3159, 3159 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3160, 3160 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3161, 3161 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3162, 3162 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3163, 3163 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3164, 3164 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3165, 3165 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3166, 3166 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3167, 3167 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3168, 3168 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3169, 3169 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3170, 3170 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3171, 3171 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3172, 3172 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3173, 3173 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3174, 3174 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3175, 3175 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3176, 3176 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3177, 3177 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3178, 3178 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3179, 3179 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3180, 3180 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3181, 3181 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3182, 3182 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3183, 3183 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3184, 3184 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3185, 3185 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3186, 3186 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3187, 3187 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3188, 3188 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3189, 3189 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3190, 3190 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3191, 3191 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3192, 3192 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3193, 3193 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3194, 3194 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3195, 3195 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3196, 3196 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3197, 3197 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3198, 3198 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3199, 3199 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3200, 3200 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3201, 3201 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3202, 3202 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3203, 3203 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3204, 3204 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3205, 3205 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3206, 3206 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3207, 3207 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3208, 3208 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3209, 3209 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3210, 3210 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3211, 3211 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3212, 3212 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3213, 3213 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3214, 3214 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3215, 3215 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3216, 3216 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3217, 3217 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3218, 3218 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3219, 3219 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3220, 3220 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3221, 3221 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3222, 3222 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3223, 3223 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3224, 3224 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3225, 3225 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3226, 3226 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3227, 3227 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3228, 3228 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3229, 3229 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3230, 3230 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3231, 3231 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3232, 3232 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3233, 3233 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3234, 3234 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3235, 3235 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3236, 3236 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3237, 3237 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3238, 3238 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3239, 3239 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3240, 3240 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3241, 3241 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3242, 3242 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3243, 3243 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3244, 3244 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3245, 3245 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3246, 3246 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3247, 3247 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3248, 3248 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3249, 3249 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3250, 3250 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3251, 3251 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3252, 3252 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3253, 3253 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3254, 3254 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3255, 3255 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3256, 3256 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3257, 3257 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3258, 3258 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3259, 3259 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3260, 3260 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3261, 3261 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3262, 3262 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3263, 3263 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3264, 3264 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3265, 3265 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3266, 3266 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3267, 3267 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3268, 3268 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3269, 3269 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3270, 3270 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3271, 3271 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3272, 3272 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3273, 3273 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3274, 3274 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3275, 3275 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3276, 3276 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3277, 3277 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3278, 3278 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3279, 3279 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3280, 3280 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3281, 3281 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3282, 3282 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3283, 3283 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3284, 3284 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3285, 3285 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3286, 3286 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3287, 3287 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3288, 3288 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3289, 3289 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3290, 3290 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3291, 3291 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3292, 3292 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3293, 3293 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3294, 3294 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3295, 3295 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3296, 3296 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3297, 3297 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3298, 3298 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3299, 3299 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3300, 3300 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3301, 3301 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3302, 3302 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3303, 3303 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3304, 3304 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3305, 3305 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3306, 3306 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3307, 3307 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3308, 3308 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3309, 3309 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3310, 3310 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3311, 3311 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3312, 3312 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3313, 3313 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3314, 3314 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3315, 3315 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3316, 3316 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3317, 3317 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3318, 3318 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3319, 3319 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3320, 3320 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3321, 3321 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3322, 3322 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3323, 3323 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3324, 3324 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3325, 3325 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3326, 3326 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3327, 3327 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3328, 3328 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3329, 3329 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3330, 3330 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3331, 3331 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3332, 3332 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3333, 3333 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3334, 3334 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3335, 3335 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3336, 3336 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3337, 3337 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3338, 3338 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3339, 3339 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3340, 3340 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3341, 3341 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3342, 3342 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3343, 3343 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3344, 3344 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3345, 3345 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3346, 3346 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3347, 3347 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3348, 3348 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3349, 3349 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3350, 3350 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3351, 3351 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3352, 3352 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3353, 3353 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3354, 3354 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3355, 3355 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3356, 3356 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3357, 3357 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3358, 3358 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3359, 3359 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3360, 3360 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3361, 3361 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3362, 3362 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3363, 3363 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3364, 3364 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3365, 3365 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3366, 3366 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3367, 3367 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3368, 3368 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3369, 3369 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3370, 3370 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3371, 3371 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3372, 3372 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3373, 3373 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3374, 3374 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3375, 3375 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3376, 3376 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3377, 3377 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3378, 3378 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3379, 3379 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3380, 3380 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3381, 3381 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3382, 3382 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3383, 3383 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3384, 3384 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3385, 3385 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3386, 3386 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3387, 3387 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3388, 3388 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3389, 3389 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3390, 3390 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3391, 3391 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3392, 3392 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3393, 3393 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3394, 3394 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3395, 3395 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3396, 3396 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3397, 3397 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3398, 3398 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3399, 3399 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3400, 3400 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3401, 3401 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3402, 3402 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3403, 3403 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3404, 3404 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3405, 3405 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3406, 3406 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3407, 3407 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3408, 3408 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3409, 3409 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3410, 3410 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3411, 3411 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3412, 3412 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3413, 3413 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3414, 3414 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3415, 3415 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3416, 3416 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3417, 3417 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3418, 3418 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3419, 3419 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3420, 3420 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3421, 3421 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3422, 3422 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3423, 3423 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3424, 3424 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3425, 3425 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3426, 3426 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3427, 3427 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3428, 3428 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3429, 3429 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3430, 3430 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3431, 3431 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3432, 3432 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3433, 3433 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3434, 3434 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3435, 3435 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3436, 3436 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3437, 3437 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3438, 3438 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3439, 3439 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3440, 3440 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3441, 3441 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3442, 3442 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3443, 3443 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3444, 3444 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3445, 3445 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3446, 3446 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3447, 3447 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3448, 3448 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3449, 3449 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3450, 3450 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3451, 3451 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3452, 3452 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3453, 3453 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3454, 3454 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3455, 3455 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3456, 3456 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3457, 3457 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3458, 3458 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3459, 3459 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3460, 3460 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3461, 3461 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3462, 3462 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3463, 3463 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3464, 3464 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3465, 3465 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3466, 3466 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3467, 3467 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3468, 3468 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3469, 3469 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3470, 3470 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3471, 3471 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3472, 3472 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3473, 3473 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3474, 3474 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3475, 3475 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3476, 3476 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3477, 3477 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3478, 3478 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3479, 3479 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3480, 3480 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3481, 3481 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3482, 3482 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3483, 3483 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3484, 3484 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3485, 3485 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3486, 3486 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3487, 3487 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3488, 3488 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3489, 3489 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3490, 3490 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3491, 3491 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3492, 3492 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3493, 3493 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3494, 3494 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3495, 3495 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3496, 3496 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3497, 3497 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3498, 3498 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3499, 3499 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3500, 3500 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3501, 3501 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3502, 3502 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3503, 3503 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3504, 3504 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3505, 3505 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3506, 3506 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3507, 3507 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3508, 3508 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3509, 3509 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3510, 3510 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3511, 3511 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3512, 3512 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3513, 3513 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3514, 3514 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3515, 3515 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3516, 3516 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3517, 3517 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3518, 3518 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3519, 3519 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3520, 3520 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3521, 3521 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3522, 3522 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3523, 3523 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3524, 3524 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3525, 3525 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3526, 3526 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3527, 3527 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3528, 3528 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3529, 3529 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3530, 3530 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3531, 3531 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3532, 3532 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3533, 3533 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3534, 3534 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3535, 3535 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3536, 3536 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3537, 3537 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3538, 3538 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3539, 3539 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3540, 3540 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3541, 3541 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3542, 3542 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3543, 3543 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3544, 3544 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3545, 3545 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3546, 3546 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3547, 3547 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3548, 3548 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3549, 3549 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3550, 3550 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3551, 3551 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3552, 3552 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3553, 3553 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3554, 3554 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3555, 3555 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3556, 3556 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3557, 3557 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3558, 3558 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3559, 3559 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3560, 3560 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3561, 3561 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3562, 3562 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3563, 3563 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3564, 3564 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3565, 3565 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3566, 3566 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3567, 3567 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3568, 3568 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3569, 3569 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3570, 3570 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3571, 3571 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3572, 3572 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3573, 3573 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3574, 3574 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3575, 3575 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3576, 3576 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3577, 3577 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3578, 3578 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3579, 3579 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3580, 3580 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3581, 3581 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3582, 3582 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3583, 3583 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3584, 3584 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3585, 3585 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3586, 3586 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3587, 3587 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3588, 3588 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3589, 3589 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3590, 3590 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3591, 3591 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3592, 3592 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3593, 3593 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3594, 3594 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3595, 3595 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3596, 3596 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3597, 3597 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3598, 3598 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3599, 3599 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3600, 3600 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3601, 3601 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3602, 3602 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3603, 3603 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3604, 3604 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3605, 3605 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3606, 3606 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3607, 3607 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3608, 3608 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3609, 3609 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3610, 3610 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3611, 3611 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3612, 3612 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3613, 3613 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3614, 3614 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3615, 3615 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3616, 3616 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3617, 3617 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3618, 3618 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3619, 3619 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3620, 3620 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3621, 3621 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3622, 3622 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3623, 3623 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3624, 3624 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3625, 3625 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3626, 3626 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3627, 3627 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3628, 3628 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3629, 3629 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3630, 3630 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3631, 3631 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3632, 3632 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3633, 3633 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3634, 3634 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3635, 3635 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3636, 3636 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3637, 3637 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3638, 3638 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3639, 3639 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3640, 3640 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3641, 3641 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3642, 3642 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3643, 3643 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3644, 3644 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3645, 3645 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3646, 3646 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3647, 3647 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3648, 3648 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3649, 3649 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3650, 3650 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3651, 3651 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3652, 3652 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3653, 3653 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3654, 3654 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3655, 3655 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3656, 3656 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3657, 3657 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3658, 3658 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3659, 3659 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3660, 3660 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3661, 3661 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3662, 3662 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3663, 3663 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3664, 3664 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3665, 3665 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3666, 3666 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3667, 3667 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3668, 3668 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3669, 3669 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3670, 3670 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3671, 3671 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3672, 3672 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3673, 3673 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3674, 3674 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3675, 3675 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3676, 3676 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3677, 3677 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3678, 3678 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3679, 3679 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3680, 3680 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3681, 3681 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3682, 3682 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3683, 3683 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3684, 3684 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3685, 3685 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3686, 3686 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3687, 3687 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3688, 3688 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3689, 3689 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3690, 3690 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3691, 3691 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3692, 3692 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3693, 3693 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3694, 3694 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3695, 3695 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3696, 3696 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3697, 3697 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3698, 3698 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3699, 3699 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3700, 3700 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3701, 3701 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3702, 3702 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3703, 3703 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3704, 3704 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3705, 3705 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3706, 3706 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3707, 3707 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3708, 3708 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3709, 3709 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3710, 3710 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3711, 3711 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3712, 3712 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3713, 3713 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3714, 3714 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3715, 3715 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3716, 3716 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3717, 3717 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3718, 3718 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3719, 3719 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3720, 3720 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3721, 3721 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3722, 3722 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3723, 3723 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3724, 3724 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3725, 3725 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3726, 3726 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3727, 3727 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3728, 3728 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3729, 3729 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3730, 3730 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3731, 3731 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3732, 3732 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3733, 3733 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3734, 3734 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3735, 3735 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3736, 3736 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3737, 3737 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3738, 3738 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3739, 3739 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3740, 3740 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3741, 3741 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3742, 3742 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3743, 3743 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3744, 3744 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3745, 3745 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3746, 3746 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3747, 3747 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3748, 3748 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3749, 3749 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3750, 3750 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3751, 3751 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3752, 3752 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3753, 3753 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3754, 3754 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3755, 3755 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3756, 3756 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3757, 3757 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3758, 3758 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3759, 3759 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3760, 3760 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3761, 3761 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3762, 3762 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3763, 3763 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3764, 3764 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3765, 3765 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3766, 3766 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3767, 3767 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3768, 3768 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3769, 3769 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3770, 3770 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3771, 3771 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3772, 3772 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3773, 3773 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3774, 3774 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3775, 3775 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3776, 3776 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3777, 3777 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3778, 3778 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3779, 3779 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3780, 3780 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3781, 3781 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3782, 3782 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3783, 3783 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3784, 3784 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3785, 3785 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3786, 3786 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3787, 3787 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3788, 3788 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3789, 3789 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3790, 3790 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3791, 3791 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3792, 3792 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3793, 3793 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3794, 3794 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3795, 3795 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3796, 3796 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3797, 3797 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3798, 3798 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3799, 3799 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3800, 3800 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3801, 3801 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3802, 3802 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3803, 3803 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3804, 3804 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3805, 3805 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3806, 3806 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3807, 3807 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3808, 3808 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3809, 3809 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3810, 3810 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3811, 3811 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3812, 3812 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3813, 3813 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3814, 3814 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3815, 3815 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3816, 3816 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3817, 3817 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3818, 3818 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3819, 3819 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3820, 3820 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3821, 3821 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3822, 3822 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3823, 3823 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3824, 3824 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3825, 3825 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3826, 3826 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3827, 3827 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3828, 3828 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3829, 3829 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3830, 3830 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3831, 3831 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3832, 3832 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3833, 3833 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3834, 3834 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3835, 3835 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3836, 3836 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3837, 3837 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3838, 3838 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3839, 3839 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3840, 3840 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3841, 3841 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3842, 3842 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3843, 3843 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3844, 3844 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3845, 3845 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3846, 3846 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3847, 3847 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3848, 3848 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3849, 3849 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3850, 3850 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3851, 3851 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3852, 3852 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3853, 3853 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3854, 3854 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3855, 3855 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3856, 3856 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3857, 3857 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3858, 3858 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3859, 3859 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3860, 3860 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3861, 3861 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3862, 3862 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3863, 3863 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3864, 3864 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3865, 3865 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3866, 3866 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3867, 3867 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3868, 3868 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3869, 3869 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3870, 3870 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3871, 3871 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3872, 3872 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3873, 3873 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3874, 3874 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3875, 3875 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3876, 3876 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3877, 3877 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3878, 3878 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3879, 3879 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3880, 3880 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3881, 3881 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3882, 3882 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3883, 3883 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3884, 3884 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3885, 3885 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3886, 3886 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3887, 3887 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3888, 3888 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3889, 3889 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3890, 3890 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3891, 3891 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3892, 3892 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3893, 3893 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3894, 3894 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3895, 3895 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3896, 3896 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3897, 3897 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3898, 3898 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3899, 3899 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3900, 3900 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3901, 3901 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3902, 3902 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3903, 3903 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3904, 3904 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3905, 3905 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3906, 3906 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3907, 3907 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3908, 3908 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3909, 3909 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3910, 3910 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3911, 3911 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3912, 3912 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3913, 3913 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3914, 3914 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3915, 3915 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3916, 3916 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3917, 3917 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3918, 3918 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3919, 3919 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3920, 3920 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3921, 3921 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3922, 3922 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3923, 3923 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3924, 3924 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3925, 3925 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3926, 3926 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3927, 3927 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3928, 3928 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3929, 3929 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3930, 3930 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3931, 3931 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3932, 3932 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3933, 3933 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3934, 3934 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3935, 3935 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3936, 3936 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3937, 3937 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3938, 3938 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3939, 3939 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3940, 3940 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3941, 3941 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3942, 3942 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3943, 3943 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3944, 3944 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3945, 3945 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3946, 3946 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3947, 3947 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3948, 3948 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3949, 3949 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3950, 3950 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3951, 3951 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3952, 3952 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3953, 3953 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3954, 3954 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3955, 3955 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3956, 3956 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3957, 3957 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3958, 3958 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3959, 3959 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3960, 3960 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3961, 3961 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3962, 3962 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3963, 3963 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3964, 3964 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3965, 3965 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3966, 3966 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3967, 3967 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3968, 3968 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3969, 3969 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3970, 3970 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3971, 3971 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3972, 3972 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3973, 3973 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3974, 3974 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3975, 3975 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3976, 3976 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3977, 3977 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3978, 3978 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3979, 3979 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3980, 3980 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3981, 3981 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3982, 3982 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3983, 3983 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3984, 3984 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3985, 3985 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3986, 3986 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3987, 3987 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3988, 3988 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3989, 3989 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3990, 3990 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3991, 3991 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3992, 3992 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3993, 3993 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3994, 3994 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3995, 3995 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3996, 3996 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3997, 3997 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3998, 3998 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r3999, 3999 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4000, 4000 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4001, 4001 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4002, 4002 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4003, 4003 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4004, 4004 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4005, 4005 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4006, 4006 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4007, 4007 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4008, 4008 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4009, 4009 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4010, 4010 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4011, 4011 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4012, 4012 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4013, 4013 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4014, 4014 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4015, 4015 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4016, 4016 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4017, 4017 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4018, 4018 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4019, 4019 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4020, 4020 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4021, 4021 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4022, 4022 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4023, 4023 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4024, 4024 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4025, 4025 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4026, 4026 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4027, 4027 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4028, 4028 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4029, 4029 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4030, 4030 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4031, 4031 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4032, 4032 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4033, 4033 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4034, 4034 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4035, 4035 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4036, 4036 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4037, 4037 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4038, 4038 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4039, 4039 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4040, 4040 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4041, 4041 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4042, 4042 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4043, 4043 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4044, 4044 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4045, 4045 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4046, 4046 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4047, 4047 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4048, 4048 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4049, 4049 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4050, 4050 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4051, 4051 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4052, 4052 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4053, 4053 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4054, 4054 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4055, 4055 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4056, 4056 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4057, 4057 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4058, 4058 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4059, 4059 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4060, 4060 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4061, 4061 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4062, 4062 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4063, 4063 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4064, 4064 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4065, 4065 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4066, 4066 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4067, 4067 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4068, 4068 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4069, 4069 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4070, 4070 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4071, 4071 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4072, 4072 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4073, 4073 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4074, 4074 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4075, 4075 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4076, 4076 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4077, 4077 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4078, 4078 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4079, 4079 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4080, 4080 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4081, 4081 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4082, 4082 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4083, 4083 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4084, 4084 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4085, 4085 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4086, 4086 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4087, 4087 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4088, 4088 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4089, 4089 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4090, 4090 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4091, 4091 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4092, 4092 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4093, 4093 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4094, 4094 | GPR | Arch_intelGen9, "intel");
    DEF_REGISTER(r4095, 4095 | GPR | Arch_intelGen9, "intel");

    // Placeholder when destination register is empty, so that we don't assert
    DEF_REGISTER(r4096, 4096 | GPR | Arch_intelGen9, "intel");

    // Predicate registers used as source or dest operands
    // Different from a predicate register used as instruction predicate,
    // which is handle by operand::isTruePredicate and operand::isFalsePredicate
    // [Aaron]: contrary to the comments above, I get the error "can't find 0xb6010000"
    // which is hex for the PR region. i.e the backward slicing code indeed needs this region
    DEF_REGISTER(p0,    0 | PR | Arch_intelGen9, "intel");

    // arf registers(add if needed)
    // barrier registers(add if needed)

  } //end of intel namespace
}

#endif
