############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########

1. Your task is to write a verilog testbench for an verilog RTL module code (we call it as "DUT", device under test). The infomation we have is 
- 1.1. the problem description that guides student to write the RTL code (DUT) and the header of the "DUT". 
- 1.2. the module header.
- 1.3. the technical specification of testbench
- 1.4. test scenarios which determines value and sequential information of test vectors

2. you are in section 4. in this section, our target is to generate the verilog testbench for the DUT. This testbench can export the input and output signals of DUT at the important time points. The exported data will be send to a python script to check the correctness of DUT. 
ATTENTION: The testbench does not need to check the DUT's output but only export the signals of DUT.
Instruction of saving signals to file: 
(1) you should use $fopen and $fdisplay to export the important signals in testbench. the file name is "TBout.txt".
(2) When running testbench, for one time point, you should export 1 line. the example of the printed line is "scenario: 1, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d"; If one scenario has multiple test cases, use letter suffix to represent different test cases, like "scenario: 1a, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d", "scenario: 1b, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d".
(3) Attention: before $fdisplay, you should always have a delay statement to make sure the signals are stable.
(4) the signals you save is the input and output of DUT, you should determine the signals according to DUT's header:

module top_module(
	input p1a, 
	input p1b, 
	input p1c, 
	input p1d, 
	output p1y, 
	input p2a, 
	input p2b, 
	input p2c, 
	input p2d, 
	output p2y
);

Your other information:
RTL circuit problem description:
The 7400-series integrated circuits are a series of digital chips with a few gates each. The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.
RTL testbench specification:
{
  "important data": "",
  "technical specifications": [
    "1. Specification of the DUT: The DUT is a digital module that mimics the functionality of the 7420 integrated circuit, which contains two 4-input NAND gates.",
    "2. The DUT has 8 input signals: p1a, p1b, p1c, p1d (for the first NAND gate) and p2a, p2b, p2c, p2d (for the second NAND gate).",
    "3. The DUT has 2 output signals: p1y (output for the first NAND gate) and p2y (output for the second NAND gate).",
    "4. The expected functionality of the outputs: p1y = ~(p1a & p1b & p1c & p1d) and p2y = ~(p2a & p2b & p2c & p2d).",
    "5. The testbench must include tests for all combinations of the input signals, ensuring that the output signals match the expected NAND gate behavior.",
    "6. The testbench should check for the edge cases such as all inputs being LOW and all inputs being HIGH, validating that the DUT respects the NAND logic."
  ]
}
IMPORTANT - test scenario:
{
  "scenario 1": "Set all inputs of the first NAND gate (p1a, p1b, p1c, p1d) to LOW (0) for clock cycle 0. Set all inputs of the second NAND gate (p2a, p2b, p2c, p2d) to LOW (0) for clock cycle 0.",
  "scenario 2": "At clock cycle 1, set p1a, p1b, p1c, and p1d to HIGH (1). Set p2a, p2b, p2c, and p2d to LOW (0).",
  "scenario 3": "At clock cycle 2, set p1a, p1b to HIGH (1), and p1c, p1d to LOW (0). For the second NAND gate, set p2a, p2b to LOW (0), and p2c, p2d to HIGH (1).",
  "scenario 4": "At clock cycle 3, set p1a, p1b, p1c to LOW (0) and p1d to HIGH (1). For the second NAND gate, set all inputs (p2a, p2b, p2c, p2d) to HIGH (1).",
  "scenario 5": "At clock cycle 4, set p1a, p1b, p1c, and p1d to HIGH (1). For the second NAND gate, set all inputs (p2a, p2b, p2c, p2d) to HIGH (1).",
  "scenario 6": "At clock cycle 5, set p1a, p1b, p1c, p1d to LOW (0). Set p2a, p2b, p2c, p2d to HIGH (1).",
  "scenario 7": "At clock cycle 6, cycle through all combinations of p1a, p1b, p1c, p1d being HIGH (1) and LOW (0), keeping p2a, p2b, p2c, p2d constant at LOW (0). Execute a full set of combinations, returning to LOW after each full cycle.",
  "scenario 8": "At clock cycle 7, cycle through all combinations of p2a, p2b, p2c, p2d being HIGH (1) and LOW (0), keeping p1a, p1b, p1c, p1d constant at LOW (0). Execute a full set of combinations, returning to LOW after each full cycle."
}

The testbench does not need to check the DUT's output but only export the signals of DUT.
Instruction of saving signals to file: 
(1) you should use $fopen and $fdisplay to export the important signals in testbench. the file name is "TBout.txt". 
(2) When running testbench, for one time point, you should export 1 line. the example of the printed line is "scenario: 1, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d"; If one scenario has multiple test cases, use letter suffix to represent different test cases, like "scenario: 1a, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d", "scenario: 1b, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d".
(3) Attention: before $fdisplay, you should always have a delay statement to make sure the signals are stable.
(4) the signals you save is the input and output of DUT, you should determine the signals according to DUT's header.
please only generate the verilog codes, no other words.



########## assistant ##########
```verilog
`timescale 1ns / 1ps

module testbench;

    // Input signals
    reg p1a;
    reg p1b;
    reg p1c;
    reg p1d;
    reg p2a;
    reg p2b;
    reg p2c;
    reg p2d;

    // Output signals
    wire p1y;
    wire p2y;

    // Instantiate the DUT
    top_module DUT (
        .p1a(p1a),
        .p1b(p1b),
        .p1c(p1c),
        .p1d(p1d),
        .p1y(p1y),
        .p2a(p2a),
        .p2b(p2b),
        .p2c(p2c),
        .p2d(p2d),
        .p2y(p2y)
    );

    // File to output results
    integer file;

    initial begin
        // Open the file for writing
        file = $fopen("TBout.txt", "w");

        // Scenario 1
        p1a = 0; p1b = 0; p1c = 0; p1d = 0;
        p2a = 0; p2b = 0; p2c = 0; p2d = 0;
        #10; // Wait for signals to stabilize
        $fdisplay(file, "scenario: 1, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d", p1a, p1b, p1c, p1d, p1y, p2a, p2b, p2c, p2d, p2y); 

        // Scenario 2
        p1a = 1; p1b = 1; p1c = 1; p1d = 1;
        p2a = 0; p2b = 0; p2c = 0; p2d = 0;
        #10;
        $fdisplay(file, "scenario: 2, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d", p1a, p1b, p1c, p1d, p1y, p2a, p2b, p2c, p2d, p2y);

        // Scenario 3
        p1a = 1; p1b = 1; p1c = 0; p1d = 0;
        p2a = 0; p2b = 0; p2c = 1; p2d = 1;
        #10;
        $fdisplay(file, "scenario: 3, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d", p1a, p1b, p1c, p1d, p1y, p2a, p2b, p2c, p2d, p2y);

        // Scenario 4
        p1a = 0; p1b = 0; p1c = 0; p1d = 1;
        p2a = 1; p2b = 1; p2c = 1; p2d = 1;
        #10;
        $fdisplay(file, "scenario: 4, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d", p1a, p1b, p1c, p1d, p1y, p2a, p2b, p2c, p2d, p2y);

        // Scenario 5
        p1a = 1; p1b = 1; p1c = 1; p1d = 1;
        p2a = 1; p2b = 1; p2c = 1; p2d = 1;
        #10;
        $fdisplay(file, "scenario: 5, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d", p1a, p1b, p1c, p1d, p1y, p2a, p2b, p2c, p2d, p2y);

        // Scenario 6
        p1a = 0; p1b = 0; p1c = 0; p1d = 0;
        p2a = 1; p2b = 1; p2c = 1; p2d = 1;
        #10;
        $fdisplay(file, "scenario: 6, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d", p1a, p1b, p1c, p1d, p1y, p2a, p2b, p2c, p2d, p2y);

        // Scenario 7
        p2a = 0; p2b = 0; p2c = 0; p2d = 0; // Keep p2 inputs LOW
        for (integer i = 0; i < 16; i = i + 1) begin
            {p1a, p1b, p1c, p1d} = i; // Cycle through all combinations
            #10;
            $fdisplay(file, "scenario: 7, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d", p1a, p1b, p1c, p1d, p1y, p2a, p2b, p2c, p2d, p2y);
        end

        // Scenario 8
        p1a = 0; p1b = 0; p1c = 0; p1d = 0; // Keep p1 inputs LOW
        for (integer j = 0; j < 16; j = j + 1) begin
            {p2a, p2b, p2c, p2d} = j; // Cycle through all combinations
            #10;
            $fdisplay(file, "scenario: 8, p1a = %d, p1b = %d, p1c = %d, p1d = %d, p1y = %d, p2a = %d, p2b = %d, p2c = %d, p2d = %d, p2y = %d", p1a, p1b, p1c, p1d, p1y, p2a, p2b, p2c, p2d, p2y);
        end

        // Close the file
        $fclose(file);
        $finish;
    end

endmodule
```

