
Network Parameters:
MESH:	size: 4x4	Speed: 2 (x prcr speed)
	Width of links: 8 (in bytes)	Switch Buffer Size: 64 (in flits; )


Primary Cache Size 16KB, Line Size: 64B, Set Size: 1, Coherence: PR_WT, Adaptive: FALSE


Secondary Cache Size 64KB, Line Size: 64B, Set Size: 4, Coherence: WB_NREF, Adaptive: FALSE
Associate Addr Node: start -2147483648 end -2147483380 node 0
Associate Addr Node: start -2147483380 end -2147483112 node 1
Associate Addr Node: start -2147483112 end -2147482844 node 2
Associate Addr Node: start -2147482844 end -2147482576 node 3
Associate Addr Node: start -2147482576 end -2147482308 node 4
Associate Addr Node: start -2147482308 end -2147482040 node 5
Associate Addr Node: start -2147482040 end -2147481772 node 6
Associate Addr Node: start -2147481772 end -2147481504 node 7
Associate Addr Node: start -2147481504 end -2147481236 node 8
Associate Addr Node: start -2147481236 end -2147480968 node 9
Associate Addr Node: start -2147480960 end -2147478916 node 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 42, set 42
MSHR: L2cache0 Going to free an MSHR for tag 42, set 42
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 43, set 43
MSHR: L2cache0 Going to free an MSHR for tag 43, set 43
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 44, set 44
MSHR: L2cache0 Going to free an MSHR for tag 44, set 44
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 45, set 45
MSHR: L2cache0 Going to free an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 46, set 46
MSHR: L2cache0 Going to free an MSHR for tag 46, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 47, set 47
MSHR: L2cache0 Going to free an MSHR for tag 47, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 48, set 48
MSHR: L2cache0 Going to free an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 49, set 49
MSHR: L2cache0 Going to free an MSHR for tag 49, set 49
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 50, set 50
MSHR: L2cache0 Going to free an MSHR for tag 50, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 51, set 51
MSHR: L2cache0 Going to free an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 52, set 52
MSHR: L2cache0 Going to free an MSHR for tag 52, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 53, set 53
MSHR: L2cache0 Going to free an MSHR for tag 53, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 54, set 54
MSHR: L2cache0 Going to free an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 55, set 55
MSHR: L2cache0 Going to free an MSHR for tag 55, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 56, set 56
MSHR: L2cache0 Going to free an MSHR for tag 56, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 57, set 57
MSHR: L2cache0 Going to free an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 58, set 58
MSHR: L2cache0 Going to free an MSHR for tag 58, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 59, set 59
MSHR: L2cache0 Going to free an MSHR for tag 59, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 60, set 60
MSHR: L2cache0 Going to free an MSHR for tag 60, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 61, set 61
MSHR: L2cache0 Going to free an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 62, set 62
MSHR: L2cache0 Going to free an MSHR for tag 62, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 63, set 63
MSHR: L2cache0 Going to free an MSHR for tag 63, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 64, set 64
MSHR: L2cache0 Going to free an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 65, set 65
MSHR: L2cache0 Going to free an MSHR for tag 65, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 66, set 66
MSHR: L2cache0 Going to free an MSHR for tag 66, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 67, set 67
MSHR: L2cache0 Going to free an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 68, set 68
MSHR: L2cache0 Going to free an MSHR for tag 68, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 69, set 69
MSHR: L2cache0 Going to free an MSHR for tag 69, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 70, set 70
MSHR: L2cache0 Going to free an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 71, set 71
MSHR: L2cache0 Going to free an MSHR for tag 71, set 71
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 72, set 72
MSHR: L2cache0 Going to free an MSHR for tag 72, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 73, set 73
MSHR: L2cache0 Going to free an MSHR for tag 73, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 42, set 42
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 42
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 43, set 43
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 43
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 44, set 44
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 44
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 46, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 47, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 49, set 49
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 49
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 50, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 52, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 53, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 55, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 56, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 58, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 59, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 60, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 62, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 63, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 65, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 66, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 68, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 69, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 71, set 71
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 71
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 72, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 73, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to free an MSHR for tag 0, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 74, set 74
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 74, set 74
MSHR: L2cache0 Going to free an MSHR for tag 74, set 74
MSHR: cache0 Going to free an MSHR for tag 0, set 74
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache8 Going to add an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to add an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache9 Going to add an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to add an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache2 Going to add an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache4 Going to add an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache1 Going to add an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to add an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to add an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to add an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache6 Going to add an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to add an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache3 Going to add an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache5 Going to add an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache7 Going to add an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to add an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to add an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to add an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to free an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache8 Going to free an MSHR for tag 0, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to add an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to free an MSHR for tag 54, set 54
MSHR: cache4 Going to free an MSHR for tag 0, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to add an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to free an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache1 Going to free an MSHR for tag 0, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to add an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to free an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache2 Going to free an MSHR for tag 0, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to add an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to free an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache5 Going to free an MSHR for tag 0, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to add an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to free an MSHR for tag 70, set 70
MSHR: cache9 Going to free an MSHR for tag 0, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to add an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to free an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache6 Going to free an MSHR for tag 0, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to add an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to free an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache3 Going to free an MSHR for tag 0, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to add an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to free an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to free an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache7 Going to free an MSHR for tag 0, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to free an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to add an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to free an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache4 Going to add an MSHR for tag 55, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to free an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to add an MSHR for tag 55, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to free an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache5 Going to add an MSHR for tag 58, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to add an MSHR for tag 58, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to free an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to free an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to free an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache8 Going to add an MSHR for tag 68, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to add an MSHR for tag 68, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache9 Going to add an MSHR for tag 71, set 71
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to add an MSHR for tag 71, set 71
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to free an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache2 Going to add an MSHR for tag 49, set 49
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to add an MSHR for tag 49, set 49
MSHR: L2cache4 Going to free an MSHR for tag 55, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache4 Going to free an MSHR for tag 0, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to add an MSHR for tag 55, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache1 Going to add an MSHR for tag 46, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to add an MSHR for tag 46, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache3 Going to add an MSHR for tag 52, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to add an MSHR for tag 52, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to free an MSHR for tag 58, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache5 Going to free an MSHR for tag 0, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to add an MSHR for tag 58, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to free an MSHR for tag 68, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache8 Going to free an MSHR for tag 0, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to add an MSHR for tag 68, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache6 Going to add an MSHR for tag 62, set 62
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to add an MSHR for tag 62, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to free an MSHR for tag 71, set 71
MSHR: cache9 Going to free an MSHR for tag 0, set 71
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache7 Going to add an MSHR for tag 65, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to add an MSHR for tag 65, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to add an MSHR for tag 71, set 71
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
MSHR: L2cache2 Going to free an MSHR for tag 49, set 49
MSHR: cache2 Going to free an MSHR for tag 0, set 49
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to add an MSHR for tag 49, set 49
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
MSHR: L2cache1 Going to free an MSHR for tag 46, set 46
MSHR: cache1 Going to free an MSHR for tag 0, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to free an MSHR for tag 55, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to add an MSHR for tag 46, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to free an MSHR for tag 52, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache3 Going to free an MSHR for tag 0, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
MSHR: cache0 Going to free an MSHR for tag 0, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to free an MSHR for tag 68, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to add an MSHR for tag 52, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
MSHR: L2cache5 Going to free an MSHR for tag 58, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to free an MSHR for tag 62, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache6 Going to free an MSHR for tag 0, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to add an MSHR for tag 62, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to free an MSHR for tag 71, set 71
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to free an MSHR for tag 46, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to free an MSHR for tag 65, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache7 Going to free an MSHR for tag 0, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to add an MSHR for tag 65, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to free an MSHR for tag 52, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to free an MSHR for tag 49, set 49
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 45, set 45
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache4 Going to add an MSHR for tag 56, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to add an MSHR for tag 56, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to free an MSHR for tag 62, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache8 Going to add an MSHR for tag 69, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to add an MSHR for tag 69, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache5 Going to add an MSHR for tag 59, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to add an MSHR for tag 59, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to free an MSHR for tag 65, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to free an MSHR for tag 56, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache9 Going to add an MSHR for tag 72, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to add an MSHR for tag 72, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache4 Going to free an MSHR for tag 0, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to add an MSHR for tag 56, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache1 Going to add an MSHR for tag 47, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to add an MSHR for tag 47, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache3 Going to add an MSHR for tag 53, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to add an MSHR for tag 53, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to free an MSHR for tag 69, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache2 Going to add an MSHR for tag 50, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to add an MSHR for tag 50, set 50
MSHR: cache8 Going to free an MSHR for tag 0, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to add an MSHR for tag 69, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to free an MSHR for tag 59, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache5 Going to free an MSHR for tag 0, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to add an MSHR for tag 59, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache6 Going to add an MSHR for tag 63, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to add an MSHR for tag 63, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to free an MSHR for tag 56, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to free an MSHR for tag 72, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache9 Going to free an MSHR for tag 0, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to add an MSHR for tag 72, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to free an MSHR for tag 47, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache7 Going to add an MSHR for tag 66, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to add an MSHR for tag 66, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache1 Going to free an MSHR for tag 0, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to add an MSHR for tag 47, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to free an MSHR for tag 50, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache2 Going to free an MSHR for tag 0, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to free an MSHR for tag 69, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to add an MSHR for tag 50, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to free an MSHR for tag 53, set 53
MSHR: L2cache5 Going to free an MSHR for tag 59, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache3 Going to free an MSHR for tag 0, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to add an MSHR for tag 53, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to free an MSHR for tag 47, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to free an MSHR for tag 63, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache6 Going to free an MSHR for tag 0, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to add an MSHR for tag 63, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache4 Going to add an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to add an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to free an MSHR for tag 72, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to free an MSHR for tag 50, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to free an MSHR for tag 66, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache7 Going to free an MSHR for tag 0, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to add an MSHR for tag 66, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to free an MSHR for tag 53, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache8 Going to add an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to add an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to free an MSHR for tag 63, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache5 Going to add an MSHR for tag 60, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to free an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to add an MSHR for tag 60, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache4 Going to free an MSHR for tag 0, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to add an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache1 Going to add an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to add an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache9 Going to add an MSHR for tag 73, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to add an MSHR for tag 73, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to free an MSHR for tag 66, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache2 Going to add an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to add an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to free an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache8 Going to free an MSHR for tag 0, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to add an MSHR for tag 70, set 70
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to free an MSHR for tag 60, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache5 Going to free an MSHR for tag 0, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to add an MSHR for tag 60, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache3 Going to add an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to add an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache6 Going to add an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to add an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to free an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache1 Going to free an MSHR for tag 0, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to add an MSHR for tag 48, set 48
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to free an MSHR for tag 73, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache4 Going to free an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache9 Going to free an MSHR for tag 0, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to add an MSHR for tag 73, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to free an MSHR for tag 51, set 51
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache7 Going to add an MSHR for tag 67, set 67
MSHR: cache2 Going to free an MSHR for tag 0, set 51
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to add an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to add an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to free an MSHR for tag 60, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to free an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache9 Going to free an MSHR for tag 73, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache6 Going to free an MSHR for tag 0, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache8 Going to free an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to add an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to free an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache3 Going to free an MSHR for tag 0, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to add an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache1 Going to free an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache2 Going to free an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 1, reqcount is 1 count is 1
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to free an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache7 Going to free an MSHR for tag 0, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache7 Going to add an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache5 Going to add an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to add an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache3 Going to free an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache6 Going to free an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to free an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache5 Going to free an MSHR for tag 0, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to add an MSHR for tag 61, set 61
MSHR: L2cache7 Going to free an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache5 Going to free an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0

TIME FOR EXECUTION:	170062

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0           102               50(   49%)          0             0.001529
Num_hit: 50  Num_miss: 52 Num_lat: 0
DEMAND READ	CACHE_HIT: 50       (0.980,0.490)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.020,0.010)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 51       (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 5709,   Sampling rate = 0.000350324
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     1.000    163.000 (100.00%) |**************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr req occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 5709,   Sampling rate = 0.000350324
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    163.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	58
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	58
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0          55               53(   96%)          0             0.004757
Num_hit: 53  Num_miss: 2 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (1.000,0.018)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 53       (0.981,0.964)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (0.019,0.018)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 1 @ 151.000 [stddev nan]
DEMAND network miss WRITE	: 1 @ 156.000 [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.963 [stddev 0.189]

Statistics Record Mshr occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 5874,   Sampling rate = 0.000680967
   Mean = 0.963077,   Standard Deviation = 0.188864
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12.000 ( 3.69%) |*
     1.000    313.000 (96.31%) |************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.963 [stddev 0.189]

Statistics Record Mshr req occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 5874,   Sampling rate = 0.000680967
   Mean = 0.963077,   Standard Deviation = 0.188864
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    325.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	58
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	58
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	29
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1           102               47(   46%)          0             0.001258
Num_hit: 47  Num_miss: 55 Num_lat: 0
DEMAND READ	CACHE_HIT: 47       (0.922,0.461)
DEMAND READ	CACHE_MISS_COLD: 4        (0.078,0.039)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 51       (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.392 [stddev 0.488]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6808,   Sampling rate = 0.00117509
   Mean = 0.392335,   Standard Deviation = 0.488394
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1205.000 (60.77%) |******************************
     1.000    778.000 (39.23%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.392 [stddev 0.488]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6808,   Sampling rate = 0.00117509
   Mean = 0.392335,   Standard Deviation = 0.488394
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1983.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1          55               47(   85%)          0             0.002822
Num_hit: 47  Num_miss: 8 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (1.000,0.073)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 47       (0.922,0.855)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4        (0.078,0.073)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 4 @ 182.500 [stddev 13.178]
DEMAND network miss WRITE	: 4 @ 187.500 [stddev 48.121]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.678 [stddev 0.467]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 7046,   Sampling rate = 0.00227079
   Mean = 0.678088,   Standard Deviation = 0.467315
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    714.000 (32.19%) |****************
     1.000    1504.000 (67.81%) |*********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.678 [stddev 0.467]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 7046,   Sampling rate = 0.00227079
   Mean = 0.678088,   Standard Deviation = 0.467315
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2218.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2           102               47(   46%)          0             0.001258
Num_hit: 47  Num_miss: 55 Num_lat: 0
DEMAND READ	CACHE_HIT: 47       (0.922,0.461)
DEMAND READ	CACHE_MISS_COLD: 4        (0.078,0.039)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 51       (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.400 [stddev 0.490]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6897,   Sampling rate = 0.00115992
   Mean = 0.400193,   Standard Deviation = 0.490055
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1244.000 (59.98%) |*****************************
     1.000    830.000 (40.02%) |********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.400 [stddev 0.490]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6897,   Sampling rate = 0.00115992
   Mean = 0.400193,   Standard Deviation = 0.490055
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2074.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2          55               47(   85%)          0             0.002834
Num_hit: 47  Num_miss: 8 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (1.000,0.073)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 47       (0.922,0.855)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4        (0.078,0.073)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 4 @ 195.500 [stddev 35.029]
DEMAND network miss WRITE	: 4 @ 209.500 [stddev 40.706]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.711 [stddev 0.454]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 7139,   Sampling rate = 0.00224121
   Mean = 0.710765,   Standard Deviation = 0.453505
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    669.000 (28.92%) |**************
     1.000    1644.000 (71.08%) |***********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.711 [stddev 0.454]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 7139,   Sampling rate = 0.00224121
   Mean = 0.710765,   Standard Deviation = 0.453505
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2313.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3           102               47(   46%)          0             0.001258
Num_hit: 47  Num_miss: 55 Num_lat: 0
DEMAND READ	CACHE_HIT: 47       (0.922,0.461)
DEMAND READ	CACHE_MISS_COLD: 4        (0.078,0.039)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 51       (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.517 [stddev 0.500]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 7004,   Sampling rate = 0.0011422
   Mean = 0.517289,   Standard Deviation = 0.499816
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1047.000 (48.27%) |************************
     1.000    1122.000 (51.73%) |*************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.517 [stddev 0.500]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 7004,   Sampling rate = 0.0011422
   Mean = 0.517289,   Standard Deviation = 0.499816
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2169.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3          55               47(   85%)          0             0.002834
Num_hit: 47  Num_miss: 8 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (1.000,0.073)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 47       (0.922,0.855)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4        (0.078,0.073)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 4 @ 268.500 [stddev 66.566]
DEMAND network miss WRITE	: 4 @ 166.750 [stddev 33.984]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.739 [stddev 0.439]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 7227,   Sampling rate = 0.00221392
   Mean = 0.738803,   Standard Deviation = 0.439379
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    624.000 (26.12%) |*************
     1.000    1765.000 (73.88%) |************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.739 [stddev 0.439]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 7227,   Sampling rate = 0.00221392
   Mean = 0.738803,   Standard Deviation = 0.439379
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2389.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4           102               47(   46%)          0             0.001258
Num_hit: 47  Num_miss: 55 Num_lat: 0
DEMAND READ	CACHE_HIT: 47       (0.922,0.461)
DEMAND READ	CACHE_MISS_COLD: 4        (0.078,0.039)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 51       (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.379 [stddev 0.485]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6586,   Sampling rate = 0.0012147
   Mean = 0.3789,   Standard Deviation = 0.485251
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1095.000 (62.11%) |*******************************
     1.000    668.000 (37.89%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.379 [stddev 0.485]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6586,   Sampling rate = 0.0012147
   Mean = 0.3789,   Standard Deviation = 0.485251
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1763.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4          55               47(   85%)          0             0.002793
Num_hit: 47  Num_miss: 8 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (1.000,0.073)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 47       (0.922,0.855)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4        (0.078,0.073)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 4 @ 155.000 [stddev 15.979]
DEMAND network miss WRITE	: 4 @ 194.250 [stddev 42.735]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.711 [stddev 0.454]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 6826,   Sampling rate = 0.00234398
   Mean = 0.7105,   Standard Deviation = 0.453644
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    579.000 (28.95%) |**************
     1.000    1421.000 (71.05%) |***********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.711 [stddev 0.454]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 6826,   Sampling rate = 0.00234398
   Mean = 0.7105,   Standard Deviation = 0.453644
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2000.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5           102               46(   45%)          0             0.00127
Num_hit: 46  Num_miss: 56 Num_lat: 0
DEMAND READ	CACHE_HIT: 46       (0.902,0.451)
DEMAND READ	CACHE_MISS_COLD: 5        (0.098,0.049)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 51       (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.385 [stddev 0.487]

Statistics Record Mshr occupancy:
   Number of intervals = 9, Max Value = 1, Min Value = 0
   Sampling interval = 7388,   Sampling rate = 0.00135355
   Mean = 0.385429,   Standard Deviation = 0.486792
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1569.000 (61.46%) |******************************
     1.000    984.000 (38.54%) |*******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.385 [stddev 0.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 9, Max Value = 1, Min Value = 0
   Sampling interval = 7388,   Sampling rate = 0.00135355
   Mean = 0.385429,   Standard Deviation = 0.486792
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2553.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5          56               46(   82%)          0             0.002875
Num_hit: 46  Num_miss: 10 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 5        (1.000,0.089)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 46       (0.902,0.821)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5        (0.098,0.089)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 5 @ 184.800 [stddev 45.395]
DEMAND network miss WRITE	: 5 @ 210.200 [stddev 19.422]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.719 [stddev 0.449]

Statistics Record Mshr occupancy:
   Number of intervals = 19, Max Value = 1, Min Value = 0
   Sampling interval = 7626,   Sampling rate = 0.00262261
   Mean = 0.719154,   Standard Deviation = 0.449493
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    783.000 (28.08%) |**************
     1.000    2005.000 (71.92%) |***********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.719 [stddev 0.449]

Statistics Record Mshr req occupancy:
   Number of intervals = 19, Max Value = 1, Min Value = 0
   Sampling interval = 7626,   Sampling rate = 0.00262261
   Mean = 0.719154,   Standard Deviation = 0.449493
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2788.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6           102               47(   46%)          0             0.001258
Num_hit: 47  Num_miss: 55 Num_lat: 0
DEMAND READ	CACHE_HIT: 47       (0.922,0.461)
DEMAND READ	CACHE_MISS_COLD: 4        (0.078,0.039)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 51       (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.471 [stddev 0.499]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6991,   Sampling rate = 0.00114433
   Mean = 0.471323,   Standard Deviation = 0.499292
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1143.000 (52.87%) |**************************
     1.000    1019.000 (47.13%) |***********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.471 [stddev 0.499]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6991,   Sampling rate = 0.00114433
   Mean = 0.471323,   Standard Deviation = 0.499292
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2162.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6          55               47(   85%)          0             0.002793
Num_hit: 47  Num_miss: 8 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (1.000,0.073)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 47       (0.922,0.855)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4        (0.078,0.073)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 4 @ 242.750 [stddev 66.690]
DEMAND network miss WRITE	: 4 @ 177.500 [stddev 59.220]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.700 [stddev 0.458]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 7266,   Sampling rate = 0.00220204
   Mean = 0.700493,   Standard Deviation = 0.458136
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    729.000 (29.95%) |**************
     1.000    1705.000 (70.05%) |***********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.700 [stddev 0.458]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 7266,   Sampling rate = 0.00220204
   Mean = 0.700493,   Standard Deviation = 0.458136
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2434.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7           102               47(   46%)          0             0.001258
Num_hit: 47  Num_miss: 55 Num_lat: 0
DEMAND READ	CACHE_HIT: 47       (0.922,0.461)
DEMAND READ	CACHE_MISS_COLD: 4        (0.078,0.039)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 51       (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.503 [stddev 0.500]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 7163,   Sampling rate = 0.00111685
   Mean = 0.503007,   Standard Deviation = 0.500098
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1157.000 (49.70%) |************************
     1.000    1171.000 (50.30%) |*************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.503 [stddev 0.500]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 7163,   Sampling rate = 0.00111685
   Mean = 0.503007,   Standard Deviation = 0.500098
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2328.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7          55               47(   85%)          0             0.002834
Num_hit: 47  Num_miss: 8 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (1.000,0.073)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 47       (0.922,0.855)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4        (0.078,0.073)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 4 @ 280.750 [stddev 87.214]
DEMAND network miss WRITE	: 4 @ 182.250 [stddev 31.679]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.733 [stddev 0.443]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 7398,   Sampling rate = 0.00216275
   Mean = 0.732812,   Standard Deviation = 0.442578
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    684.000 (26.72%) |*************
     1.000    1876.000 (73.28%) |************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.733 [stddev 0.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 7398,   Sampling rate = 0.00216275
   Mean = 0.732812,   Standard Deviation = 0.442578
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2560.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache8           102               47(   46%)          0             0.001258
Num_hit: 47  Num_miss: 55 Num_lat: 0
DEMAND READ	CACHE_HIT: 47       (0.922,0.461)
DEMAND READ	CACHE_MISS_COLD: 4        (0.078,0.039)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 51       (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6726,   Sampling rate = 0.00118941
   Mean = 0.362689,   Standard Deviation = 0.480901
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1223.000 (63.73%) |*******************************
     1.000    696.000 (36.27%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.363 [stddev 0.481]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6726,   Sampling rate = 0.00118941
   Mean = 0.362689,   Standard Deviation = 0.480901
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1919.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache8          55               47(   85%)          0             0.002805
Num_hit: 47  Num_miss: 8 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (1.000,0.073)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 47       (0.922,0.855)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4        (0.078,0.073)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 4 @ 162.000 [stddev 15.642]
DEMAND network miss WRITE	: 4 @ 218.750 [stddev 57.922]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.708 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 6996,   Sampling rate = 0.00228702
   Mean = 0.707685,   Standard Deviation = 0.45493
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    639.000 (29.23%) |**************
     1.000    1547.000 (70.77%) |***********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.708 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 6996,   Sampling rate = 0.00228702
   Mean = 0.707685,   Standard Deviation = 0.45493
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2186.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache9           106               49(   46%)          0             0.001305
Num_hit: 49  Num_miss: 57 Num_lat: 0
DEMAND READ	CACHE_HIT: 49       (0.925,0.462)
DEMAND READ	CACHE_MISS_COLD: 4        (0.075,0.038)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 53       (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.451 [stddev 0.498]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6830,   Sampling rate = 0.0011713
   Mean = 0.450669,   Standard Deviation = 0.497684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1108.000 (54.93%) |***************************
     1.000    909.000 (45.07%) |**********************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.451 [stddev 0.498]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6830,   Sampling rate = 0.0011713
   Mean = 0.450669,   Standard Deviation = 0.497684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2017.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache9          57               49(   86%)          0             0.002887
Num_hit: 49  Num_miss: 8 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (1.000,0.070)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 49       (0.925,0.860)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4        (0.075,0.070)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (nan,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 4 @ 215.250 [stddev 74.884]
DEMAND network miss WRITE	: 4 @ 173.250 [stddev 21.793]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.727 [stddev 0.446]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 6988,   Sampling rate = 0.00228964
   Mean = 0.726519,   Standard Deviation = 0.445848
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    594.000 (27.35%) |*************
     1.000    1578.000 (72.65%) |************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.727 [stddev 0.446]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 1, Min Value = 0
   Sampling interval = 6988,   Sampling rate = 0.00228964
   Mean = 0.726519,   Standard Deviation = 0.445848
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2172.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 20.0327%
bus1: Bus Utilization (time spent delivering pkts) = 1.5100%
bus2: Bus Utilization (time spent delivering pkts) = 1.5100%
bus3: Bus Utilization (time spent delivering pkts) = 1.5100%
bus4: Bus Utilization (time spent delivering pkts) = 1.5100%
bus5: Bus Utilization (time spent delivering pkts) = 1.7868%
bus6: Bus Utilization (time spent delivering pkts) = 1.5100%
bus7: Bus Utilization (time spent delivering pkts) = 1.5100%
bus8: Bus Utilization (time spent delivering pkts) = 1.5100%
bus9: Bus Utilization (time spent delivering pkts) = 1.5100%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0            18                9(   50%)      186.3             0.00471
              Read             Write              Local            Remote
                  9(   0.5)        0(     0)        0(0)       18(     1)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_1            23               12(   52%)      193.1             0.005868
              Read             Write              Local            Remote
                 11(0.4783)        0(     0)        3(0.1304)       20(0.8696)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_2            19               10(   53%)      191.7             0.004822
              Read             Write              Local            Remote
                  9(0.4737)        0(     0)        0(0)       19(     1)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_3            18                9(   50%)      179.3             0.00471
              Read             Write              Local            Remote
                  9(   0.5)        0(     0)        0(0)       18(     1)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_1             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_2             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_3             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_1            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_2            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_3            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 38,   Max Value = 1,   Min Value = 1
   Sampling interval = 7468.5,   Sampling rate = 0.00508804
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000    38.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 92,   Max Value = 4,   Min Value = 1
   Sampling interval = 7519.5,   Sampling rate = 0.0122349
   Mean = 2.32609,   Standard Deviation = 0.938888
      Bin         Value
      ---         -----
     1.000    20.000 (21.74%) |**********
     2.000    32.000 (34.78%) |*****************
     3.000    30.000 (32.61%) |****************
     4.000    10.000 (10.87%) |*****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 92,   Max Value = 2,   Min Value = 2
   Sampling interval = 7519.5,   Sampling rate = 0.0122349
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    92.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 92,   Max Value = 74.5,   Min Value = 20
   Sampling interval = 169635,   Sampling rate = 0.000542341
   Mean = 32.8261,   Standard Deviation = 10.3612
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 92,   Max Value = 74,   Min Value = 20
   Sampling interval = 169635,   Sampling rate = 0.000542341
   Mean = 32.3913,   Standard Deviation = 10.3541
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 92,   Max Value = 30,   Min Value = 0
   Sampling interval = 169635,   Sampling rate = 0.000542341
   Mean = 1.78261,   Standard Deviation = 5.69331
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 20,   Max Value = 24.5,   Min Value = 20
   Sampling interval = 7106.5,   Sampling rate = 0.00281432
   Mean = 20.75,   Standard Deviation = 1.00656
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 20,   Max Value = 24,   Min Value = 20
   Sampling interval = 7106.5,   Sampling rate = 0.00281432
   Mean = 20.3,   Standard Deviation = 0.978721
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 20,   Max Value = 4,   Min Value = 0
   Sampling interval = 7106.5,   Sampling rate = 0.00281432
   Mean = 0.3,   Standard Deviation = 0.978721
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 32,   Max Value = 46.5,   Min Value = 28
   Sampling interval = 7425.5,   Sampling rate = 0.00430947
   Mean = 29.5,   Standard Deviation = 4.20829
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 32,   Max Value = 46,   Min Value = 28
   Sampling interval = 7425.5,   Sampling rate = 0.00430947
   Mean = 29.0625,   Standard Deviation = 4.1886
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 32,   Max Value = 18,   Min Value = 0
   Sampling interval = 7425.5,   Sampling rate = 0.00430947
   Mean = 1.0625,   Standard Deviation = 4.1886
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 30,   Max Value = 64.5,   Min Value = 36
   Sampling interval = 7519.5,   Sampling rate = 0.00398963
   Mean = 39.2167,   Standard Deviation = 7.15311
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 30,   Max Value = 64,   Min Value = 36
   Sampling interval = 7519.5,   Sampling rate = 0.00398963
   Mean = 38.8,   Standard Deviation = 7.11676
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 30,   Max Value = 28,   Min Value = 0
   Sampling interval = 7519.5,   Sampling rate = 0.00398963
   Mean = 2.8,   Standard Deviation = 7.11676
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 10,   Max Value = 74.5,   Min Value = 44.5
   Sampling interval = 7216.5,   Sampling rate = 0.00138571
   Mean = 48.45,   Standard Deviation = 9.31084
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 10,   Max Value = 74,   Min Value = 44
   Sampling interval = 7216.5,   Sampling rate = 0.00138571
   Mean = 48,   Standard Deviation = 9.29755
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 10,   Max Value = 30,   Min Value = 0
   Sampling interval = 7216.5,   Sampling rate = 0.00138571
   Mean = 4,   Standard Deviation = 9.29755
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 92,   Max Value = 74.5,   Min Value = 20
   Sampling interval = 7519.5,   Sampling rate = 0.0122349
   Mean = 32.8261,   Standard Deviation = 10.3612
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 92,   Max Value = 74,   Min Value = 20
   Sampling interval = 7519.5,   Sampling rate = 0.0122349
   Mean = 32.3913,   Standard Deviation = 10.3541
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 92,   Max Value = 30,   Min Value = 0
   Sampling interval = 7519.5,   Sampling rate = 0.0122349
   Mean = 1.78261,   Standard Deviation = 5.69331
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 93,   Max Value = 4,   Min Value = 1
   Sampling interval = 7619.5,   Sampling rate = 0.0122055
   Mean = 2.26882,   Standard Deviation = 0.990606
      Bin         Value
      ---         -----
     1.000    25.000 (26.88%) |*************
     2.000    29.000 (31.18%) |***************
     3.000    28.000 (30.11%) |***************
     4.000    11.000 (11.83%) |*****
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 93,   Max Value = 10,   Min Value = 2
   Sampling interval = 7619.5,   Sampling rate = 0.0122055
   Mean = 6.04301,   Standard Deviation = 4.02145
      Bin         Value
      ---         -----
     2.000    46.000 (49.46%) |************************
    10.000    47.000 (50.54%) |*************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 46,   Max Value = 94,   Min Value = 26
   Sampling interval = 169735,   Sampling rate = 0.000271011
   Mean = 45.9239,   Standard Deviation = 16.1905
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 46,   Max Value = 94,   Min Value = 26
   Sampling interval = 169735,   Sampling rate = 0.000271011
   Mean = 45.6522,   Standard Deviation = 16.273
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 46,   Max Value = 60,   Min Value = 0
   Sampling interval = 169735,   Sampling rate = 0.000271011
   Mean = 9.04348,   Standard Deviation = 16.9495
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 47,   Max Value = 110,   Min Value = 42
   Sampling interval = 169533,   Sampling rate = 0.000277232
   Mean = 60.1277,   Standard Deviation = 15.3992
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 47,   Max Value = 110,   Min Value = 42
   Sampling interval = 169533,   Sampling rate = 0.000277232
   Mean = 59.8298,   Standard Deviation = 15.4854
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 47,   Max Value = 44,   Min Value = 0
   Sampling interval = 169533,   Sampling rate = 0.000277232
   Mean = 8.12766,   Standard Deviation = 9.9774
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 25,   Max Value = 72,   Min Value = 26
   Sampling interval = 7369.5,   Sampling rate = 0.00339236
   Mean = 43.2,   Standard Deviation = 11.6261
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 25,   Max Value = 72,   Min Value = 26
   Sampling interval = 7369.5,   Sampling rate = 0.00339236
   Mean = 42.88,   Standard Deviation = 11.7272
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 25,   Max Value = 46,   Min Value = 0
   Sampling interval = 7369.5,   Sampling rate = 0.00339236
   Mean = 7.28,   Standard Deviation = 12.6673
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 29,   Max Value = 94,   Min Value = 34
   Sampling interval = 7619.5,   Sampling rate = 0.00380602
   Mean = 52.0172,   Standard Deviation = 17.3141
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 29,   Max Value = 94,   Min Value = 34
   Sampling interval = 7619.5,   Sampling rate = 0.00380602
   Mean = 51.7586,   Standard Deviation = 17.4082
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 29,   Max Value = 60,   Min Value = 0
   Sampling interval = 7619.5,   Sampling rate = 0.00380602
   Mean = 10.5862,   Standard Deviation = 17.4489
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 28,   Max Value = 94,   Min Value = 42
   Sampling interval = 7575.5,   Sampling rate = 0.00369613
   Mean = 58.2857,   Standard Deviation = 16.5778
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 28,   Max Value = 94,   Min Value = 42
   Sampling interval = 7575.5,   Sampling rate = 0.00369613
   Mean = 57.9643,   Standard Deviation = 16.6477
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 28,   Max Value = 36,   Min Value = 0
   Sampling interval = 7575.5,   Sampling rate = 0.00369613
   Mean = 8.53571,   Standard Deviation = 10.8917
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 11,   Max Value = 110,   Min Value = 50
   Sampling interval = 7391.5,   Sampling rate = 0.0014882
   Mean = 65.2727,   Standard Deviation = 18.6257
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 11,   Max Value = 110,   Min Value = 50
   Sampling interval = 7391.5,   Sampling rate = 0.0014882
   Mean = 65.0909,   Standard Deviation = 18.5766
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 11,   Max Value = 44,   Min Value = 0
   Sampling interval = 7391.5,   Sampling rate = 0.0014882
   Mean = 6.36364,   Standard Deviation = 13.1702
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 93,   Max Value = 110,   Min Value = 26
   Sampling interval = 7619.5,   Sampling rate = 0.0122055
   Mean = 53.1022,   Standard Deviation = 17.2558
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 93,   Max Value = 110,   Min Value = 26
   Sampling interval = 7619.5,   Sampling rate = 0.0122055
   Mean = 52.8172,   Standard Deviation = 17.3267
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 93,   Max Value = 60,   Min Value = 0
   Sampling interval = 7619.5,   Sampling rate = 0.0122055
   Mean = 8.58065,   Standard Deviation = 13.8024
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0356109
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0478168
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0213917
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0329684
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0123317
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.01812
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.00327167
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0523468
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.00327167
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0329684
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00327167
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.01812
Utilization of buffer Buffer of node 8, dim 0, dir1 in network Reply = 0.00327167
Utilization of buffer Buffer of node 9, dim 0, dir0 in network Reply = 0.01812
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0123317
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.00906002
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.00453001
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.00453001
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0968919
Utilization of buffer Buffer of node 4, dim 1, dir1 in network Reply = 0.00780169
Utilization of buffer Buffer of node 5, dim 1, dir1 in network Reply = 0.00453001
Utilization of buffer Buffer of node 8, dim 1, dir0 in network Reply = 0.0329684
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.191267
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0100667
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0100667
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0100667
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.01208
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0104442
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0100667
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0100667
Utilization of buffer Buffer of node 8, prcr_buf in network Reply = 0.0100667
Utilization of buffer Buffer of node 9, prcr_buf in network Reply = 0.0100667
Utilization of oport 0 in network Reply = 0.0261105
Utilization of oport 1 in network Reply = 0.01057
Utilization of oport 2 in network Reply = 0.01057
Utilization of oport 3 in network Reply = 0.01057
Utilization of oport 4 in network Reply = 0.01057
Utilization of oport 5 in network Reply = 0.0132125
Utilization of oport 6 in network Reply = 0.01057
Utilization of oport 7 in network Reply = 0.01057
Utilization of oport 8 in network Reply = 0.01057
Utilization of oport 9 in network Reply = 0.01057
Reply Network Utilization: 0.0210397
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0737385
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.00755002
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0407701
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.00503335
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0206367
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.00251667
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.00755002
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.00503335
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00251667
Utilization of buffer Buffer of node 9, dim 0, dir0 in network Request = 0.00251667
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.0201334
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.0231534
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.0100667
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.0100667
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.0151
Utilization of buffer Buffer of node 4, dim 1, dir1 in network Request = 0.0100667
Utilization of buffer Buffer of node 5, dim 1, dir1 in network Request = 0.0100667
Utilization of buffer Buffer of node 8, dim 1, dir0 in network Request = 0.00503335
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0226501
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0100667
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0100667
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0100667
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0100667
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0125834
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0100667
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.0100667
Utilization of buffer Buffer of node 8, prcr_buf in network Request = 0.0100667
Utilization of buffer Buffer of node 9, prcr_buf in network Request = 0.0100667
Utilization of oport 0 in network Request = 0.0232792
Utilization of oport 1 in network Request = 0.000629168
Utilization of oport 2 in network Request = 0.000629168
Utilization of oport 3 in network Request = 0.000629168
Utilization of oport 4 in network Request = 0.000629168
Utilization of oport 5 in network Request = 0.000629168
Utilization of oport 6 in network Request = 0.000629168
Utilization of oport 7 in network Request = 0.000629168
Utilization of oport 8 in network Request = 0.000629168
Utilization of oport 9 in network Request = 0.000629168
Req Network Utilization: 0.0109542
Total Network Utilization: 0.0162491

Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 46, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 46, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 46, set 46
MSHR: cache0 Going to free an MSHR for tag 0, set 46
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 47, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 47, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 47, set 47
MSHR: cache0 Going to free an MSHR for tag 0, set 47
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 48, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 48, set 48
MSHR: cache0 Going to free an MSHR for tag 0, set 48
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 49, set 49
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 49, set 49
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 49, set 49
MSHR: cache0 Going to free an MSHR for tag 0, set 49
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 50, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 50, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 50, set 50
MSHR: cache0 Going to free an MSHR for tag 0, set 50
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 51, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 51, set 51
MSHR: cache0 Going to free an MSHR for tag 0, set 51
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 52, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 52, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 52, set 52
MSHR: cache0 Going to free an MSHR for tag 0, set 52
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 53, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 53, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 53, set 53
MSHR: cache0 Going to free an MSHR for tag 0, set 53
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 54, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 54, set 54
MSHR: cache0 Going to free an MSHR for tag 0, set 54
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 55, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 55, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 55, set 55
MSHR: cache0 Going to free an MSHR for tag 0, set 55
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 56, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 56, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 56, set 56
MSHR: cache0 Going to free an MSHR for tag 0, set 56
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 57, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 57, set 57
MSHR: cache0 Going to free an MSHR for tag 0, set 57
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 58, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 58, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 58, set 58
MSHR: cache0 Going to free an MSHR for tag 0, set 58
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 59, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 59, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 59, set 59
MSHR: cache0 Going to free an MSHR for tag 0, set 59
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 60, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 60, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 60, set 60
MSHR: cache0 Going to free an MSHR for tag 0, set 60
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 61, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 61, set 61
MSHR: cache0 Going to free an MSHR for tag 0, set 61
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 62, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 62, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 62, set 62
MSHR: cache0 Going to free an MSHR for tag 0, set 62
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 63, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 63, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 63, set 63
MSHR: cache0 Going to free an MSHR for tag 0, set 63
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 64, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 64, set 64
MSHR: cache0 Going to free an MSHR for tag 0, set 64
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 65, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 65, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 65, set 65
MSHR: cache0 Going to free an MSHR for tag 0, set 65
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 66, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 66, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 66, set 66
MSHR: cache0 Going to free an MSHR for tag 0, set 66
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 67, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 67, set 67
MSHR: cache0 Going to free an MSHR for tag 0, set 67
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 68, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 68, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 68, set 68
MSHR: cache0 Going to free an MSHR for tag 0, set 68
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 69, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 69, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 69, set 69
MSHR: cache0 Going to free an MSHR for tag 0, set 69
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 70, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 70, set 70
MSHR: cache0 Going to free an MSHR for tag 0, set 70
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 71, set 71
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 71, set 71
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 71, set 71
MSHR: cache0 Going to free an MSHR for tag 0, set 71
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 72, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 72, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 72, set 72
MSHR: cache0 Going to free an MSHR for tag 0, set 72
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: cache0 Going to add an MSHR for tag 73, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to add an MSHR for tag 73, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
MSHR: L2cache0 Going to free an MSHR for tag 73, set 73
MSHR: cache0 Going to free an MSHR for tag 0, set 73
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
Mshr hit is -1 free is 0, reqcount is 0 count is 0
PROCESSOR 0 Phase 0 STATISTICS: 
Start cycle: 0		icount: 0
End cycle: 324561		icount: 832668

Statistics Record Active list size:
   Number of samples = 324385,   Max Value = 64,   Min Value = 1
   Sampling interval = 324560,   Sampling rate = 0.999459
   Mean = 38.2167,   Standard Deviation = 18.6083
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14022.000 ( 4.32%) |**
     8.000    24987.000 ( 7.70%) |***
    16.000    46765.000 (14.42%) |*******
    24.000    47561.000 (14.66%) |*******
    32.000    52872.000 (16.30%) |********
    40.000    29383.000 ( 9.06%) |****
    48.000    19336.000 ( 5.96%) |**
    56.000    31842.000 ( 9.82%) |****
    64.000    57617.000 (17.76%) |********
End of Report


Statistics Record Speculation level:
   Number of samples = 324385,   Max Value = 8,   Min Value = 0
   Sampling interval = 324560,   Sampling rate = 0.999459
   Mean = 4.74492,   Standard Deviation = 2.43436
End of Report


Statistics Record Mem queue size:
   Number of samples = 324385,   Max Value = 30,   Min Value = 0
   Sampling interval = 324560,   Sampling rate = 0.999459
   Mean = 5.26289,   Standard Deviation = 5.74563
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    241808.000 (74.54%) |*************************************
     8.000    67739.000 (20.88%) |**********
    16.000    3174.000 ( 0.98%) |
    24.000    11664.000 ( 3.60%) |*
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 112561, BPB Bad predictions: 7355, BPB Prediction rate: 0.938665
RAS Good predictions: 10365, RAS Bad predictions: 3347, RAS Prediction rate: 0.755907
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 10694,   Max Value = 62,   Min Value = 0
   Sampling interval = 324558,   Sampling rate = 0.0329495
   Mean = 25.1257,   Standard Deviation = 21.7959
End of Report

Exceptions: 61
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 3 underflows: 3
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 61,   Max Value = 60,   Min Value = 2
   Sampling interval = 324562,   Sampling rate = 0.000187946
   Mean = 16.8361,   Standard Deviation = 16.0491
End of Report

ALU utilization: 88.9%
FPU utilization: 0.0%
Addr. gen. utilization: 20.1%

Statistics Record Waiting for exceptions:
   Number of samples = 61,   Max Value = 0,   Min Value = 0
   Sampling interval = 324562,   Sampling rate = 0.000187946
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 1016(0.942,0.619) Mean 9.243/1.000/1.000 Stddev 31.875/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 32(0.030,0.020) Mean 12.000/10.000/10.000 Stddev 0.000/0.000/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 1(0.001,0.001) Mean 46.000/44.000/44.000 Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 29(0.027,0.018) Mean 174.586/168.000/168.000 Stddev 28.160/14.866/14.866
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 530(0.941,0.323) Mean 84.096/10.309/10.026 Stddev 30.664/1.041/0.412
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 32(0.057,0.020) Mean 104.250/44.000/44.000 Stddev 9.899/0.000/0.000
Demand write DIR_LH_RCOHE -- Num 1(0.002,0.001) Mean 459.000/335.000/169.000 Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.032
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.033
Avail loss from Read time: 0.021
Avail loss from Branch time: 0.033
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.167
Efficiency loss from Unpredicted branch: 0.035
Efficiency loss from Shadow mappers full: 0.070
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.323 excepts: 0.001



PROCESSOR 1 Phase 0 STATISTICS: 
Start cycle: 162774		icount: 0
End cycle: 324560		icount: 11368

Statistics Record Active list size:
   Number of samples = 7666,   Max Value = 64,   Min Value = 0
   Sampling interval = 7717,   Sampling rate = 0.993391
   Mean = 54.9358,   Standard Deviation = 18.2597
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    238.000 ( 3.10%) |*
     8.000    444.000 ( 5.79%) |**
    16.000    291.000 ( 3.80%) |*
    24.000    226.000 ( 2.95%) |*
    32.000    236.000 ( 3.08%) |*
    40.000    115.000 ( 1.50%) |
    48.000    66.000 ( 0.86%) |
    56.000    429.000 ( 5.60%) |**
    64.000    5621.000 (73.32%) |************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 7666,   Max Value = 8,   Min Value = 0
   Sampling interval = 7717,   Sampling rate = 0.993391
   Mean = 2.63684,   Standard Deviation = 2.14403
End of Report


Statistics Record Mem queue size:
   Number of samples = 7666,   Max Value = 27,   Min Value = 0
   Sampling interval = 7717,   Sampling rate = 0.993391
   Mean = 17.1164,   Standard Deviation = 8.16348
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1483.000 (19.35%) |*********
     8.000    137.000 ( 1.79%) |
    16.000    4295.000 (56.03%) |****************************
    24.000    1751.000 (22.84%) |***********
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 856, BPB Bad predictions: 123, BPB Prediction rate: 0.874362
RAS Good predictions: 43, RAS Bad predictions: 38, RAS Prediction rate: 0.530864
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 157,   Max Value = 61,   Min Value = 0
   Sampling interval = 7713,   Sampling rate = 0.0203552
   Mean = 12.3694,   Standard Deviation = 13.5501
End of Report

Exceptions: 10
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 154069

Statistics Record Exception flushes:
   Number of samples = 10,   Max Value = 60,   Min Value = 2
   Sampling interval = 7717,   Sampling rate = 0.00129584
   Mean = 25.6,   Standard Deviation = 21.9251
End of Report

ALU utilization: 47.7%
FPU utilization: 0.0%
Addr. gen. utilization: 19.2%

Statistics Record Waiting for exceptions:
   Number of samples = 10,   Max Value = 0,   Min Value = 0
   Sampling interval = 7717,   Sampling rate = 0.00129584
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 47(0.922,0.461) Mean 363.383/1.000/1.000 Stddev 172.169/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 4(0.078,0.039) Mean 286.750/195.500/195.500 Stddev 46.550/13.178/13.178
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 47(0.922,0.461) Mean 358.340/13.000/10.000 Stddev 181.735/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3(0.059,0.029) Mean 466.000/385.333/186.667 Stddev 30.414/61.614/48.222
Demand write DIR_RH_RCOHE -- Num 1(0.020,0.010) Mean 556.000/436.000/242.000 Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.007
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.008
Avail loss from Read time: 0.009
Avail loss from Branch time: 0.002
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.142
Efficiency loss from Unpredicted branch: 0.013
Efficiency loss from Shadow mappers full: 0.019
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.171 excepts: 0.023



PROCESSOR 2 Phase 0 STATISTICS: 
Start cycle: 163138		icount: 0
End cycle: 324560		icount: 10964

Statistics Record Active list size:
   Number of samples = 7303,   Max Value = 64,   Min Value = 0
   Sampling interval = 7361,   Sampling rate = 0.992121
   Mean = 53.9118,   Standard Deviation = 18.908
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    241.000 ( 3.30%) |*
     8.000    463.000 ( 6.34%) |***
    16.000    315.000 ( 4.31%) |**
    24.000    247.000 ( 3.38%) |*
    32.000    258.000 ( 3.53%) |*
    40.000    136.000 ( 1.86%) |
    48.000    87.000 ( 1.19%) |
    56.000    340.000 ( 4.66%) |**
    64.000    5216.000 (71.42%) |***********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 7303,   Max Value = 8,   Min Value = 0
   Sampling interval = 7361,   Sampling rate = 0.992121
   Mean = 2.4416,   Standard Deviation = 2.18392
End of Report


Statistics Record Mem queue size:
   Number of samples = 7303,   Max Value = 27,   Min Value = 0
   Sampling interval = 7361,   Sampling rate = 0.992121
   Mean = 17.0205,   Standard Deviation = 8.56327
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1517.000 (20.77%) |**********
     8.000    330.000 ( 4.52%) |**
    16.000    3135.000 (42.93%) |*********************
    24.000    2321.000 (31.78%) |***************
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 801, BPB Bad predictions: 127, BPB Prediction rate: 0.863147
RAS Good predictions: 43, RAS Bad predictions: 37, RAS Prediction rate: 0.537500
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 160,   Max Value = 61,   Min Value = 0
   Sampling interval = 7357,   Sampling rate = 0.021748
   Mean = 14.1937,   Standard Deviation = 15.7354
End of Report

Exceptions: 10
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 154061

Statistics Record Exception flushes:
   Number of samples = 10,   Max Value = 60,   Min Value = 2
   Sampling interval = 7361,   Sampling rate = 0.00135851
   Mean = 28.4,   Standard Deviation = 24.4731
End of Report

ALU utilization: 47.1%
FPU utilization: 0.0%
Addr. gen. utilization: 19.0%

Statistics Record Waiting for exceptions:
   Number of samples = 10,   Max Value = 0,   Min Value = 0
   Sampling interval = 7361,   Sampling rate = 0.00135851
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 47(0.922,0.461) Mean 406.617/1.000/1.000 Stddev 189.245/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 4(0.078,0.039) Mean 308.000/208.500/208.500 Stddev 35.336/35.029/35.029
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 47(0.922,0.461) Mean 404.681/13.000/10.000 Stddev 191.947/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3(0.059,0.029) Mean 506.333/425.000/214.667 Stddev 45.709/57.611/46.014
Demand write DIR_RH_RCOHE -- Num 1(0.020,0.010) Mean 578.000/457.000/246.000 Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.006
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.008
Avail loss from Read time: 0.009
Avail loss from Branch time: 0.001
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.135
Efficiency loss from Unpredicted branch: 0.014
Efficiency loss from Shadow mappers full: 0.020
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.207 excepts: 0.026



PROCESSOR 3 Phase 0 STATISTICS: 
Start cycle: 163484		icount: 0
End cycle: 324560		icount: 9848

Statistics Record Active list size:
   Number of samples = 6977,   Max Value = 64,   Min Value = 0
   Sampling interval = 7028,   Sampling rate = 0.992743
   Mean = 54.0679,   Standard Deviation = 18.9187
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    238.000 ( 3.41%) |*
     8.000    444.000 ( 6.36%) |***
    16.000    291.000 ( 4.17%) |**
    24.000    226.000 ( 3.24%) |*
    32.000    236.000 ( 3.38%) |*
    40.000    115.000 ( 1.65%) |
    48.000    66.000 ( 0.95%) |
    56.000    334.000 ( 4.79%) |**
    64.000    5027.000 (72.05%) |************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 6977,   Max Value = 8,   Min Value = 0
   Sampling interval = 7028,   Sampling rate = 0.992743
   Mean = 2.3662,   Standard Deviation = 2.23791
End of Report


Statistics Record Mem queue size:
   Number of samples = 6977,   Max Value = 27,   Min Value = 0
   Sampling interval = 7028,   Sampling rate = 0.992743
   Mean = 17.596,   Standard Deviation = 8.94567
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1483.000 (21.26%) |**********
     8.000    137.000 ( 1.96%) |
    16.000    2922.000 (41.88%) |********************
    24.000    2435.000 (34.90%) |*****************
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 761, BPB Bad predictions: 123, BPB Prediction rate: 0.860860
RAS Good predictions: 43, RAS Bad predictions: 38, RAS Prediction rate: 0.530864
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 157,   Max Value = 61,   Min Value = 0
   Sampling interval = 7024,   Sampling rate = 0.0223519
   Mean = 12.3694,   Standard Deviation = 13.5501
End of Report

Exceptions: 10
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 154048

Statistics Record Exception flushes:
   Number of samples = 10,   Max Value = 60,   Min Value = 2
   Sampling interval = 7028,   Sampling rate = 0.00142288
   Mean = 25.6,   Standard Deviation = 21.9251
End of Report

ALU utilization: 44.9%
FPU utilization: 0.0%
Addr. gen. utilization: 17.7%

Statistics Record Waiting for exceptions:
   Number of samples = 10,   Max Value = 0,   Min Value = 0
   Sampling interval = 7028,   Sampling rate = 0.00142288
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 47(0.922,0.461) Mean 427.404/1.000/1.000 Stddev 220.081/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 4(0.078,0.039) Mean 497.000/281.500/281.500 Stddev 242.756/66.566/66.566
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 47(0.922,0.461) Mean 419.191/13.000/10.000 Stddev 229.041/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3(0.059,0.029) Mean 705.667/459.333/164.000 Stddev 270.692/70.031/15.620
Demand write DIR_RH_RCOHE -- Num 1(0.020,0.010) Mean 595.000/475.000/227.000 Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.005
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.007
Avail loss from Read time: 0.010
Avail loss from Branch time: 0.001
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.146
Efficiency loss from Unpredicted branch: 0.015
Efficiency loss from Shadow mappers full: 0.022
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.197 excepts: 0.026



PROCESSOR 4 Phase 0 STATISTICS: 
Start cycle: 163824		icount: 0
End cycle: 324560		icount: 10586

Statistics Record Active list size:
   Number of samples = 6617,   Max Value = 64,   Min Value = 0
   Sampling interval = 6668,   Sampling rate = 0.992352
   Mean = 52.5868,   Standard Deviation = 19.7472
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    244.000 ( 3.69%) |*
     8.000    475.000 ( 7.18%) |***
    16.000    324.000 ( 4.90%) |**
    24.000    255.000 ( 3.85%) |*
    32.000    276.000 ( 4.17%) |**
    40.000    138.000 ( 2.09%) |*
    48.000    96.000 ( 1.45%) |
    56.000    172.000 ( 2.60%) |*
    64.000    4637.000 (70.08%) |***********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 6617,   Max Value = 8,   Min Value = 0
   Sampling interval = 6668,   Sampling rate = 0.992352
   Mean = 2.33913,   Standard Deviation = 2.17837
End of Report


Statistics Record Mem queue size:
   Number of samples = 6617,   Max Value = 28,   Min Value = 0
   Sampling interval = 6668,   Sampling rate = 0.992352
   Mean = 16.2253,   Standard Deviation = 8.89699
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1543.000 (23.32%) |***********
     8.000    580.000 ( 8.77%) |****
    16.000    2343.000 (35.41%) |*****************
    24.000    2151.000 (32.51%) |****************
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 753, BPB Bad predictions: 130, BPB Prediction rate: 0.852775
RAS Good predictions: 43, RAS Bad predictions: 37, RAS Prediction rate: 0.537500
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 163,   Max Value = 61,   Min Value = 0
   Sampling interval = 6664,   Sampling rate = 0.0244598
   Mean = 15.0307,   Standard Deviation = 16.7551
End of Report

Exceptions: 10
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 154068

Statistics Record Exception flushes:
   Number of samples = 10,   Max Value = 60,   Min Value = 2
   Sampling interval = 6668,   Sampling rate = 0.0014997
   Mean = 25.6,   Standard Deviation = 21.9251
End of Report

ALU utilization: 49.7%
FPU utilization: 0.0%
Addr. gen. utilization: 19.6%

Statistics Record Waiting for exceptions:
   Number of samples = 10,   Max Value = 0,   Min Value = 0
   Sampling interval = 6668,   Sampling rate = 0.0014997
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 47(0.922,0.461) Mean 362.000/1.000/1.000 Stddev 232.750/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 4(0.078,0.039) Mean 349.750/168.000/168.000 Stddev 186.502/15.979/15.979
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 47(0.922,0.461) Mean 363.936/13.000/10.000 Stddev 228.620/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3(0.059,0.029) Mean 556.000/361.667/195.000 Stddev 232.097/58.535/42.884
Demand write DIR_RH_RCOHE -- Num 1(0.020,0.010) Mean 545.000/424.000/244.000 Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.005
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.008
Avail loss from Read time: 0.007
Avail loss from Branch time: 0.001
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.117
Efficiency loss from Unpredicted branch: 0.014
Efficiency loss from Shadow mappers full: 0.021
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.231 excepts: 0.024



PROCESSOR 5 Phase 0 STATISTICS: 
Start cycle: 164164		icount: 0
End cycle: 324560		icount: 8360

Statistics Record Active list size:
   Number of samples = 6296,   Max Value = 64,   Min Value = 0
   Sampling interval = 6347,   Sampling rate = 0.991965
   Mean = 53.0232,   Standard Deviation = 19.6317
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    238.000 ( 3.78%) |*
     8.000    444.000 ( 7.05%) |***
    16.000    291.000 ( 4.62%) |**
    24.000    226.000 ( 3.59%) |*
    32.000    236.000 ( 3.75%) |*
    40.000    115.000 ( 1.83%) |
    48.000    66.000 ( 1.05%) |
    56.000    241.000 ( 3.83%) |*
    64.000    4439.000 (70.51%) |***********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 6296,   Max Value = 8,   Min Value = 0
   Sampling interval = 6347,   Sampling rate = 0.991965
   Mean = 2.15041,   Standard Deviation = 2.24682
End of Report


Statistics Record Mem queue size:
   Number of samples = 6296,   Max Value = 27,   Min Value = 0
   Sampling interval = 6347,   Sampling rate = 0.991965
   Mean = 17.5114,   Standard Deviation = 9.37032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1483.000 (23.55%) |***********
     8.000    137.000 ( 2.18%) |*
    16.000    2417.000 (38.39%) |*******************
    24.000    2259.000 (35.88%) |*****************
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 668, BPB Bad predictions: 123, BPB Prediction rate: 0.844501
RAS Good predictions: 43, RAS Bad predictions: 38, RAS Prediction rate: 0.530864
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 157,   Max Value = 61,   Min Value = 0
   Sampling interval = 6343,   Sampling rate = 0.0247517
   Mean = 12.3694,   Standard Deviation = 13.5501
End of Report

Exceptions: 10
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 154049

Statistics Record Exception flushes:
   Number of samples = 10,   Max Value = 60,   Min Value = 2
   Sampling interval = 6347,   Sampling rate = 0.00157555
   Mean = 25.6,   Standard Deviation = 21.9251
End of Report

ALU utilization: 41.7%
FPU utilization: 0.0%
Addr. gen. utilization: 15.9%

Statistics Record Waiting for exceptions:
   Number of samples = 10,   Max Value = 0,   Min Value = 0
   Sampling interval = 6347,   Sampling rate = 0.00157555
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 46(0.902,0.451) Mean 419.000/1.000/1.000 Stddev 285.543/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 5(0.098,0.049) Mean 367.200/197.800/197.800 Stddev 159.758/45.395/45.395
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 46(0.902,0.451) Mean 407.043/13.000/10.000 Stddev 292.295/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 4(0.078,0.039) Mean 600.000/419.250/218.500 Stddev 198.504/41.540/18.859
Demand write DIR_RH_RCOHE -- Num 1(0.020,0.010) Mean 556.000/438.000/242.000 Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.004
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.010
Avail loss from Read time: 0.009
Avail loss from Branch time: 0.001
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.152
Efficiency loss from Unpredicted branch: 0.017
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.232 excepts: 0.031



PROCESSOR 6 Phase 0 STATISTICS: 
Start cycle: 164504		icount: 0
End cycle: 324560		icount: 8698

Statistics Record Active list size:
   Number of samples = 5944,   Max Value = 64,   Min Value = 0
   Sampling interval = 6002,   Sampling rate = 0.990337
   Mean = 51.6541,   Standard Deviation = 20.2924
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    241.000 ( 4.05%) |**
     8.000    463.000 ( 7.79%) |***
    16.000    315.000 ( 5.30%) |**
    24.000    247.000 ( 4.16%) |**
    32.000    258.000 ( 4.34%) |**
    40.000    136.000 ( 2.29%) |*
    48.000    87.000 ( 1.46%) |
    56.000    195.000 ( 3.28%) |*
    64.000    4002.000 (67.33%) |*********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 5944,   Max Value = 8,   Min Value = 0
   Sampling interval = 6002,   Sampling rate = 0.990337
   Mean = 2.06612,   Standard Deviation = 2.29049
End of Report


Statistics Record Mem queue size:
   Number of samples = 5944,   Max Value = 27,   Min Value = 0
   Sampling interval = 6002,   Sampling rate = 0.990337
   Mean = 16.322,   Standard Deviation = 9.23511
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1517.000 (25.52%) |************
     8.000    336.000 ( 5.65%) |**
    16.000    2188.000 (36.81%) |******************
    24.000    1903.000 (32.02%) |****************
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 659, BPB Bad predictions: 127, BPB Prediction rate: 0.838422
RAS Good predictions: 43, RAS Bad predictions: 37, RAS Prediction rate: 0.537500
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 160,   Max Value = 61,   Min Value = 0
   Sampling interval = 5998,   Sampling rate = 0.0266756
   Mean = 14.1937,   Standard Deviation = 15.7354
End of Report

Exceptions: 10
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 154054

Statistics Record Exception flushes:
   Number of samples = 10,   Max Value = 60,   Min Value = 2
   Sampling interval = 6002,   Sampling rate = 0.00166611
   Mean = 28.4,   Standard Deviation = 24.4731
End of Report

ALU utilization: 44.8%
FPU utilization: 0.0%
Addr. gen. utilization: 17.4%

Statistics Record Waiting for exceptions:
   Number of samples = 10,   Max Value = 0,   Min Value = 0
   Sampling interval = 6002,   Sampling rate = 0.00166611
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 47(0.922,0.461) Mean 375.213/1.000/1.000 Stddev 204.085/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 4(0.078,0.039) Mean 355.250/255.750/255.750 Stddev 8.421/66.690/66.690
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 47(0.922,0.461) Mean 378.723/13.000/10.000 Stddev 207.325/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3(0.059,0.029) Mean 515.000/433.667/161.000 Stddev 10.392/79.097/6.245
Demand write DIR_RH_RCOHE -- Num 1(0.020,0.010) Mean 613.000/492.000/279.000 Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.003
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.008
Avail loss from Read time: 0.009
Avail loss from Branch time: 0.001
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.141
Efficiency loss from Unpredicted branch: 0.017
Efficiency loss from Shadow mappers full: 0.024
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.261 excepts: 0.033



PROCESSOR 7 Phase 0 STATISTICS: 
Start cycle: 164844		icount: 0
End cycle: 324560		icount: 7512

Statistics Record Active list size:
   Number of samples = 5628,   Max Value = 64,   Min Value = 0
   Sampling interval = 5679,   Sampling rate = 0.99102
   Mean = 51.7392,   Standard Deviation = 20.3857
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    238.000 ( 4.23%) |**
     8.000    444.000 ( 7.89%) |***
    16.000    291.000 ( 5.17%) |**
    24.000    226.000 ( 4.02%) |**
    32.000    236.000 ( 4.19%) |**
    40.000    115.000 ( 2.04%) |*
    48.000    66.000 ( 1.17%) |
    56.000    188.000 ( 3.34%) |*
    64.000    3824.000 (67.95%) |*********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 5628,   Max Value = 8,   Min Value = 0
   Sampling interval = 5679,   Sampling rate = 0.99102
   Mean = 1.92164,   Standard Deviation = 2.34263
End of Report


Statistics Record Mem queue size:
   Number of samples = 5628,   Max Value = 27,   Min Value = 0
   Sampling interval = 5679,   Sampling rate = 0.99102
   Mean = 17.2767,   Standard Deviation = 9.81471
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1483.000 (26.35%) |*************
     8.000    137.000 ( 2.43%) |*
    16.000    1691.000 (30.05%) |***************
    24.000    2317.000 (41.17%) |********************
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 615, BPB Bad predictions: 123, BPB Prediction rate: 0.833333
RAS Good predictions: 43, RAS Bad predictions: 38, RAS Prediction rate: 0.530864
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 157,   Max Value = 61,   Min Value = 0
   Sampling interval = 5675,   Sampling rate = 0.0276652
   Mean = 12.3694,   Standard Deviation = 13.5501
End of Report

Exceptions: 10
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 154037

Statistics Record Exception flushes:
   Number of samples = 10,   Max Value = 60,   Min Value = 2
   Sampling interval = 5679,   Sampling rate = 0.00176087
   Mean = 25.6,   Standard Deviation = 21.9251
End of Report

ALU utilization: 41.5%
FPU utilization: 0.0%
Addr. gen. utilization: 15.4%

Statistics Record Waiting for exceptions:
   Number of samples = 10,   Max Value = 0,   Min Value = 0
   Sampling interval = 5679,   Sampling rate = 0.00176087
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 47(0.922,0.461) Mean 442.745/1.000/1.000 Stddev 212.732/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 4(0.078,0.039) Mean 385.000/293.750/293.750 Stddev 32.424/87.214/87.214
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 47(0.922,0.461) Mean 438.085/13.000/10.000 Stddev 225.049/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3(0.059,0.029) Mean 565.333/484.667/180.667 Stddev 29.670/97.439/15.144
Demand write DIR_RH_RCOHE -- Num 1(0.020,0.010) Mean 630.000/510.000/239.000 Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.003
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.008
Avail loss from Read time: 0.009
Avail loss from Branch time: 0.001
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.156
Efficiency loss from Unpredicted branch: 0.019
Efficiency loss from Shadow mappers full: 0.028
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.259 excepts: 0.034



PROCESSOR 8 Phase 0 STATISTICS: 
Start cycle: 165184		icount: 0
End cycle: 324560		icount: 8090

Statistics Record Active list size:
   Number of samples = 5240,   Max Value = 64,   Min Value = 0
   Sampling interval = 5290,   Sampling rate = 0.990548
   Mean = 49.095,   Standard Deviation = 21.3461
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    252.000 ( 4.81%) |**
     8.000    485.000 ( 9.26%) |****
    16.000    327.000 ( 6.24%) |***
    24.000    284.000 ( 5.42%) |**
    32.000    278.000 ( 5.31%) |**
    40.000    155.000 ( 2.96%) |*
    48.000    103.000 ( 1.97%) |
    56.000    138.000 ( 2.63%) |*
    64.000    3218.000 (61.41%) |******************************
End of Report


Statistics Record Speculation level:
   Number of samples = 5240,   Max Value = 8,   Min Value = 0
   Sampling interval = 5290,   Sampling rate = 0.990548
   Mean = 1.95477,   Standard Deviation = 2.39002
End of Report


Statistics Record Mem queue size:
   Number of samples = 5240,   Max Value = 31,   Min Value = 0
   Sampling interval = 5290,   Sampling rate = 0.990548
   Mean = 16.3714,   Standard Deviation = 10.2027
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1572.000 (30.00%) |***************
     8.000    335.000 ( 6.39%) |***
    16.000    1046.000 (19.96%) |*********
    24.000    2287.000 (43.65%) |*********************
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 602, BPB Bad predictions: 134, BPB Prediction rate: 0.817935
RAS Good predictions: 43, RAS Bad predictions: 37, RAS Prediction rate: 0.537500
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 167,   Max Value = 62,   Min Value = 0
   Sampling interval = 5286,   Sampling rate = 0.0315929
   Mean = 15.8144,   Standard Deviation = 17.3159
End of Report

Exceptions: 10
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 154086

Statistics Record Exception flushes:
   Number of samples = 10,   Max Value = 58,   Min Value = 2
   Sampling interval = 5290,   Sampling rate = 0.00189036
   Mean = 25.4,   Standard Deviation = 21.5829
End of Report

ALU utilization: 44.9%
FPU utilization: 0.0%
Addr. gen. utilization: 18.6%

Statistics Record Waiting for exceptions:
   Number of samples = 10,   Max Value = 0,   Min Value = 0
   Sampling interval = 5290,   Sampling rate = 0.00189036
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 47(0.922,0.461) Mean 382.681/1.000/1.000 Stddev 193.712/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 4(0.078,0.039) Mean 379.750/175.000/175.000 Stddev 238.785/15.642/15.642
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 47(0.922,0.461) Mean 383.426/13.000/10.000 Stddev 186.903/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3(0.059,0.029) Mean 612.000/387.000/217.667 Stddev 245.269/62.865/61.987
Demand write DIR_RH_RCOHE -- Num 1(0.020,0.010) Mean 595.000/474.000/274.000 Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.002
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.009
Avail loss from Read time: 0.006
Avail loss from Branch time: 0.001
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.142
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.026
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.326 excepts: 0.031



PROCESSOR 9 Phase 0 STATISTICS: 
Start cycle: 165524		icount: 0
End cycle: 324560		icount: 6811

Statistics Record Active list size:
   Number of samples = 4918,   Max Value = 64,   Min Value = 0
   Sampling interval = 4969,   Sampling rate = 0.989736
   Mean = 49.9817,   Standard Deviation = 21.2594
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    239.000 ( 4.86%) |**
     8.000    447.000 ( 9.09%) |****
    16.000    289.000 ( 5.88%) |**
    24.000    226.000 ( 4.60%) |**
    32.000    235.000 ( 4.78%) |**
    40.000    113.000 ( 2.30%) |*
    48.000    65.000 ( 1.32%) |
    56.000    144.000 ( 2.93%) |*
    64.000    3160.000 (64.25%) |********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 4918,   Max Value = 8,   Min Value = 0
   Sampling interval = 4969,   Sampling rate = 0.989736
   Mean = 1.84974,   Standard Deviation = 2.39075
End of Report


Statistics Record Mem queue size:
   Number of samples = 4918,   Max Value = 27,   Min Value = 0
   Sampling interval = 4969,   Sampling rate = 0.989736
   Mean = 16.9778,   Standard Deviation = 10.4952
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1482.000 (30.13%) |***************
     8.000    136.000 ( 2.77%) |*
    16.000    1022.000 (20.78%) |**********
    24.000    2278.000 (46.32%) |***********************
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 572, BPB Bad predictions: 124, BPB Prediction rate: 0.821839
RAS Good predictions: 43, RAS Bad predictions: 38, RAS Prediction rate: 0.530864
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 158,   Max Value = 61,   Min Value = 0
   Sampling interval = 4965,   Sampling rate = 0.0318228
   Mean = 12.2215,   Standard Deviation = 13.4219
End of Report

Exceptions: 10
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 154067

Statistics Record Exception flushes:
   Number of samples = 10,   Max Value = 60,   Min Value = 2
   Sampling interval = 4969,   Sampling rate = 0.00201248
   Mean = 25.6,   Standard Deviation = 21.9251
End of Report

ALU utilization: 42.6%
FPU utilization: 0.0%
Addr. gen. utilization: 15.4%

Statistics Record Waiting for exceptions:
   Number of samples = 10,   Max Value = 0,   Min Value = 0
   Sampling interval = 4969,   Sampling rate = 0.00201248
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 49(0.925,0.462) Mean 385.939/1.000/1.000 Stddev 240.040/0.000/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 4(0.075,0.038) Mean 434.250/228.250/228.250 Stddev 219.747/74.884/74.884
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 49(0.925,0.462) Mean 377.776/13.000/10.000 Stddev 245.184/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 4(0.075,0.038) Mean 621.750/416.500/186.250 Stddev 239.624/76.326/21.793
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.002
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.008
Avail loss from Read time: 0.007
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.160
Efficiency loss from Unpredicted branch: 0.021
Efficiency loss from Shadow mappers full: 0.030
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.284 excepts: 0.038



