INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuba/Desktop/lab3/project_1/project_1.srcs/sources_1/new/load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuba/Desktop/lab3/project_1/project_1.srcs/sources_1/new/machine_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module machine_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuba/Desktop/lab3/project_1/project_1.srcs/sources_1/new/save.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuba/Desktop/lab3/project_1/project_1.srcs/sim_1/new/tb_machine_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_machine_state
