# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: FIFO18KX2
desc: Dual 18Kb FIFO
category: core_fabric

ports:
   RESET1:
     dir: input
     desc: Active high asynchronous FIFO reset, FIFO 1
   WR_CLK1:
     dir: input
     desc: Write clock, FIFO 1
     bb_attributes: clkbuf_sink
   RD_CLK1:
     dir: input
     desc: Read clock, FIFO 1
     bb_attributes: clkbuf_sink
   WR_EN1:
     dir: input
     desc: Write enable, FIFO 1
   RD_EN1:
     dir: input
     desc: Read enable, FIFO 1
   WR_DATA1[DATA_WRITE_WIDTH1-1:0]:
     dir: input
     desc: Write data, FIFO 1
   RD_DATA1[DATA_READ_WIDTH1-1:0]:
     dir: output
     desc: Read data, FIFO 1
   EMPTY1:
     dir: output
     desc: FIFO empty flag, FIFO 1
     type: reg
     default: 1'b1
   FULL1:
     dir: output
     desc: FIFO full flag, FIFO 1
     type: reg
     default: 1'b0
   ALMOST_EMPTY1:
     dir: output
     desc: FIFO almost empty flag, FIFO 1
     type: reg
     default: 1'b0
   ALMOST_FULL1:
     dir: output
     desc: FIFO almost full flag, FIFO 1
     type: reg
     default: 1'b0
   PROG_EMPTY1:
     dir: output
     desc: FIFO programmable empty flag, FIFO 1
     type: reg
     default: 1'b1
   PROG_FULL1:
     dir: output
     desc: FIFO programmable full flag, FIFO 1
     type: reg
     default: 1'b0
   OVERFLOW1:
     dir: output
     desc: FIFO overflow error flag, FIFO 1
     type: reg
     default: 1'b0
   UNDERFLOW1:
     dir: output
     desc: FIFO underflow error flag, FIFO 1
     type: reg
     default: 1'b0
   RESET2:
     dir: input
     desc: Active high synchronous FIFO reset, FIFO 2
   WR_CLK2:
     dir: input
     desc: Write clock, FIFO 2
     bb_attributes: clkbuf_sink
   RD_CLK2:
     dir: input
     desc: Read clock, FIFO 2
     bb_attributes: clkbuf_sink
   WR_EN2:
     dir: input
     desc: Write enable, FIFO 2
   RD_EN2:
     dir: input
     desc: Read enable, FIFO 2
   WR_DATA2[DATA_WRITE_WIDTH2-1:0]:
     dir: input
     desc: Write data, FIFO 2
   RD_DATA2[DATA_READ_WIDTH2-1:0]:
     dir: output
     desc: Read data, FIFO 2
   EMPTY2:
     dir: output
     desc: FIFO empty flag, FIFO 2
     type: reg
     default: 1'b1
   FULL2:
     dir: output
     desc: FIFO full flag, FIFO 2
     type: reg
     default: 1'b0
   ALMOST_EMPTY2:
     dir: output
     desc: FIFO almost empty flag, FIFO 2
     type: reg
     default: 1'b0
   ALMOST_FULL2:
     dir: output
     desc: FIFO almost full flag, FIFO 2
     type: reg
     default: 1'b0
   PROG_EMPTY2:
     dir: output
     desc: FIFO programmable empty flag, FIFO 2
     type: reg
     default: 1'b1
   PROG_FULL2:
     dir: output
     desc: FIFO programmable full flag, FIFO 2
     type: reg
     default: 1'b0
   OVERFLOW2:
     dir: output
     desc: FIFO overflow error flag, FIFO 2
     type: reg
     default: 1'b0
   UNDERFLOW2:
     dir: output
     desc: FIFO underflow error flag, FIFO 2
     type: reg
     default: 1'b0

parameters:
    DATA_WRITE_WIDTH1:
      desc: FIFO data write width, FIFO 1 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
    DATA_READ_WIDTH1:
      desc: FIFO data read width, FIFO 1 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
    FIFO_TYPE1:
      desc: Synchronous or Asynchronous data transfer, FIFO 1 (SYNCHRONOUS/ASYNCHRONOUS)
      default: SYNCHRONOUS
      values:
        - SYNCHRONOUS
        - ASYNCHRONOUS
    PROG_EMPTY_THRESH1:
      desc: 11-bit Programmable empty depth, FIFO 1
      default: 11'h004
      vector: 11
    PROG_FULL_THRESH1:
      desc: 11-bit Programmable full depth, FIFO 1
      default: 11'h7fa
      vector: 11
    DATA_WRITE_WIDTH2:
      desc: FIFO data write width, FIFO 2 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
    DATA_READ_WIDTH2:
      desc: FIFO data read width, FIFO 2 (1-18)
      type: integer
      default: 18
      range: 1 .. 18
    FIFO_TYPE2:
      desc: Synchronous or Asynchronous data transfer, FIFO 2 (SYNCHRONOUS/ASYNCHRONOUS)
      default: SYNCHRONOUS
      values:
        - SYNCHRONOUS
        - ASYNCHRONOUS
    PROG_EMPTY_THRESH2:
      desc: 11-bit Programmable empty depth, FIFO 2
      default: 11'h004
      vector: 11
    PROG_FULL_THRESH2:
      desc: 11-bit Programmable full depth, FIFO 2
      default: 11'h7fa
      vector: 11

