ARM GAS  C:\Temp\ccNq9Uqf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB141:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "app_tof.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "VL53L8A1_Simulink.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** UART_HandleTypeDef huart2;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** RANGING_SENSOR_Result_t TOF_centre;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** const uint8_t expectedHeader[3] = {'J', '_', 'A'};
  52:Core/Src/main.c **** const uint8_t expectedTerminator[3] = {'A', '_', 'J'};
  53:Core/Src/main.c **** /* USER CODE END PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/main.c **** void SystemClock_Config(void);
  57:Core/Src/main.c **** static void MX_TIM2_Init(void);
  58:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** uint8_t clearToSend = 0;
  68:Core/Src/main.c **** uint8_t calibrated = 0;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  86:Core/Src/main.c ****   HAL_Init();
  87:Core/Src/main.c **** 
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 3


  88:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Configure the system clock */
  93:Core/Src/main.c ****   SystemClock_Config();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Initialize all configured peripherals */
 100:Core/Src/main.c ****   MX_GPIO_Init();
 101:Core/Src/main.c ****   MX_TIM2_Init();
 102:Core/Src/main.c ****   MX_USART2_UART_Init();
 103:Core/Src/main.c ****   // MX_TOF_Init();
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END 2 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Infinite loop */
 109:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 112:Core/Src/main.c ****   HAL_GPIO_WritePin(GREEN_LED_GPIO_Port,GREEN_LED_Pin,1);
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   initVL53L8A1();
 115:Core/Src/main.c ****   while (1)
 116:Core/Src/main.c ****   {
 117:Core/Src/main.c ****     if (clearToSend == 1){
 118:Core/Src/main.c ****     getVL53L8A1();
 119:Core/Src/main.c ****     sendToSimulink();
 120:Core/Src/main.c ****     clearToSend = 0;
 121:Core/Src/main.c ****     }
 122:Core/Src/main.c ****     /* USER CODE END WHILE */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   // MX_TOF_Process();
 125:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c ****   /* USER CODE END 3 */
 128:Core/Src/main.c **** }
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /**
 131:Core/Src/main.c ****   * @brief System Clock Configuration
 132:Core/Src/main.c ****   * @retval None
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c **** void SystemClock_Config(void)
 135:Core/Src/main.c **** {
 136:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 137:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 142:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 4


 145:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 156:Core/Src/main.c ****   {
 157:Core/Src/main.c ****     Error_Handler();
 158:Core/Src/main.c ****   }
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****     Error_Handler();
 172:Core/Src/main.c ****   }
 173:Core/Src/main.c **** }
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** /**
 176:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 177:Core/Src/main.c ****   * @param None
 178:Core/Src/main.c ****   * @retval None
 179:Core/Src/main.c ****   */
 180:Core/Src/main.c **** static void MX_TIM2_Init(void)
 181:Core/Src/main.c **** {
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 188:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 193:Core/Src/main.c ****   htim2.Instance = TIM2;
 194:Core/Src/main.c ****   htim2.Init.Prescaler = 1000-1;
 195:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 196:Core/Src/main.c ****   htim2.Init.Period = 1000-1;
 197:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 198:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 199:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 5


 202:Core/Src/main.c ****   }
 203:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 204:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 205:Core/Src/main.c ****   {
 206:Core/Src/main.c ****     Error_Handler();
 207:Core/Src/main.c ****   }
 208:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 209:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 210:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 211:Core/Src/main.c ****   {
 212:Core/Src/main.c ****     Error_Handler();
 213:Core/Src/main.c ****   }
 214:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** }
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** /**
 221:Core/Src/main.c ****   * @brief USART2 Initialization Function
 222:Core/Src/main.c ****   * @param None
 223:Core/Src/main.c ****   * @retval None
 224:Core/Src/main.c ****   */
 225:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 226:Core/Src/main.c **** {
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 235:Core/Src/main.c ****   huart2.Instance = USART2;
 236:Core/Src/main.c ****   huart2.Init.BaudRate = 2000000;
 237:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 238:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 239:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 240:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 241:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 242:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 243:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 244:Core/Src/main.c ****   {
 245:Core/Src/main.c ****     Error_Handler();
 246:Core/Src/main.c ****   }
 247:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c **** }
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** /**
 254:Core/Src/main.c ****   * @brief GPIO Initialization Function
 255:Core/Src/main.c ****   * @param None
 256:Core/Src/main.c ****   * @retval None
 257:Core/Src/main.c ****   */
 258:Core/Src/main.c **** void MX_GPIO_Init(void)
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 6


 259:Core/Src/main.c **** {
  29              		.loc 1 259 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  34              		.cfi_def_cfa_offset 24
  35              		.cfi_offset 4, -24
  36              		.cfi_offset 5, -20
  37              		.cfi_offset 6, -16
  38              		.cfi_offset 7, -12
  39              		.cfi_offset 8, -8
  40              		.cfi_offset 14, -4
  41 0004 8AB0     		sub	sp, sp, #40
  42              		.cfi_def_cfa_offset 64
 260:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 260 3 view .LVU1
  44              		.loc 1 260 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0594     		str	r4, [sp, #20]
  47 000a 0694     		str	r4, [sp, #24]
  48 000c 0794     		str	r4, [sp, #28]
  49 000e 0894     		str	r4, [sp, #32]
  50 0010 0994     		str	r4, [sp, #36]
 261:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 262:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 265:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 265 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 265 3 view .LVU4
  54 0012 0094     		str	r4, [sp]
  55              		.loc 1 265 3 view .LVU5
  56 0014 514B     		ldr	r3, .L3
  57 0016 1A6B     		ldr	r2, [r3, #48]
  58 0018 42F00402 		orr	r2, r2, #4
  59 001c 1A63     		str	r2, [r3, #48]
  60              		.loc 1 265 3 view .LVU6
  61 001e 1A6B     		ldr	r2, [r3, #48]
  62 0020 02F00402 		and	r2, r2, #4
  63 0024 0092     		str	r2, [sp]
  64              		.loc 1 265 3 view .LVU7
  65 0026 009A     		ldr	r2, [sp]
  66              	.LBE4:
  67              		.loc 1 265 3 view .LVU8
 266:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  68              		.loc 1 266 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 266 3 view .LVU10
  71 0028 0194     		str	r4, [sp, #4]
  72              		.loc 1 266 3 view .LVU11
  73 002a 1A6B     		ldr	r2, [r3, #48]
  74 002c 42F08002 		orr	r2, r2, #128
  75 0030 1A63     		str	r2, [r3, #48]
  76              		.loc 1 266 3 view .LVU12
  77 0032 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 7


  78 0034 02F08002 		and	r2, r2, #128
  79 0038 0192     		str	r2, [sp, #4]
  80              		.loc 1 266 3 view .LVU13
  81 003a 019A     		ldr	r2, [sp, #4]
  82              	.LBE5:
  83              		.loc 1 266 3 view .LVU14
 267:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  84              		.loc 1 267 3 view .LVU15
  85              	.LBB6:
  86              		.loc 1 267 3 view .LVU16
  87 003c 0294     		str	r4, [sp, #8]
  88              		.loc 1 267 3 view .LVU17
  89 003e 1A6B     		ldr	r2, [r3, #48]
  90 0040 42F00102 		orr	r2, r2, #1
  91 0044 1A63     		str	r2, [r3, #48]
  92              		.loc 1 267 3 view .LVU18
  93 0046 1A6B     		ldr	r2, [r3, #48]
  94 0048 02F00102 		and	r2, r2, #1
  95 004c 0292     		str	r2, [sp, #8]
  96              		.loc 1 267 3 view .LVU19
  97 004e 029A     		ldr	r2, [sp, #8]
  98              	.LBE6:
  99              		.loc 1 267 3 view .LVU20
 268:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 100              		.loc 1 268 3 view .LVU21
 101              	.LBB7:
 102              		.loc 1 268 3 view .LVU22
 103 0050 0394     		str	r4, [sp, #12]
 104              		.loc 1 268 3 view .LVU23
 105 0052 1A6B     		ldr	r2, [r3, #48]
 106 0054 42F00202 		orr	r2, r2, #2
 107 0058 1A63     		str	r2, [r3, #48]
 108              		.loc 1 268 3 view .LVU24
 109 005a 1A6B     		ldr	r2, [r3, #48]
 110 005c 02F00202 		and	r2, r2, #2
 111 0060 0392     		str	r2, [sp, #12]
 112              		.loc 1 268 3 view .LVU25
 113 0062 039A     		ldr	r2, [sp, #12]
 114              	.LBE7:
 115              		.loc 1 268 3 view .LVU26
 269:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 116              		.loc 1 269 3 view .LVU27
 117              	.LBB8:
 118              		.loc 1 269 3 view .LVU28
 119 0064 0494     		str	r4, [sp, #16]
 120              		.loc 1 269 3 view .LVU29
 121 0066 1A6B     		ldr	r2, [r3, #48]
 122 0068 42F00802 		orr	r2, r2, #8
 123 006c 1A63     		str	r2, [r3, #48]
 124              		.loc 1 269 3 view .LVU30
 125 006e 1B6B     		ldr	r3, [r3, #48]
 126 0070 03F00803 		and	r3, r3, #8
 127 0074 0493     		str	r3, [sp, #16]
 128              		.loc 1 269 3 view .LVU31
 129 0076 049B     		ldr	r3, [sp, #16]
 130              	.LBE8:
 131              		.loc 1 269 3 view .LVU32
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 8


 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 272:Core/Src/main.c ****   HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 132              		.loc 1 272 3 view .LVU33
 133 0078 394D     		ldr	r5, .L3+4
 134 007a 2246     		mov	r2, r4
 135 007c 2021     		movs	r1, #32
 136 007e 2846     		mov	r0, r5
 137 0080 FFF7FEFF 		bl	HAL_GPIO_WritePin
 138              	.LVL0:
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 275:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|VL53L8A1_PWR_EN_Pin, GPIO_PIN_SET);
 139              		.loc 1 275 3 view .LVU34
 140 0084 0122     		movs	r2, #1
 141 0086 C021     		movs	r1, #192
 142 0088 2846     		mov	r0, r5
 143 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 144              	.LVL1:
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 278:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, VL53L8A1_LOW_PWR_Pin|GPIO_PIN_10|GPIO_PIN_4, GPIO_PIN_SET);
 145              		.loc 1 278 3 view .LVU35
 146 008e DFF8DC80 		ldr	r8, .L3+16
 147 0092 0122     		movs	r2, #1
 148 0094 40F21141 		movw	r1, #1041
 149 0098 4046     		mov	r0, r8
 150 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 151              	.LVL2:
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /*Configure GPIO pins : PC0 PC1 PC2 PC3
 281:Core/Src/main.c ****                            PC4 PC5 PC6 PC7
 282:Core/Src/main.c ****                            PC8 PC9 PC10 PC11
 283:Core/Src/main.c ****                            PC12 */
 284:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 152              		.loc 1 284 3 view .LVU36
 153              		.loc 1 284 23 is_stmt 0 view .LVU37
 154 009e 41F6FF73 		movw	r3, #8191
 155 00a2 0593     		str	r3, [sp, #20]
 285:Core/Src/main.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 286:Core/Src/main.c ****                           |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 287:Core/Src/main.c ****                           |GPIO_PIN_12;
 288:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 156              		.loc 1 288 3 is_stmt 1 view .LVU38
 157              		.loc 1 288 24 is_stmt 0 view .LVU39
 158 00a4 0327     		movs	r7, #3
 159 00a6 0697     		str	r7, [sp, #24]
 289:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 289 3 is_stmt 1 view .LVU40
 161              		.loc 1 289 24 is_stmt 0 view .LVU41
 162 00a8 0794     		str	r4, [sp, #28]
 290:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 163              		.loc 1 290 3 is_stmt 1 view .LVU42
 164 00aa 05A9     		add	r1, sp, #20
 165 00ac 2D48     		ldr	r0, .L3+8
 166 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 167              	.LVL3:
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 9


 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /*Configure GPIO pins : PA0 PA1 PA8 PA9
 293:Core/Src/main.c ****                            PA10 PA11 PA12 PA15 */
 294:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9
 168              		.loc 1 294 3 view .LVU43
 169              		.loc 1 294 23 is_stmt 0 view .LVU44
 170 00b2 49F60373 		movw	r3, #40707
 171 00b6 0593     		str	r3, [sp, #20]
 295:Core/Src/main.c ****                           |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 296:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 172              		.loc 1 296 3 is_stmt 1 view .LVU45
 173              		.loc 1 296 24 is_stmt 0 view .LVU46
 174 00b8 0697     		str	r7, [sp, #24]
 297:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 297 3 is_stmt 1 view .LVU47
 176              		.loc 1 297 24 is_stmt 0 view .LVU48
 177 00ba 0794     		str	r4, [sp, #28]
 298:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 178              		.loc 1 298 3 is_stmt 1 view .LVU49
 179 00bc 05A9     		add	r1, sp, #20
 180 00be 2846     		mov	r0, r5
 181 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL4:
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /*Configure GPIO pin : VL53L8A1_INT_Pin */
 301:Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L8A1_INT_Pin;
 183              		.loc 1 301 3 view .LVU50
 184              		.loc 1 301 23 is_stmt 0 view .LVU51
 185 00c4 1023     		movs	r3, #16
 186 00c6 0593     		str	r3, [sp, #20]
 302:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 187              		.loc 1 302 3 is_stmt 1 view .LVU52
 188              		.loc 1 302 24 is_stmt 0 view .LVU53
 189 00c8 4FF40413 		mov	r3, #2162688
 190 00cc 0693     		str	r3, [sp, #24]
 303:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 303 3 is_stmt 1 view .LVU54
 192              		.loc 1 303 24 is_stmt 0 view .LVU55
 193 00ce 0794     		str	r4, [sp, #28]
 304:Core/Src/main.c ****   HAL_GPIO_Init(VL53L8A1_INT_GPIO_Port, &GPIO_InitStruct);
 194              		.loc 1 304 3 is_stmt 1 view .LVU56
 195 00d0 05A9     		add	r1, sp, #20
 196 00d2 2846     		mov	r0, r5
 197 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL5:
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /*Configure GPIO pin : GREEN_LED_Pin */
 307:Core/Src/main.c ****   GPIO_InitStruct.Pin = GREEN_LED_Pin;
 199              		.loc 1 307 3 view .LVU57
 200              		.loc 1 307 23 is_stmt 0 view .LVU58
 201 00d8 2023     		movs	r3, #32
 202 00da 0593     		str	r3, [sp, #20]
 308:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 308 3 is_stmt 1 view .LVU59
 204              		.loc 1 308 24 is_stmt 0 view .LVU60
 205 00dc 0126     		movs	r6, #1
 206 00de 0696     		str	r6, [sp, #24]
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 10


 309:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 309 3 is_stmt 1 view .LVU61
 208              		.loc 1 309 24 is_stmt 0 view .LVU62
 209 00e0 0794     		str	r4, [sp, #28]
 310:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 310 3 is_stmt 1 view .LVU63
 211              		.loc 1 310 25 is_stmt 0 view .LVU64
 212 00e2 0894     		str	r4, [sp, #32]
 311:Core/Src/main.c ****   HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 213              		.loc 1 311 3 is_stmt 1 view .LVU65
 214 00e4 05A9     		add	r1, sp, #20
 215 00e6 2846     		mov	r0, r5
 216 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL6:
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /*Configure GPIO pins : PA6 VL53L8A1_PWR_EN_Pin */
 314:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6|VL53L8A1_PWR_EN_Pin;
 218              		.loc 1 314 3 view .LVU66
 219              		.loc 1 314 23 is_stmt 0 view .LVU67
 220 00ec C023     		movs	r3, #192
 221 00ee 0593     		str	r3, [sp, #20]
 315:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 222              		.loc 1 315 3 is_stmt 1 view .LVU68
 223              		.loc 1 315 24 is_stmt 0 view .LVU69
 224 00f0 0696     		str	r6, [sp, #24]
 316:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 225              		.loc 1 316 3 is_stmt 1 view .LVU70
 226              		.loc 1 316 24 is_stmt 0 view .LVU71
 227 00f2 0796     		str	r6, [sp, #28]
 317:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228              		.loc 1 317 3 is_stmt 1 view .LVU72
 229              		.loc 1 317 25 is_stmt 0 view .LVU73
 230 00f4 0894     		str	r4, [sp, #32]
 318:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 231              		.loc 1 318 3 is_stmt 1 view .LVU74
 232 00f6 05A9     		add	r1, sp, #20
 233 00f8 2846     		mov	r0, r5
 234 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL7:
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /*Configure GPIO pins : VL53L8A1_LOW_PWR_Pin PB10 PB4 */
 321:Core/Src/main.c ****   GPIO_InitStruct.Pin = VL53L8A1_LOW_PWR_Pin|GPIO_PIN_10|GPIO_PIN_4;
 236              		.loc 1 321 3 view .LVU75
 237              		.loc 1 321 23 is_stmt 0 view .LVU76
 238 00fe 40F21143 		movw	r3, #1041
 239 0102 0593     		str	r3, [sp, #20]
 322:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 240              		.loc 1 322 3 is_stmt 1 view .LVU77
 241              		.loc 1 322 24 is_stmt 0 view .LVU78
 242 0104 0696     		str	r6, [sp, #24]
 323:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 243              		.loc 1 323 3 is_stmt 1 view .LVU79
 244              		.loc 1 323 24 is_stmt 0 view .LVU80
 245 0106 0796     		str	r6, [sp, #28]
 324:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 246              		.loc 1 324 3 is_stmt 1 view .LVU81
 247              		.loc 1 324 25 is_stmt 0 view .LVU82
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 11


 248 0108 0894     		str	r4, [sp, #32]
 325:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 249              		.loc 1 325 3 is_stmt 1 view .LVU83
 250 010a 05A9     		add	r1, sp, #20
 251 010c 4046     		mov	r0, r8
 252 010e FFF7FEFF 		bl	HAL_GPIO_Init
 253              	.LVL8:
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /*Configure GPIO pins : PB1 PB2 PB12 PB13
 328:Core/Src/main.c ****                            PB14 PB15 PB3 PB5
 329:Core/Src/main.c ****                            PB6 PB7 */
 330:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 254              		.loc 1 330 3 view .LVU84
 255              		.loc 1 330 23 is_stmt 0 view .LVU85
 256 0112 4FF2EE03 		movw	r3, #61678
 257 0116 0593     		str	r3, [sp, #20]
 331:Core/Src/main.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_5
 332:Core/Src/main.c ****                           |GPIO_PIN_6|GPIO_PIN_7;
 333:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 258              		.loc 1 333 3 is_stmt 1 view .LVU86
 259              		.loc 1 333 24 is_stmt 0 view .LVU87
 260 0118 0697     		str	r7, [sp, #24]
 334:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 261              		.loc 1 334 3 is_stmt 1 view .LVU88
 262              		.loc 1 334 24 is_stmt 0 view .LVU89
 263 011a 0794     		str	r4, [sp, #28]
 335:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 264              		.loc 1 335 3 is_stmt 1 view .LVU90
 265 011c 05A9     		add	r1, sp, #20
 266 011e 4046     		mov	r0, r8
 267 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 268              	.LVL9:
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /*Configure GPIO pin : PD2 */
 338:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 269              		.loc 1 338 3 view .LVU91
 270              		.loc 1 338 23 is_stmt 0 view .LVU92
 271 0124 0423     		movs	r3, #4
 272 0126 0593     		str	r3, [sp, #20]
 339:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 273              		.loc 1 339 3 is_stmt 1 view .LVU93
 274              		.loc 1 339 24 is_stmt 0 view .LVU94
 275 0128 0697     		str	r7, [sp, #24]
 340:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 276              		.loc 1 340 3 is_stmt 1 view .LVU95
 277              		.loc 1 340 24 is_stmt 0 view .LVU96
 278 012a 0794     		str	r4, [sp, #28]
 341:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 279              		.loc 1 341 3 is_stmt 1 view .LVU97
 280 012c 05A9     		add	r1, sp, #20
 281 012e 0E48     		ldr	r0, .L3+12
 282 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 283              	.LVL10:
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* EXTI interrupt init*/
 344:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 284              		.loc 1 344 3 view .LVU98
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 12


 285 0134 2246     		mov	r2, r4
 286 0136 2146     		mov	r1, r4
 287 0138 0A20     		movs	r0, #10
 288 013a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 289              	.LVL11:
 345:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 290              		.loc 1 345 3 view .LVU99
 291 013e 0A20     		movs	r0, #10
 292 0140 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 293              	.LVL12:
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 294              		.loc 1 347 3 view .LVU100
 295 0144 2246     		mov	r2, r4
 296 0146 2146     		mov	r1, r4
 297 0148 2820     		movs	r0, #40
 298 014a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 299              	.LVL13:
 348:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 300              		.loc 1 348 3 view .LVU101
 301 014e 2820     		movs	r0, #40
 302 0150 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 303              	.LVL14:
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 351:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 352:Core/Src/main.c **** }
 304              		.loc 1 352 1 is_stmt 0 view .LVU102
 305 0154 0AB0     		add	sp, sp, #40
 306              		.cfi_def_cfa_offset 24
 307              		@ sp needed
 308 0156 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 309              	.L4:
 310 015a 00BF     		.align	2
 311              	.L3:
 312 015c 00380240 		.word	1073887232
 313 0160 00000240 		.word	1073872896
 314 0164 00080240 		.word	1073874944
 315 0168 000C0240 		.word	1073875968
 316 016c 00040240 		.word	1073873920
 317              		.cfi_endproc
 318              	.LFE141:
 320              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 321              		.align	1
 322              		.global	HAL_TIM_PeriodElapsedCallback
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 327              	HAL_TIM_PeriodElapsedCallback:
 328              	.LVL15:
 329              	.LFB142:
 353:Core/Src/main.c **** 
 354:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** /* USER CODE END 4 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c **** /**
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 13


 359:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 360:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 361:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 362:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 363:Core/Src/main.c ****   * @param  htim : TIM handle
 364:Core/Src/main.c ****   * @retval None
 365:Core/Src/main.c ****   */
 366:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 367:Core/Src/main.c **** {
 330              		.loc 1 367 1 is_stmt 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334              		.loc 1 367 1 is_stmt 0 view .LVU104
 335 0000 08B5     		push	{r3, lr}
 336              		.cfi_def_cfa_offset 8
 337              		.cfi_offset 3, -8
 338              		.cfi_offset 14, -4
 368:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 371:Core/Src/main.c ****   if (htim->Instance == TIM1) {
 339              		.loc 1 371 3 is_stmt 1 view .LVU105
 340              		.loc 1 371 11 is_stmt 0 view .LVU106
 341 0002 0268     		ldr	r2, [r0]
 342              		.loc 1 371 6 view .LVU107
 343 0004 034B     		ldr	r3, .L9
 344 0006 9A42     		cmp	r2, r3
 345 0008 00D0     		beq	.L8
 346              	.LVL16:
 347              	.L5:
 372:Core/Src/main.c ****     HAL_IncTick();
 373:Core/Src/main.c ****   }
 374:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 377:Core/Src/main.c **** }
 348              		.loc 1 377 1 view .LVU108
 349 000a 08BD     		pop	{r3, pc}
 350              	.LVL17:
 351              	.L8:
 372:Core/Src/main.c ****     HAL_IncTick();
 352              		.loc 1 372 5 is_stmt 1 view .LVU109
 353 000c FFF7FEFF 		bl	HAL_IncTick
 354              	.LVL18:
 355              		.loc 1 377 1 is_stmt 0 view .LVU110
 356 0010 FBE7     		b	.L5
 357              	.L10:
 358 0012 00BF     		.align	2
 359              	.L9:
 360 0014 00000140 		.word	1073807360
 361              		.cfi_endproc
 362              	.LFE142:
 364              		.section	.text.Error_Handler,"ax",%progbits
 365              		.align	1
 366              		.global	Error_Handler
 367              		.syntax unified
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 14


 368              		.thumb
 369              		.thumb_func
 371              	Error_Handler:
 372              	.LFB143:
 378:Core/Src/main.c **** 
 379:Core/Src/main.c **** /**
 380:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 381:Core/Src/main.c ****   * @retval None
 382:Core/Src/main.c ****   */
 383:Core/Src/main.c **** void Error_Handler(void)
 384:Core/Src/main.c **** {
 373              		.loc 1 384 1 is_stmt 1 view -0
 374              		.cfi_startproc
 375              		@ Volatile: function does not return.
 376              		@ args = 0, pretend = 0, frame = 0
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 378              		@ link register save eliminated.
 385:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 386:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 387:Core/Src/main.c ****   __disable_irq();
 379              		.loc 1 387 3 view .LVU112
 380              	.LBB9:
 381              	.LBI9:
 382              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 15


  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 16


  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 17


 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 18


 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 19


 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 20


 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 21


 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 22


 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 23


 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 24


 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 25


 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 26


 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 27


 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 28


 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 29


 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 30


 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 31


 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 383              		.loc 2 960 27 view .LVU113
 384              	.LBB10:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 385              		.loc 2 962 3 view .LVU114
 386              		.syntax unified
 387              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 388 0000 72B6     		cpsid i
 389              	@ 0 "" 2
 390              		.thumb
 391              		.syntax unified
 392              	.L12:
 393              	.LBE10:
 394              	.LBE9:
 388:Core/Src/main.c ****   while (1)
 395              		.loc 1 388 3 discriminator 1 view .LVU115
 389:Core/Src/main.c ****   {
 390:Core/Src/main.c ****   }
 396              		.loc 1 390 3 discriminator 1 view .LVU116
 388:Core/Src/main.c ****   while (1)
 397              		.loc 1 388 9 discriminator 1 view .LVU117
 398 0002 FEE7     		b	.L12
 399              		.cfi_endproc
 400              	.LFE143:
 402              		.section	.text.MX_TIM2_Init,"ax",%progbits
 403              		.align	1
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 408              	MX_TIM2_Init:
 409              	.LFB139:
 181:Core/Src/main.c **** 
 410              		.loc 1 181 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 24
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414 0000 00B5     		push	{lr}
 415              		.cfi_def_cfa_offset 4
 416              		.cfi_offset 14, -4
 417 0002 87B0     		sub	sp, sp, #28
 418              		.cfi_def_cfa_offset 32
 187:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 32


 419              		.loc 1 187 3 view .LVU119
 187:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 420              		.loc 1 187 26 is_stmt 0 view .LVU120
 421 0004 0023     		movs	r3, #0
 422 0006 0293     		str	r3, [sp, #8]
 423 0008 0393     		str	r3, [sp, #12]
 424 000a 0493     		str	r3, [sp, #16]
 425 000c 0593     		str	r3, [sp, #20]
 188:Core/Src/main.c **** 
 426              		.loc 1 188 3 is_stmt 1 view .LVU121
 188:Core/Src/main.c **** 
 427              		.loc 1 188 27 is_stmt 0 view .LVU122
 428 000e 0093     		str	r3, [sp]
 429 0010 0193     		str	r3, [sp, #4]
 193:Core/Src/main.c ****   htim2.Init.Prescaler = 1000-1;
 430              		.loc 1 193 3 is_stmt 1 view .LVU123
 193:Core/Src/main.c ****   htim2.Init.Prescaler = 1000-1;
 431              		.loc 1 193 18 is_stmt 0 view .LVU124
 432 0012 1448     		ldr	r0, .L21
 433 0014 4FF08042 		mov	r2, #1073741824
 434 0018 0260     		str	r2, [r0]
 194:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 435              		.loc 1 194 3 is_stmt 1 view .LVU125
 194:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 436              		.loc 1 194 24 is_stmt 0 view .LVU126
 437 001a 40F2E732 		movw	r2, #999
 438 001e 4260     		str	r2, [r0, #4]
 195:Core/Src/main.c ****   htim2.Init.Period = 1000-1;
 439              		.loc 1 195 3 is_stmt 1 view .LVU127
 195:Core/Src/main.c ****   htim2.Init.Period = 1000-1;
 440              		.loc 1 195 26 is_stmt 0 view .LVU128
 441 0020 8360     		str	r3, [r0, #8]
 196:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 442              		.loc 1 196 3 is_stmt 1 view .LVU129
 196:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 443              		.loc 1 196 21 is_stmt 0 view .LVU130
 444 0022 C260     		str	r2, [r0, #12]
 197:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 445              		.loc 1 197 3 is_stmt 1 view .LVU131
 197:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 446              		.loc 1 197 28 is_stmt 0 view .LVU132
 447 0024 0361     		str	r3, [r0, #16]
 198:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 448              		.loc 1 198 3 is_stmt 1 view .LVU133
 198:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 449              		.loc 1 198 32 is_stmt 0 view .LVU134
 450 0026 8023     		movs	r3, #128
 451 0028 8361     		str	r3, [r0, #24]
 199:Core/Src/main.c ****   {
 452              		.loc 1 199 3 is_stmt 1 view .LVU135
 199:Core/Src/main.c ****   {
 453              		.loc 1 199 7 is_stmt 0 view .LVU136
 454 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 455              	.LVL19:
 199:Core/Src/main.c ****   {
 456              		.loc 1 199 6 view .LVU137
 457 002e 90B9     		cbnz	r0, .L18
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 33


 203:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 458              		.loc 1 203 3 is_stmt 1 view .LVU138
 203:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 459              		.loc 1 203 34 is_stmt 0 view .LVU139
 460 0030 4FF48053 		mov	r3, #4096
 461 0034 0293     		str	r3, [sp, #8]
 204:Core/Src/main.c ****   {
 462              		.loc 1 204 3 is_stmt 1 view .LVU140
 204:Core/Src/main.c ****   {
 463              		.loc 1 204 7 is_stmt 0 view .LVU141
 464 0036 02A9     		add	r1, sp, #8
 465 0038 0A48     		ldr	r0, .L21
 466 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 467              	.LVL20:
 204:Core/Src/main.c ****   {
 468              		.loc 1 204 6 view .LVU142
 469 003e 60B9     		cbnz	r0, .L19
 208:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 470              		.loc 1 208 3 is_stmt 1 view .LVU143
 208:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 471              		.loc 1 208 37 is_stmt 0 view .LVU144
 472 0040 0023     		movs	r3, #0
 473 0042 0093     		str	r3, [sp]
 209:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 474              		.loc 1 209 3 is_stmt 1 view .LVU145
 209:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 475              		.loc 1 209 33 is_stmt 0 view .LVU146
 476 0044 0193     		str	r3, [sp, #4]
 210:Core/Src/main.c ****   {
 477              		.loc 1 210 3 is_stmt 1 view .LVU147
 210:Core/Src/main.c ****   {
 478              		.loc 1 210 7 is_stmt 0 view .LVU148
 479 0046 6946     		mov	r1, sp
 480 0048 0648     		ldr	r0, .L21
 481 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 482              	.LVL21:
 210:Core/Src/main.c ****   {
 483              		.loc 1 210 6 view .LVU149
 484 004e 30B9     		cbnz	r0, .L20
 218:Core/Src/main.c **** 
 485              		.loc 1 218 1 view .LVU150
 486 0050 07B0     		add	sp, sp, #28
 487              		.cfi_remember_state
 488              		.cfi_def_cfa_offset 4
 489              		@ sp needed
 490 0052 5DF804FB 		ldr	pc, [sp], #4
 491              	.L18:
 492              		.cfi_restore_state
 201:Core/Src/main.c ****   }
 493              		.loc 1 201 5 is_stmt 1 view .LVU151
 494 0056 FFF7FEFF 		bl	Error_Handler
 495              	.LVL22:
 496              	.L19:
 206:Core/Src/main.c ****   }
 497              		.loc 1 206 5 view .LVU152
 498 005a FFF7FEFF 		bl	Error_Handler
 499              	.LVL23:
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 34


 500              	.L20:
 212:Core/Src/main.c ****   }
 501              		.loc 1 212 5 view .LVU153
 502 005e FFF7FEFF 		bl	Error_Handler
 503              	.LVL24:
 504              	.L22:
 505 0062 00BF     		.align	2
 506              	.L21:
 507 0064 00000000 		.word	htim2
 508              		.cfi_endproc
 509              	.LFE139:
 511              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 512              		.align	1
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	MX_USART2_UART_Init:
 518              	.LFB140:
 226:Core/Src/main.c **** 
 519              		.loc 1 226 1 view -0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523 0000 08B5     		push	{r3, lr}
 524              		.cfi_def_cfa_offset 8
 525              		.cfi_offset 3, -8
 526              		.cfi_offset 14, -4
 235:Core/Src/main.c ****   huart2.Init.BaudRate = 2000000;
 527              		.loc 1 235 3 view .LVU155
 235:Core/Src/main.c ****   huart2.Init.BaudRate = 2000000;
 528              		.loc 1 235 19 is_stmt 0 view .LVU156
 529 0002 0948     		ldr	r0, .L27
 530 0004 094B     		ldr	r3, .L27+4
 531 0006 0360     		str	r3, [r0]
 236:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 532              		.loc 1 236 3 is_stmt 1 view .LVU157
 236:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 533              		.loc 1 236 24 is_stmt 0 view .LVU158
 534 0008 094B     		ldr	r3, .L27+8
 535 000a 4360     		str	r3, [r0, #4]
 237:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 536              		.loc 1 237 3 is_stmt 1 view .LVU159
 237:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 537              		.loc 1 237 26 is_stmt 0 view .LVU160
 538 000c 0023     		movs	r3, #0
 539 000e 8360     		str	r3, [r0, #8]
 238:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 540              		.loc 1 238 3 is_stmt 1 view .LVU161
 238:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 541              		.loc 1 238 24 is_stmt 0 view .LVU162
 542 0010 C360     		str	r3, [r0, #12]
 239:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 543              		.loc 1 239 3 is_stmt 1 view .LVU163
 239:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 544              		.loc 1 239 22 is_stmt 0 view .LVU164
 545 0012 0361     		str	r3, [r0, #16]
 240:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 35


 546              		.loc 1 240 3 is_stmt 1 view .LVU165
 240:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 547              		.loc 1 240 20 is_stmt 0 view .LVU166
 548 0014 0C22     		movs	r2, #12
 549 0016 4261     		str	r2, [r0, #20]
 241:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 550              		.loc 1 241 3 is_stmt 1 view .LVU167
 241:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 551              		.loc 1 241 25 is_stmt 0 view .LVU168
 552 0018 8361     		str	r3, [r0, #24]
 242:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 553              		.loc 1 242 3 is_stmt 1 view .LVU169
 242:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 554              		.loc 1 242 28 is_stmt 0 view .LVU170
 555 001a C361     		str	r3, [r0, #28]
 243:Core/Src/main.c ****   {
 556              		.loc 1 243 3 is_stmt 1 view .LVU171
 243:Core/Src/main.c ****   {
 557              		.loc 1 243 7 is_stmt 0 view .LVU172
 558 001c FFF7FEFF 		bl	HAL_UART_Init
 559              	.LVL25:
 243:Core/Src/main.c ****   {
 560              		.loc 1 243 6 view .LVU173
 561 0020 00B9     		cbnz	r0, .L26
 251:Core/Src/main.c **** 
 562              		.loc 1 251 1 view .LVU174
 563 0022 08BD     		pop	{r3, pc}
 564              	.L26:
 245:Core/Src/main.c ****   }
 565              		.loc 1 245 5 is_stmt 1 view .LVU175
 566 0024 FFF7FEFF 		bl	Error_Handler
 567              	.LVL26:
 568              	.L28:
 569              		.align	2
 570              	.L27:
 571 0028 00000000 		.word	huart2
 572 002c 00440040 		.word	1073759232
 573 0030 80841E00 		.word	2000000
 574              		.cfi_endproc
 575              	.LFE140:
 577              		.section	.text.SystemClock_Config,"ax",%progbits
 578              		.align	1
 579              		.global	SystemClock_Config
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 584              	SystemClock_Config:
 585              	.LFB138:
 135:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 586              		.loc 1 135 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 80
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590 0000 00B5     		push	{lr}
 591              		.cfi_def_cfa_offset 4
 592              		.cfi_offset 14, -4
 593 0002 95B0     		sub	sp, sp, #84
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 36


 594              		.cfi_def_cfa_offset 88
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 595              		.loc 1 136 3 view .LVU177
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 596              		.loc 1 136 22 is_stmt 0 view .LVU178
 597 0004 3022     		movs	r2, #48
 598 0006 0021     		movs	r1, #0
 599 0008 08A8     		add	r0, sp, #32
 600 000a FFF7FEFF 		bl	memset
 601              	.LVL27:
 137:Core/Src/main.c **** 
 602              		.loc 1 137 3 is_stmt 1 view .LVU179
 137:Core/Src/main.c **** 
 603              		.loc 1 137 22 is_stmt 0 view .LVU180
 604 000e 0023     		movs	r3, #0
 605 0010 0393     		str	r3, [sp, #12]
 606 0012 0493     		str	r3, [sp, #16]
 607 0014 0593     		str	r3, [sp, #20]
 608 0016 0693     		str	r3, [sp, #24]
 609 0018 0793     		str	r3, [sp, #28]
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 610              		.loc 1 141 3 is_stmt 1 view .LVU181
 611              	.LBB11:
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 612              		.loc 1 141 3 view .LVU182
 613 001a 0193     		str	r3, [sp, #4]
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 614              		.loc 1 141 3 view .LVU183
 615 001c 1F4A     		ldr	r2, .L35
 616 001e 116C     		ldr	r1, [r2, #64]
 617 0020 41F08051 		orr	r1, r1, #268435456
 618 0024 1164     		str	r1, [r2, #64]
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 619              		.loc 1 141 3 view .LVU184
 620 0026 126C     		ldr	r2, [r2, #64]
 621 0028 02F08052 		and	r2, r2, #268435456
 622 002c 0192     		str	r2, [sp, #4]
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 623              		.loc 1 141 3 view .LVU185
 624 002e 019A     		ldr	r2, [sp, #4]
 625              	.LBE11:
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 626              		.loc 1 141 3 view .LVU186
 142:Core/Src/main.c **** 
 627              		.loc 1 142 3 view .LVU187
 628              	.LBB12:
 142:Core/Src/main.c **** 
 629              		.loc 1 142 3 view .LVU188
 630 0030 0293     		str	r3, [sp, #8]
 142:Core/Src/main.c **** 
 631              		.loc 1 142 3 view .LVU189
 632 0032 1B4B     		ldr	r3, .L35+4
 633 0034 1A68     		ldr	r2, [r3]
 634 0036 42F44042 		orr	r2, r2, #49152
 635 003a 1A60     		str	r2, [r3]
 142:Core/Src/main.c **** 
 636              		.loc 1 142 3 view .LVU190
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 37


 637 003c 1B68     		ldr	r3, [r3]
 638 003e 03F44043 		and	r3, r3, #49152
 639 0042 0293     		str	r3, [sp, #8]
 142:Core/Src/main.c **** 
 640              		.loc 1 142 3 view .LVU191
 641 0044 029B     		ldr	r3, [sp, #8]
 642              	.LBE12:
 142:Core/Src/main.c **** 
 643              		.loc 1 142 3 view .LVU192
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 644              		.loc 1 147 3 view .LVU193
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 645              		.loc 1 147 36 is_stmt 0 view .LVU194
 646 0046 0123     		movs	r3, #1
 647 0048 0893     		str	r3, [sp, #32]
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 648              		.loc 1 148 3 is_stmt 1 view .LVU195
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 649              		.loc 1 148 30 is_stmt 0 view .LVU196
 650 004a 4FF48033 		mov	r3, #65536
 651 004e 0993     		str	r3, [sp, #36]
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 652              		.loc 1 149 3 is_stmt 1 view .LVU197
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 653              		.loc 1 149 34 is_stmt 0 view .LVU198
 654 0050 0222     		movs	r2, #2
 655 0052 0E92     		str	r2, [sp, #56]
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 656              		.loc 1 150 3 is_stmt 1 view .LVU199
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 657              		.loc 1 150 35 is_stmt 0 view .LVU200
 658 0054 4FF48003 		mov	r3, #4194304
 659 0058 0F93     		str	r3, [sp, #60]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 660              		.loc 1 151 3 is_stmt 1 view .LVU201
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 661              		.loc 1 151 30 is_stmt 0 view .LVU202
 662 005a 0423     		movs	r3, #4
 663 005c 1093     		str	r3, [sp, #64]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 664              		.loc 1 152 3 is_stmt 1 view .LVU203
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 665              		.loc 1 152 30 is_stmt 0 view .LVU204
 666 005e 6421     		movs	r1, #100
 667 0060 1191     		str	r1, [sp, #68]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 668              		.loc 1 153 3 is_stmt 1 view .LVU205
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 669              		.loc 1 153 30 is_stmt 0 view .LVU206
 670 0062 1292     		str	r2, [sp, #72]
 154:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 671              		.loc 1 154 3 is_stmt 1 view .LVU207
 154:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 672              		.loc 1 154 30 is_stmt 0 view .LVU208
 673 0064 1393     		str	r3, [sp, #76]
 155:Core/Src/main.c ****   {
 674              		.loc 1 155 3 is_stmt 1 view .LVU209
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 38


 155:Core/Src/main.c ****   {
 675              		.loc 1 155 7 is_stmt 0 view .LVU210
 676 0066 08A8     		add	r0, sp, #32
 677 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 678              	.LVL28:
 155:Core/Src/main.c ****   {
 679              		.loc 1 155 6 view .LVU211
 680 006c 88B9     		cbnz	r0, .L33
 162:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 681              		.loc 1 162 3 is_stmt 1 view .LVU212
 162:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 682              		.loc 1 162 31 is_stmt 0 view .LVU213
 683 006e 0F23     		movs	r3, #15
 684 0070 0393     		str	r3, [sp, #12]
 164:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 685              		.loc 1 164 3 is_stmt 1 view .LVU214
 164:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 686              		.loc 1 164 34 is_stmt 0 view .LVU215
 687 0072 0223     		movs	r3, #2
 688 0074 0493     		str	r3, [sp, #16]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 689              		.loc 1 165 3 is_stmt 1 view .LVU216
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 690              		.loc 1 165 35 is_stmt 0 view .LVU217
 691 0076 0023     		movs	r3, #0
 692 0078 0593     		str	r3, [sp, #20]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 693              		.loc 1 166 3 is_stmt 1 view .LVU218
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 694              		.loc 1 166 36 is_stmt 0 view .LVU219
 695 007a 4FF48052 		mov	r2, #4096
 696 007e 0692     		str	r2, [sp, #24]
 167:Core/Src/main.c **** 
 697              		.loc 1 167 3 is_stmt 1 view .LVU220
 167:Core/Src/main.c **** 
 698              		.loc 1 167 36 is_stmt 0 view .LVU221
 699 0080 0793     		str	r3, [sp, #28]
 169:Core/Src/main.c ****   {
 700              		.loc 1 169 3 is_stmt 1 view .LVU222
 169:Core/Src/main.c ****   {
 701              		.loc 1 169 7 is_stmt 0 view .LVU223
 702 0082 0321     		movs	r1, #3
 703 0084 03A8     		add	r0, sp, #12
 704 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 705              	.LVL29:
 169:Core/Src/main.c ****   {
 706              		.loc 1 169 6 view .LVU224
 707 008a 20B9     		cbnz	r0, .L34
 173:Core/Src/main.c **** 
 708              		.loc 1 173 1 view .LVU225
 709 008c 15B0     		add	sp, sp, #84
 710              		.cfi_remember_state
 711              		.cfi_def_cfa_offset 4
 712              		@ sp needed
 713 008e 5DF804FB 		ldr	pc, [sp], #4
 714              	.L33:
 715              		.cfi_restore_state
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 39


 157:Core/Src/main.c ****   }
 716              		.loc 1 157 5 is_stmt 1 view .LVU226
 717 0092 FFF7FEFF 		bl	Error_Handler
 718              	.LVL30:
 719              	.L34:
 171:Core/Src/main.c ****   }
 720              		.loc 1 171 5 view .LVU227
 721 0096 FFF7FEFF 		bl	Error_Handler
 722              	.LVL31:
 723              	.L36:
 724 009a 00BF     		.align	2
 725              	.L35:
 726 009c 00380240 		.word	1073887232
 727 00a0 00700040 		.word	1073770496
 728              		.cfi_endproc
 729              	.LFE138:
 731              		.section	.text.main,"ax",%progbits
 732              		.align	1
 733              		.global	main
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 738              	main:
 739              	.LFB137:
  77:Core/Src/main.c **** 
 740              		.loc 1 77 1 view -0
 741              		.cfi_startproc
 742              		@ Volatile: function does not return.
 743              		@ args = 0, pretend = 0, frame = 0
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745 0000 08B5     		push	{r3, lr}
 746              		.cfi_def_cfa_offset 8
 747              		.cfi_offset 3, -8
 748              		.cfi_offset 14, -4
  86:Core/Src/main.c **** 
 749              		.loc 1 86 3 view .LVU229
 750 0002 FFF7FEFF 		bl	HAL_Init
 751              	.LVL32:
  93:Core/Src/main.c **** 
 752              		.loc 1 93 3 view .LVU230
 753 0006 FFF7FEFF 		bl	SystemClock_Config
 754              	.LVL33:
 100:Core/Src/main.c ****   MX_TIM2_Init();
 755              		.loc 1 100 3 view .LVU231
 756 000a FFF7FEFF 		bl	MX_GPIO_Init
 757              	.LVL34:
 101:Core/Src/main.c ****   MX_USART2_UART_Init();
 758              		.loc 1 101 3 view .LVU232
 759 000e FFF7FEFF 		bl	MX_TIM2_Init
 760              	.LVL35:
 102:Core/Src/main.c ****   // MX_TOF_Init();
 761              		.loc 1 102 3 view .LVU233
 762 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 763              	.LVL36:
 111:Core/Src/main.c ****   HAL_GPIO_WritePin(GREEN_LED_GPIO_Port,GREEN_LED_Pin,1);
 764              		.loc 1 111 3 view .LVU234
 765 0016 0B48     		ldr	r0, .L41
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 40


 766 0018 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 767              	.LVL37:
 112:Core/Src/main.c **** 
 768              		.loc 1 112 3 view .LVU235
 769 001c 0122     		movs	r2, #1
 770 001e 2021     		movs	r1, #32
 771 0020 0948     		ldr	r0, .L41+4
 772 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 773              	.LVL38:
 114:Core/Src/main.c ****   while (1)
 774              		.loc 1 114 3 view .LVU236
 775 0026 FFF7FEFF 		bl	initVL53L8A1
 776              	.LVL39:
 777              	.L38:
 115:Core/Src/main.c ****   {
 778              		.loc 1 115 3 view .LVU237
 117:Core/Src/main.c ****     getVL53L8A1();
 779              		.loc 1 117 5 view .LVU238
 117:Core/Src/main.c ****     getVL53L8A1();
 780              		.loc 1 117 21 is_stmt 0 view .LVU239
 781 002a 084B     		ldr	r3, .L41+8
 782 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 117:Core/Src/main.c ****     getVL53L8A1();
 783              		.loc 1 117 8 view .LVU240
 784 002e 012B     		cmp	r3, #1
 785 0030 FBD1     		bne	.L38
 118:Core/Src/main.c ****     sendToSimulink();
 786              		.loc 1 118 5 is_stmt 1 view .LVU241
 787 0032 FFF7FEFF 		bl	getVL53L8A1
 788              	.LVL40:
 119:Core/Src/main.c ****     clearToSend = 0;
 789              		.loc 1 119 5 view .LVU242
 790 0036 FFF7FEFF 		bl	sendToSimulink
 791              	.LVL41:
 120:Core/Src/main.c ****     }
 792              		.loc 1 120 5 view .LVU243
 120:Core/Src/main.c ****     }
 793              		.loc 1 120 17 is_stmt 0 view .LVU244
 794 003a 044B     		ldr	r3, .L41+8
 795 003c 0022     		movs	r2, #0
 796 003e 1A70     		strb	r2, [r3]
 797 0040 F3E7     		b	.L38
 798              	.L42:
 799 0042 00BF     		.align	2
 800              	.L41:
 801 0044 00000000 		.word	htim2
 802 0048 00000240 		.word	1073872896
 803 004c 00000000 		.word	clearToSend
 804              		.cfi_endproc
 805              	.LFE137:
 807              		.section	.text.assert_failed,"ax",%progbits
 808              		.align	1
 809              		.global	assert_failed
 810              		.syntax unified
 811              		.thumb
 812              		.thumb_func
 814              	assert_failed:
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 41


 815              	.LVL42:
 816              	.LFB144:
 391:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 392:Core/Src/main.c **** }
 393:Core/Src/main.c **** 
 394:Core/Src/main.c **** #ifdef  USE_FULL_ASSERT
 395:Core/Src/main.c **** /**
 396:Core/Src/main.c ****   * @brief  Reports the name of the source file and the source line number
 397:Core/Src/main.c ****   *         where the assert_param error has occurred.
 398:Core/Src/main.c ****   * @param  file: pointer to the source file name
 399:Core/Src/main.c ****   * @param  line: assert_param error line source number
 400:Core/Src/main.c ****   * @retval None
 401:Core/Src/main.c ****   */
 402:Core/Src/main.c **** void assert_failed(uint8_t *file, uint32_t line)
 403:Core/Src/main.c **** {
 817              		.loc 1 403 1 is_stmt 1 view -0
 818              		.cfi_startproc
 819              		@ args = 0, pretend = 0, frame = 0
 820              		@ frame_needed = 0, uses_anonymous_args = 0
 821              		@ link register save eliminated.
 404:Core/Src/main.c ****   /* USER CODE BEGIN 6 */
 405:Core/Src/main.c ****   /* User can add his own implementation to report the file name and line number,
 406:Core/Src/main.c ****      ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
 407:Core/Src/main.c ****   /* USER CODE END 6 */
 408:Core/Src/main.c **** }
 822              		.loc 1 408 1 view .LVU246
 823 0000 7047     		bx	lr
 824              		.cfi_endproc
 825              	.LFE144:
 827              		.global	calibrated
 828              		.section	.bss.calibrated,"aw",%nobits
 831              	calibrated:
 832 0000 00       		.space	1
 833              		.global	clearToSend
 834              		.section	.bss.clearToSend,"aw",%nobits
 837              	clearToSend:
 838 0000 00       		.space	1
 839              		.global	expectedTerminator
 840              		.section	.rodata.expectedTerminator,"a"
 841              		.align	2
 844              	expectedTerminator:
 845 0000 415F4A   		.ascii	"A_J"
 846              		.global	expectedHeader
 847              		.section	.rodata.expectedHeader,"a"
 848              		.align	2
 851              	expectedHeader:
 852 0000 4A5F41   		.ascii	"J_A"
 853              		.global	TOF_centre
 854              		.section	.bss.TOF_centre,"aw",%nobits
 855              		.align	2
 858              	TOF_centre:
 859 0000 00000000 		.space	1284
 859      00000000 
 859      00000000 
 859      00000000 
 859      00000000 
 860              		.global	huart2
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 42


 861              		.section	.bss.huart2,"aw",%nobits
 862              		.align	2
 865              	huart2:
 866 0000 00000000 		.space	72
 866      00000000 
 866      00000000 
 866      00000000 
 866      00000000 
 867              		.global	htim2
 868              		.section	.bss.htim2,"aw",%nobits
 869              		.align	2
 872              	htim2:
 873 0000 00000000 		.space	72
 873      00000000 
 873      00000000 
 873      00000000 
 873      00000000 
 874              		.text
 875              	.Letext0:
 876              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 877              		.file 4 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 878              		.file 5 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 879              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 880              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 881              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 882              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 883              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 884              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 885              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 886              		.file 13 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for
 887              		.file 14 "Drivers/BSP/Components/vl53l8cx/modules/vl53l8cx_plugin_xtalk.h"
 888              		.file 15 "Drivers/BSP/53L8A1/53l8a1_ranging_sensor.h"
 889              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 890              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 891              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 892              		.file 19 "Core/Inc/VL53L8A1_Simulink.h"
 893              		.file 20 "<built-in>"
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 43


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
  C:\Temp\ccNq9Uqf.s:21     .text.MX_GPIO_Init:00000000 $t
  C:\Temp\ccNq9Uqf.s:27     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
  C:\Temp\ccNq9Uqf.s:312    .text.MX_GPIO_Init:0000015c $d
  C:\Temp\ccNq9Uqf.s:321    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
  C:\Temp\ccNq9Uqf.s:327    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
  C:\Temp\ccNq9Uqf.s:360    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
  C:\Temp\ccNq9Uqf.s:365    .text.Error_Handler:00000000 $t
  C:\Temp\ccNq9Uqf.s:371    .text.Error_Handler:00000000 Error_Handler
  C:\Temp\ccNq9Uqf.s:403    .text.MX_TIM2_Init:00000000 $t
  C:\Temp\ccNq9Uqf.s:408    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
  C:\Temp\ccNq9Uqf.s:507    .text.MX_TIM2_Init:00000064 $d
  C:\Temp\ccNq9Uqf.s:872    .bss.htim2:00000000 htim2
  C:\Temp\ccNq9Uqf.s:512    .text.MX_USART2_UART_Init:00000000 $t
  C:\Temp\ccNq9Uqf.s:517    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
  C:\Temp\ccNq9Uqf.s:571    .text.MX_USART2_UART_Init:00000028 $d
  C:\Temp\ccNq9Uqf.s:865    .bss.huart2:00000000 huart2
  C:\Temp\ccNq9Uqf.s:578    .text.SystemClock_Config:00000000 $t
  C:\Temp\ccNq9Uqf.s:584    .text.SystemClock_Config:00000000 SystemClock_Config
  C:\Temp\ccNq9Uqf.s:726    .text.SystemClock_Config:0000009c $d
  C:\Temp\ccNq9Uqf.s:732    .text.main:00000000 $t
  C:\Temp\ccNq9Uqf.s:738    .text.main:00000000 main
  C:\Temp\ccNq9Uqf.s:801    .text.main:00000044 $d
  C:\Temp\ccNq9Uqf.s:837    .bss.clearToSend:00000000 clearToSend
  C:\Temp\ccNq9Uqf.s:808    .text.assert_failed:00000000 $t
  C:\Temp\ccNq9Uqf.s:814    .text.assert_failed:00000000 assert_failed
  C:\Temp\ccNq9Uqf.s:831    .bss.calibrated:00000000 calibrated
  C:\Temp\ccNq9Uqf.s:832    .bss.calibrated:00000000 $d
  C:\Temp\ccNq9Uqf.s:838    .bss.clearToSend:00000000 $d
  C:\Temp\ccNq9Uqf.s:844    .rodata.expectedTerminator:00000000 expectedTerminator
  C:\Temp\ccNq9Uqf.s:841    .rodata.expectedTerminator:00000000 $d
  C:\Temp\ccNq9Uqf.s:851    .rodata.expectedHeader:00000000 expectedHeader
  C:\Temp\ccNq9Uqf.s:848    .rodata.expectedHeader:00000000 $d
  C:\Temp\ccNq9Uqf.s:858    .bss.TOF_centre:00000000 TOF_centre
  C:\Temp\ccNq9Uqf.s:855    .bss.TOF_centre:00000000 $d
  C:\Temp\ccNq9Uqf.s:862    .bss.huart2:00000000 $d
  C:\Temp\ccNq9Uqf.s:869    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_IncTick
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
initVL53L8A1
getVL53L8A1
sendToSimulink
ARM GAS  C:\Temp\ccNq9Uqf.s 			page 44


