Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 04 Dec 2018 08:57:49 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga002.jf.intel.com (orsmga002.jf.intel.com [10.7.209.21])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 9DFCA580375
	for <like.xu@linux.intel.com>; Mon,  3 Dec 2018 12:44:08 -0800 (PST)
Received: from orsmga102-1.jf.intel.com (HELO mga09.intel.com) ([10.7.208.27])
  by orsmga002-1.jf.intel.com with ESMTP; 03 Dec 2018 12:44:08 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AYeWZ9B+kIVYtOP9uRHKM819IXTAuvvDOBiVQ1KB2?=
 =?us-ascii?q?1u8cTK2v8tzYMVDF4r011RmVBdWds6oMotGVmpioYXYH75eFvSJKW713fDhBt/?=
 =?us-ascii?q?8rmRc9CtWOE0zxIa2iRSU7GMNfSA0tpCnjYgBaF8nkelLdvGC54yIMFRXjLwp1?=
 =?us-ascii?q?Ifn+FpLPg8it2O2+557ebx9UiDahfLh/MAi4oQLNu8cMnIBsMLwxyhzHontJf+?=
 =?us-ascii?q?RZ22ZlLk+Nkhj/+8m94odt/zxftPw9+cFAV776f7kjQrxDEDsmKWE169b1uhTF?=
 =?us-ascii?q?UACC+2ETUmQSkhpPHgjF8BT3VYr/vyfmquZw3jSRMMvrRr42RDui9b9mRh/2hi?=
 =?us-ascii?q?kJNDA392PYisJtgqJDoh+vpRNyz5PabY2JKvV+ZbjQcc8GSWdbQspcTTBNDp+6?=
 =?us-ascii?q?YoASD+QBJ+FYr4zlqlUSrBuxGQmsC/n1yjBVm3T437M10+I8Hg7YxgwgBNUOsH?=
 =?us-ascii?q?LJp9jyLqcSUPy6zKnSwjXZcvxawzf955bOch88v/6MR6lwcc3XyUQ0EwPFj1OQ?=
 =?us-ascii?q?ppb/PzOSzOgNtHKb7+V5WO+plmUpqBlxryCxysswiYTFnJ8Zxk3H+Clj3oo4K9?=
 =?us-ascii?q?21RFRmbdOmCJdcqiKXOo9sTs88X21ltzw2xqAGtJO/ZiQG1ZYqywDZZveaaYaH?=
 =?us-ascii?q?+AjjW/yUITpghHJqZra/hxGq/Eiky+38TdW00E1QoipKlNnMq2oB1xvJ6siIUv?=
 =?us-ascii?q?d9/0Gh1iiT1w3L9O1IPUM5mbDGJ5I8wbM8jIQfvErDEyPshUn7jreadkA+9eip?=
 =?us-ascii?q?7+TnbK/mppiZN4JskwHxLKEumtGmDeslLAcOQXaU+eCl2LL4+k35XbNKgeEona?=
 =?us-ascii?q?nCt5zaIcUbpq2nDANP3Ycj9g6yDzOn0NQegHkGI0hJeBOBj4j1JV7OJOr0Auu4?=
 =?us-ascii?q?g1SpizprwffGPrvuApXLM3jPirDhfaxy60JE0go80chf545ICrEGOP/zXk7xtN?=
 =?us-ascii?q?/GARMjPA203v3qCNF81oMYRGKODbWVMKLUsV+U+O0vJ/OAa5MSuDb4eLAY4eXz?=
 =?us-ascii?q?hyo5hUMFZvvump8Wc2yjWPJhJUqffDzrmNhGFG4Lug83SqvtkEGDVjhIIG+/Wr?=
 =?us-ascii?q?956jwlBYb1MIHYW4r4hbWA2Du8TIRbY30DBl2SHHOtbYidRvoXdAqUJclulCFC?=
 =?us-ascii?q?UqKuHJQ83xOjvxOv1rx8M+DP8TcZv5+w6N8g/uDWiFQ++CJ5C+yb1GeCSXwymX?=
 =?us-ascii?q?kHFBEs26Uqm012yl6Z3eBYjvpUGMZI4PUBBh07Pp7V1eA8C930Vg/bZdCPYFKn?=
 =?us-ascii?q?RNy8Bnc2VN1nkIxGWFp0B9j31kOL5CGtGbJAz7E=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BTAwBKlAVchxHrdtBjHgEGBwaBZYExg?=
 =?us-ascii?q?mKMcKZxFwEBGBSICSI4EgEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxgJglw?=
 =?us-ascii?q?DAwECPQEBBAopAQIDAQIGAQE+CggDATABBQEcGQWDHIICAQEDmnU8ih2CH4J2A?=
 =?us-ascii?q?QEFgkOEZAgSh1uDE4EcgVc/g26GA4UOkCyQFgcCgh8Ejw4LGIlbh0ssmBoGAgk?=
 =?us-ascii?q?HDyGBPIF2TTCDL4IbDBeIXoVeU4EHiGOBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0BTAwBKlAVchxHrdtBjHgEGBwaBZYExgmKMcKZxFwEBGBS?=
 =?us-ascii?q?ICSI4EgEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxgJglwDAwECPQEBBAopA?=
 =?us-ascii?q?QIDAQIGAQE+CggDATABBQEcGQWDHIICAQEDmnU8ih2CH4J2AQEFgkOEZAgSh1u?=
 =?us-ascii?q?DE4EcgVc/g26GA4UOkCyQFgcCgh8Ejw4LGIlbh0ssmBoGAgkHDyGBPIF2TTCDL?=
 =?us-ascii?q?4IbDBeIXoVeU4EHiGOBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,311,1539673200"; 
   d="scan'208";a="55904142"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 03 Dec 2018 12:43:07 -0800
Received: from localhost ([::1]:52378 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gTv3a-00011M-TY
	for like.xu@linux.intel.com; Mon, 03 Dec 2018 15:43:06 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:42412)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gTuzb-000689-6E
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:39:00 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gTuzX-0005pE-DC
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:59 -0500
Received: from mail-oi1-x233.google.com ([2607:f8b0:4864:20::233]:40813)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)
	id 1gTuzX-0005nq-7a
	for qemu-devel@nongnu.org; Mon, 03 Dec 2018 15:38:55 -0500
Received: by mail-oi1-x233.google.com with SMTP id t204so12202010oie.7
	for <qemu-devel@nongnu.org>; Mon, 03 Dec 2018 12:38:55 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=from:to:cc:subject:date:message-id:in-reply-to:references;
	bh=AJQZzqFLlfuj708kX3oy8RQC53MDVoDX42PYSFxzklA=;
	b=SlFAKUczHxErsjJKhv8S5p3qh98lH/Fis637HBpIBjl5iWkkpJwFt7BYjFTY6yr0VG
	S2ZnQzozuAzg7tJL3gjXlFtzD09w3mNXWqEk/2AiKxvnFik5viC/WVowNtJ91+1mPIvp
	rPt7h0gaUxVhk4ihkRQhWOP7T/iuqtl5staF4=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
	:references;
	bh=AJQZzqFLlfuj708kX3oy8RQC53MDVoDX42PYSFxzklA=;
	b=LIMSW8XFCohrBtXNot6a5gIjBnOAZaYO2Mhh2Hrhq57S71xeTqmXRUfd+SjdTaPlza
	e51CQzZIZ3uGMbVLNL2W1laErRvAEw7DEPL0fkeyExu60JOLw0N7jNJo03b21J++3zGW
	FdUugqwzyVFUfN9Inpk05Krp9Zcoh0/SckbdbzOW4SUImiTQSI/P/nOmq7jlm7sBzJQF
	3vQUAE/QRdIQzn5YG8BscYdVOdyUtN76JSbgQb4/SSXv4QUY+vYq3O2r54pJjIlhGrXr
	FWjJHe15fLg+qgx3ZB+ysfllGwJSBvFOIlhbSav6v3HTXpnphi48Nf+tO9SeC6uJQH+c
	rpng==
X-Gm-Message-State: AA+aEWa4YQsJzPjlnZGetHcZyFXL0SDJDkUkJjiW7VrbpBVhtBH3LQ44
	MxfmfSADvoF6IbHUQ6i+GROrFP2bF24=
X-Google-Smtp-Source: AFSGD/UF7cpDuMA4fvGCn2w0/Txso0pD1PAHsP/hrG4glm8ENr8sSg/E3EHWPBAN6XpGfxTSEnbe0w==
X-Received: by 2002:aca:53cd:: with SMTP id
	h196mr11407859oib.355.1543869533899; 
	Mon, 03 Dec 2018 12:38:53 -0800 (PST)
Received: from cloudburst.twiddle.net (172.189-204-159.bestel.com.mx.
	[189.204.159.172]) by smtp.gmail.com with ESMTPSA id
	m133sm6330063oib.52.2018.12.03.12.38.52
	(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
	Mon, 03 Dec 2018 12:38:53 -0800 (PST)
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Date: Mon,  3 Dec 2018 14:38:36 -0600
Message-Id: <20181203203839.757-8-richard.henderson@linaro.org>
X-Mailer: git-send-email 2.17.2
In-Reply-To: <20181203203839.757-1-richard.henderson@linaro.org>
References: <20181203203839.757-1-richard.henderson@linaro.org>
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::233
Subject: [Qemu-devel] [PATCH v2 07/10] target/arm: Tidy scr_write
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Because EL3 has a fixed execution mode, we can properly decide
which of the bits are RES{0,1}.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/cpu.h    |  2 --
 target/arm/helper.c | 14 +++++++++-----
 2 files changed, 9 insertions(+), 7 deletions(-)

diff --git a/target/arm/cpu.h b/target/arm/cpu.h
index e871b946c8..a84101efa9 100644
--- a/target/arm/cpu.h
+++ b/target/arm/cpu.h
@@ -1312,8 +1312,6 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)
 #define SCR_FIEN              (1U << 21)
 #define SCR_ENSCXT            (1U << 25)
 #define SCR_ATA               (1U << 26)
-#define SCR_AARCH32_MASK      (0x3fff & ~(SCR_RW | SCR_ST))
-#define SCR_AARCH64_MASK      (0x3fff & ~SCR_NET)
 
 /* Return the current FPSCR value.  */
 uint32_t vfp_get_fpscr(CPUARMState *env);
diff --git a/target/arm/helper.c b/target/arm/helper.c
index b248dfcd39..faf7f922bf 100644
--- a/target/arm/helper.c
+++ b/target/arm/helper.c
@@ -1279,11 +1279,15 @@ static void vbar_write(CPUARMState *env, const ARMCPRegInfo *ri,
 
 static void scr_write(CPUARMState *env, const ARMCPRegInfo *ri, uint64_t value)
 {
-    /* We only mask off bits that are RES0 both for AArch64 and AArch32.
-     * For bits that vary between AArch32/64, code needs to check the
-     * current execution mode before directly using the feature bit.
-     */
-    uint32_t valid_mask = SCR_AARCH64_MASK | SCR_AARCH32_MASK;
+    /* Begin with base v8.0 state.  */
+    uint32_t valid_mask = 0x3fff;
+
+    if (arm_el_is_aa64(env, 3)) {
+        value |= SCR_FW | SCR_AW;   /* these two bits are RES1.  */
+        valid_mask &= ~SCR_NET;
+    } else {
+        valid_mask &= ~(SCR_RW | SCR_ST);
+    }
 
     if (!arm_feature(env, ARM_FEATURE_EL2)) {
         valid_mask &= ~SCR_HCE;
-- 
2.17.2


