{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 21:34:38 2013 " "Info: Processing started: Tue Jun 25 21:34:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fgt -c fgt " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fgt -c fgt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "fgt.bdf 1 1 " "Warning: Using design file fgt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fgt " "Info: Found entity 1: fgt" {  } { { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "fgt " "Info: Elaborating entity \"fgt\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "final.vhd 2 1 " "Warning: Using design file final.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-a " "Info: Found design unit 1: final-a" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 final " "Info: Found entity 1: final" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final final:inst13 " "Info: Elaborating entity \"final\" for hierarchy \"final:inst13\"" {  } { { "fgt.bdf" "inst13" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 88 1136 1264 280 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qn final.vhd(26) " "Warning (10492): VHDL Process Statement warning at final.vhd(26): signal \"qn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw final.vhd(40) " "Warning (10492): VHDL Process Statement warning at final.vhd(40): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw final.vhd(41) " "Warning (10492): VHDL Process Statement warning at final.vhd(41): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qn final.vhd(42) " "Warning (10492): VHDL Process Statement warning at final.vhd(42): signal \"qn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw final.vhd(60) " "Warning (10492): VHDL Process Statement warning at final.vhd(60): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qn final.vhd(61) " "Warning (10492): VHDL Process Statement warning at final.vhd(61): signal \"qn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cgin final.vhd(86) " "Warning (10492): VHDL Process Statement warning at final.vhd(86): signal \"cgin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prin final.vhd(87) " "Warning (10492): VHDL Process Statement warning at final.vhd(87): signal \"prin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pgre final.vhd(17) " "Warning (10631): VHDL Process Statement warning at final.vhd(17): inferring latch(es) for signal or variable \"pgre\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z final.vhd(17) " "Warning (10631): VHDL Process Statement warning at final.vhd(17): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op final.vhd(17) " "Warning (10631): VHDL Process Statement warning at final.vhd(17): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "finish final.vhd(7) " "Warning (10034): Output port \"finish\" at final.vhd(7) has no driver" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z final.vhd(17) " "Info (10041): Inferred latch for \"Z\" at final.vhd(17)" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Warning: Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Info: Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/altera/72sp2/quartus/clk_gen.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst11 " "Info: Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst11\"" {  } { { "fgt.bdf" "inst11" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { -72 536 656 56 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Warning: Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Info: Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst11\|div10_t:inst3 " "Info: Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst11\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/altera/72sp2/quartus/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "div10_t " "Warning: Processing legacy GDF or BDF entity \"div10_t\" with Max+Plus II bus and instance naming rules" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_MIXED_DESIGN_FILE_NAMING" "" "Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { } } }  } 0 0 "The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "pg_s.vhd 2 1 " "Warning: Using design file pg_s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pg_s-a " "Info: Found design unit 1: pg_s-a" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 pg_s " "Info: Found entity 1: pg_s" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg_s pg_s:inst1 " "Info: Elaborating entity \"pg_s\" for hierarchy \"pg_s:inst1\"" {  } { { "fgt.bdf" "inst1" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 88 736 848 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 pg_s.vhd(26) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(26): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G0 pg_s.vhd(27) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(27): signal \"G0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QN pg_s.vhd(36) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(36): signal \"QN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW pg_s.vhd(41) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(41): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QN pg_s.vhd(42) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(42): signal \"QN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW pg_s.vhd(60) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(60): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QN pg_s.vhd(61) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(61): signal \"QN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op pg_s.vhd(80) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(80): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R pg_s.vhd(22) " "Warning (10631): VHDL Process Statement warning at pg_s.vhd(22): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G pg_s.vhd(22) " "Warning (10631): VHDL Process Statement warning at pg_s.vhd(22): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op pg_s.vhd(22) " "Warning (10631): VHDL Process Statement warning at pg_s.vhd(22): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G pg_s.vhd(22) " "Info (10041): Inferred latch for \"G\" at pg_s.vhd(22)" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R pg_s.vhd(22) " "Info (10041): Inferred latch for \"R\" at pg_s.vhd(22)" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "shine.vhd 2 1 " "Warning: Using design file shine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shine-a " "Info: Found design unit 1: shine-a" {  } { { "shine.vhd" "" { Text "C:/altera/72sp2/quartus/shine.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 shine " "Info: Found entity 1: shine" {  } { { "shine.vhd" "" { Text "C:/altera/72sp2/quartus/shine.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "shine " "Warning (12300): Found the following files while searching for definition of entity \"shine\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "shine.bdf " "Warning: File: shine.bdf" {  } {  } 0 0 "File: %1!s!" 0 0 "" 0}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shine shine:inst " "Info: Elaborating entity \"shine\" for hierarchy \"shine:inst\"" {  } { { "fgt.bdf" "inst" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 320 328 424 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y shine.vhd(14) " "Warning (10631): VHDL Process Statement warning at shine.vhd(14): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "shine.vhd" "" { Text "C:/altera/72sp2/quartus/shine.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z shine.vhd(14) " "Warning (10631): VHDL Process Statement warning at shine.vhd(14): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "shine.vhd" "" { Text "C:/altera/72sp2/quartus/shine.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "final:inst13\|qn\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"final:inst13\|qn\[0\]~0\"" {  } { { "final.vhd" "qn\[0\]~0" { Text "C:/altera/72sp2/quartus/final.vhd" 23 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "pg_s:inst1\|QN\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"pg_s:inst1\|QN\[0\]~4\"" {  } { { "pg_s.vhd" "QN\[0\]~4" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 33 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "final:inst13\|lpm_counter:qn_rtl_0 " "Info: Elaborated megafunction instantiation \"final:inst13\|lpm_counter:qn_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libraries/megafunctions/alt_counter_f10ke.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file libraries/megafunctions/alt_counter_f10ke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_f10ke " "Info: Found entity 1: alt_counter_f10ke" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 268 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final:inst13\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter final:inst13\|lpm_counter:qn_rtl_0 " "Info: Elaborated megafunction instantiation \"final:inst13\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"final:inst13\|lpm_counter:qn_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final:inst13\|lpm_counter:qn_rtl_0 " "Info: Instantiated megafunction \"final:inst13\|lpm_counter:qn_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "pg_s:inst1\|lpm_counter:QN_rtl_1 " "Info: Elaborated megafunction instantiation \"pg_s:inst1\|lpm_counter:QN_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter pg_s:inst1\|lpm_counter:QN_rtl_1 " "Info: Elaborated megafunction instantiation \"pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"pg_s:inst1\|lpm_counter:QN_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pg_s:inst1\|lpm_counter:QN_rtl_1 " "Info: Instantiated megafunction \"pg_s:inst1\|lpm_counter:QN_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "div10_t:inst6\|5 clk_gen:inst9\|div10_t:inst\|5 " "Info: Duplicate register \"div10_t:inst6\|5\" merged to single register \"clk_gen:inst9\|div10_t:inst\|5\"" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 240 304 264 "5" "" } } } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "clk_gen:inst8\|div10_t:inst\|5 clk_gen:inst9\|div10_t:inst\|5 " "Info: Duplicate register \"clk_gen:inst8\|div10_t:inst\|5\" merged to single register \"clk_gen:inst9\|div10_t:inst\|5\"" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 240 304 264 "5" "" } } } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name VCC " "Warning (13410): Pin \"pin_name\" stuck at VCC" {  } { { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 320 824 1000 336 "pin_name" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 28 " "Info: 28 registers lost all their fanouts during netlist optimizations. The first 28 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst6\|2 " "Info: Register \"clk_gen:inst10\|div10_t:inst6\|2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst6\|5 " "Info: Register \"clk_gen:inst10\|div10_t:inst6\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst6\|3 " "Info: Register \"clk_gen:inst10\|div10_t:inst6\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst6\|1 " "Info: Register \"clk_gen:inst10\|div10_t:inst6\|1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst5\|2 " "Info: Register \"clk_gen:inst10\|div10_t:inst5\|2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst5\|5 " "Info: Register \"clk_gen:inst10\|div10_t:inst5\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst5\|3 " "Info: Register \"clk_gen:inst10\|div10_t:inst5\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst5\|1 " "Info: Register \"clk_gen:inst10\|div10_t:inst5\|1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst4\|2 " "Info: Register \"clk_gen:inst10\|div10_t:inst4\|2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst4\|5 " "Info: Register \"clk_gen:inst10\|div10_t:inst4\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst4\|3 " "Info: Register \"clk_gen:inst10\|div10_t:inst4\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst4\|1 " "Info: Register \"clk_gen:inst10\|div10_t:inst4\|1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst3\|2 " "Info: Register \"clk_gen:inst10\|div10_t:inst3\|2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst3\|5 " "Info: Register \"clk_gen:inst10\|div10_t:inst3\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst3\|3 " "Info: Register \"clk_gen:inst10\|div10_t:inst3\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst3\|1 " "Info: Register \"clk_gen:inst10\|div10_t:inst3\|1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst2\|2 " "Info: Register \"clk_gen:inst10\|div10_t:inst2\|2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst2\|5 " "Info: Register \"clk_gen:inst10\|div10_t:inst2\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst2\|3 " "Info: Register \"clk_gen:inst10\|div10_t:inst2\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst2\|1 " "Info: Register \"clk_gen:inst10\|div10_t:inst2\|1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst1\|2 " "Info: Register \"clk_gen:inst10\|div10_t:inst1\|2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst1\|5 " "Info: Register \"clk_gen:inst10\|div10_t:inst1\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst1\|3 " "Info: Register \"clk_gen:inst10\|div10_t:inst1\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst1\|1 " "Info: Register \"clk_gen:inst10\|div10_t:inst1\|1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst\|2 " "Info: Register \"clk_gen:inst10\|div10_t:inst\|2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst\|5 " "Info: Register \"clk_gen:inst10\|div10_t:inst\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst\|3 " "Info: Register \"clk_gen:inst10\|div10_t:inst\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clk_gen:inst10\|div10_t:inst\|1 " "Info: Register \"clk_gen:inst10\|div10_t:inst\|1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Info: Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Info: Implemented 143 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 21:34:40 2013 " "Info: Processing ended: Tue Jun 25 21:34:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 21:34:41 2013 " "Info: Processing started: Tue Jun 25 21:34:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fgt -c fgt " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fgt -c fgt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "fgt EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"fgt\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "2 " "Info: Inserted 2 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Jun 25 2013 21:34:42 " "Info: Started fitting attempt 1 on Tue Jun 25 2013 at 21:34:42" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Allocated 155 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 21:34:43 2013 " "Info: Processing ended: Tue Jun 25 21:34:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 21:34:44 2013 " "Info: Processing started: Tue Jun 25 21:34:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fgt -c fgt " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fgt -c fgt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Allocated 129 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 21:34:45 2013 " "Info: Processing ended: Tue Jun 25 21:34:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 21:34:45 2013 " "Info: Processing started: Tue Jun 25 21:34:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fgt -c fgt " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fgt -c fgt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst13\|Z " "Warning: Node \"final:inst13\|Z\" is a latch" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 80 104 272 96 "clk" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "P " "Info: Assuming node \"P\" is an undefined clock" {  } { { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 160 568 584 328 "P" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "P" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "25 " "Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst8\|div10_t:inst\|2 " "Info: Detected ripple clock \"clk_gen:inst8\|div10_t:inst\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst8\|div10_t:inst\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div10_t:inst6\|2 " "Info: Detected ripple clock \"div10_t:inst6\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10_t:inst6\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst8\|div10_t:inst1\|2 " "Info: Detected ripple clock \"clk_gen:inst8\|div10_t:inst1\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst8\|div10_t:inst1\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst11\|div10_t:inst\|2 " "Info: Detected ripple clock \"clk_gen:inst11\|div10_t:inst\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst11\|div10_t:inst\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst8\|div10_t:inst2\|2 " "Info: Detected ripple clock \"clk_gen:inst8\|div10_t:inst2\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst8\|div10_t:inst2\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst9\|div10_t:inst\|2 " "Info: Detected ripple clock \"clk_gen:inst9\|div10_t:inst\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst9\|div10_t:inst\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst11\|div10_t:inst1\|2 " "Info: Detected ripple clock \"clk_gen:inst11\|div10_t:inst1\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst11\|div10_t:inst1\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst8\|div10_t:inst3\|2 " "Info: Detected ripple clock \"clk_gen:inst8\|div10_t:inst3\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst8\|div10_t:inst3\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst9\|div10_t:inst1\|2 " "Info: Detected ripple clock \"clk_gen:inst9\|div10_t:inst1\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst9\|div10_t:inst1\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst11\|div10_t:inst2\|2 " "Info: Detected ripple clock \"clk_gen:inst11\|div10_t:inst2\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst11\|div10_t:inst2\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst8\|div10_t:inst4\|2 " "Info: Detected ripple clock \"clk_gen:inst8\|div10_t:inst4\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst8\|div10_t:inst4\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst9\|div10_t:inst2\|2 " "Info: Detected ripple clock \"clk_gen:inst9\|div10_t:inst2\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst9\|div10_t:inst2\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst11\|div10_t:inst3\|2 " "Info: Detected ripple clock \"clk_gen:inst11\|div10_t:inst3\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst11\|div10_t:inst3\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst8\|div10_t:inst5\|2 " "Info: Detected ripple clock \"clk_gen:inst8\|div10_t:inst5\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst8\|div10_t:inst5\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst9\|div10_t:inst3\|2 " "Info: Detected ripple clock \"clk_gen:inst9\|div10_t:inst3\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst9\|div10_t:inst3\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[1\] " "Info: Detected ripple clock \"pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[2\] " "Info: Detected ripple clock \"pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst8\|div10_t:inst6\|2 " "Info: Detected ripple clock \"clk_gen:inst8\|div10_t:inst6\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst8\|div10_t:inst6\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\] " "Info: Detected ripple clock \"pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "inst2 " "Info: Detected gated clock \"inst2\" as buffer" {  } { { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 32 720 784 80 "inst2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] " "Info: Detected ripple clock \"pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pg_s:inst1\|Equal0~23 " "Info: Detected gated clock \"pg_s:inst1\|Equal0~23\" as buffer" {  } { { "c:/altera/72sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pg_s:inst1\|Equal0~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst11\|div10_t:inst4\|2 " "Info: Detected ripple clock \"clk_gen:inst11\|div10_t:inst4\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst11\|div10_t:inst4\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pg_s:inst1\|N~9 " "Info: Detected gated clock \"pg_s:inst1\|N~9\" as buffer" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 8 -1 0 } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pg_s:inst1\|N~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst11\|div10_t:inst5\|2 " "Info: Detected ripple clock \"clk_gen:inst11\|div10_t:inst5\|2\" as buffer" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } } { "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst11\|div10_t:inst5\|2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_gen:inst11\|div10_t:inst2\|2 register clk_gen:inst11\|div10_t:inst2\|3 104.17 MHz 9.6 ns Internal " "Info: Clock \"clk\" has Internal fmax of 104.17 MHz between source register \"clk_gen:inst11\|div10_t:inst2\|2\" and destination register \"clk_gen:inst11\|div10_t:inst2\|3\" (period= 9.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.200 ns + Longest register register " "Info: + Longest register to register delay is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_gen:inst11\|div10_t:inst2\|2 1 REG LC3_F19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_F19; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst2\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_gen:inst11|div10_t:inst2|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(2.200 ns) 4.000 ns clk_gen:inst11\|div10_t:inst2\|6~8 2 COMB LC3_F22 1 " "Info: 2: + IC(1.800 ns) + CELL(2.200 ns) = 4.000 ns; Loc. = LC3_F22; Fanout = 1; COMB Node = 'clk_gen:inst11\|div10_t:inst2\|6~8'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { clk_gen:inst11|div10_t:inst2|2 clk_gen:inst11|div10_t:inst2|6~8 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 136 336 376 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 6.200 ns clk_gen:inst11\|div10_t:inst2\|3 3 REG LC1_F22 3 " "Info: 3: + IC(0.200 ns) + CELL(2.000 ns) = 6.200 ns; Loc. = LC1_F22; Fanout = 3; REG Node = 'clk_gen:inst11\|div10_t:inst2\|3'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk_gen:inst11|div10_t:inst2|6~8 clk_gen:inst11|div10_t:inst2|3 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 384 448 264 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 67.74 % ) " "Info: Total cell delay = 4.200 ns ( 67.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 32.26 % ) " "Info: Total interconnect delay = 2.000 ns ( 32.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk_gen:inst11|div10_t:inst2|2 clk_gen:inst11|div10_t:inst2|6~8 clk_gen:inst11|div10_t:inst2|3 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk_gen:inst11|div10_t:inst2|2 {} clk_gen:inst11|div10_t:inst2|6~8 {} clk_gen:inst11|div10_t:inst2|3 {} } { 0.000ns 1.800ns 0.200ns } { 0.000ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.300 ns - Smallest " "Info: - Smallest clock skew is -1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 10 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 80 104 272 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns div10_t:inst6\|2 2 REG LC1_E19 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E19; Fanout = 6; REG Node = 'div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.700 ns) 6.900 ns clk_gen:inst11\|div10_t:inst\|2 3 REG LC1_E27 6 " "Info: 3: + IC(1.900 ns) + CELL(0.700 ns) = 6.900 ns; Loc. = LC1_E27; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.700 ns) 10.700 ns clk_gen:inst11\|div10_t:inst1\|2 4 REG LC2_F22 6 " "Info: 4: + IC(3.100 ns) + CELL(0.700 ns) = 10.700 ns; Loc. = LC2_F22; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst1\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 10.900 ns clk_gen:inst11\|div10_t:inst2\|3 5 REG LC1_F22 3 " "Info: 5: + IC(0.200 ns) + CELL(0.000 ns) = 10.900 ns; Loc. = LC1_F22; Fanout = 3; REG Node = 'clk_gen:inst11\|div10_t:inst2\|3'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|3 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 384 448 264 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 32.11 % ) " "Info: Total cell delay = 3.500 ns ( 32.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 67.89 % ) " "Info: Total interconnect delay = 7.400 ns ( 67.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { clk div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|3 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst11|div10_t:inst|2 {} clk_gen:inst11|div10_t:inst1|2 {} clk_gen:inst11|div10_t:inst2|3 {} } { 0.000ns 0.000ns 2.200ns 1.900ns 3.100ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.200 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 10 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 80 104 272 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns div10_t:inst6\|2 2 REG LC1_E19 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E19; Fanout = 6; REG Node = 'div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.700 ns) 6.900 ns clk_gen:inst11\|div10_t:inst\|2 3 REG LC1_E27 6 " "Info: 3: + IC(1.900 ns) + CELL(0.700 ns) = 6.900 ns; Loc. = LC1_E27; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.700 ns) 10.700 ns clk_gen:inst11\|div10_t:inst1\|2 4 REG LC2_F22 6 " "Info: 4: + IC(3.100 ns) + CELL(0.700 ns) = 10.700 ns; Loc. = LC2_F22; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst1\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.000 ns) 12.200 ns clk_gen:inst11\|div10_t:inst2\|2 5 REG LC3_F19 6 " "Info: 5: + IC(1.500 ns) + CELL(0.000 ns) = 12.200 ns; Loc. = LC3_F19; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst2\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 28.69 % ) " "Info: Total cell delay = 3.500 ns ( 28.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 71.31 % ) " "Info: Total interconnect delay = 8.700 ns ( 71.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clk div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|2 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst11|div10_t:inst|2 {} clk_gen:inst11|div10_t:inst1|2 {} clk_gen:inst11|div10_t:inst2|2 {} } { 0.000ns 0.000ns 2.200ns 1.900ns 3.100ns 1.500ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { clk div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|3 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst11|div10_t:inst|2 {} clk_gen:inst11|div10_t:inst1|2 {} clk_gen:inst11|div10_t:inst2|3 {} } { 0.000ns 0.000ns 2.200ns 1.900ns 3.100ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clk div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|2 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst11|div10_t:inst|2 {} clk_gen:inst11|div10_t:inst1|2 {} clk_gen:inst11|div10_t:inst2|2 {} } { 0.000ns 0.000ns 2.200ns 1.900ns 3.100ns 1.500ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 384 448 264 "3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { clk_gen:inst11|div10_t:inst2|2 clk_gen:inst11|div10_t:inst2|6~8 clk_gen:inst11|div10_t:inst2|3 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { clk_gen:inst11|div10_t:inst2|2 {} clk_gen:inst11|div10_t:inst2|6~8 {} clk_gen:inst11|div10_t:inst2|3 {} } { 0.000ns 1.800ns 0.200ns } { 0.000ns 2.200ns 2.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { clk div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|3 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst11|div10_t:inst|2 {} clk_gen:inst11|div10_t:inst1|2 {} clk_gen:inst11|div10_t:inst2|3 {} } { 0.000ns 0.000ns 2.200ns 1.900ns 3.100ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { clk div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|2 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst11|div10_t:inst|2 {} clk_gen:inst11|div10_t:inst1|2 {} clk_gen:inst11|div10_t:inst2|2 {} } { 0.000ns 0.000ns 2.200ns 1.900ns 3.100ns 1.500ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "P register register pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\] 125.0 MHz Internal " "Info: Clock \"P\" Internal fmax is restricted to 125.0 MHz between source register \"pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]\" and destination register \"pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.900 ns + Longest register register " "Info: + Longest register to register delay is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] 1 REG LC4_E26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_E26; Fanout = 4; REG Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC4_E26 1 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = LC4_E26; Fanout = 1; COMB Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.400 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC5_E26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.400 ns) = 1.400 ns; Loc. = LC5_E26; Fanout = 2; COMB Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.800 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC6_E26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.400 ns) = 1.800 ns; Loc. = LC6_E26; Fanout = 1; COMB Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 2.900 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\] 5 REG LC7_E26 2 " "Info: 5: + IC(0.000 ns) + CELL(1.100 ns) = 2.900 ns; Loc. = LC7_E26; Fanout = 2; REG Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 100.00 % ) " "Info: Total cell delay = 2.900 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.000ns 0.400ns 0.400ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P destination 11.700 ns + Shortest register " "Info: + Shortest clock path from clock \"P\" to destination register is 11.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns P 1 CLK PIN_47 15 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; CLK Node = 'P'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 160 568 584 328 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.200 ns) 11.500 ns inst2 2 COMB LC3_E26 3 " "Info: 2: + IC(3.400 ns) + CELL(2.200 ns) = 11.500 ns; Loc. = LC3_E26; Fanout = 3; COMB Node = 'inst2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { P inst2 } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 32 720 784 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 11.700 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\] 3 REG LC7_E26 2 " "Info: 3: + IC(0.200 ns) + CELL(0.000 ns) = 11.700 ns; Loc. = LC7_E26; Fanout = 2; REG Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 69.23 % ) " "Info: Total cell delay = 8.100 ns ( 69.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 30.77 % ) " "Info: Total interconnect delay = 3.600 ns ( 30.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { P inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { P {} P~out {} inst2 {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 3.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P source 11.700 ns - Longest register " "Info: - Longest clock path from clock \"P\" to source register is 11.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns P 1 CLK PIN_47 15 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; CLK Node = 'P'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 160 568 584 328 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.200 ns) 11.500 ns inst2 2 COMB LC3_E26 3 " "Info: 2: + IC(3.400 ns) + CELL(2.200 ns) = 11.500 ns; Loc. = LC3_E26; Fanout = 3; COMB Node = 'inst2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { P inst2 } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 32 720 784 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 11.700 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] 3 REG LC4_E26 4 " "Info: 3: + IC(0.200 ns) + CELL(0.000 ns) = 11.700 ns; Loc. = LC4_E26; Fanout = 4; REG Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 69.23 % ) " "Info: Total cell delay = 8.100 ns ( 69.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 30.77 % ) " "Info: Total interconnect delay = 3.600 ns ( 30.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { P inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { P {} P~out {} inst2 {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 3.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { P inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { P {} P~out {} inst2 {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 3.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { P inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { P {} P~out {} inst2 {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 3.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.000ns 0.400ns 0.400ns 1.100ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { P inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { P {} P~out {} inst2 {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] {} } { 0.000ns 0.000ns 3.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { P inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { P {} P~out {} inst2 {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 3.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[3] {} } {  } {  } "" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] P P 1.000 ns register " "Info: tsu for register \"pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]\" (data pin = \"P\", clock pin = \"P\") is 1.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns + Longest pin register " "Info: + Longest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns P 1 CLK PIN_47 15 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; CLK Node = 'P'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 160 568 584 328 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.000 ns) 11.300 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC4_E26 4 " "Info: 2: + IC(3.400 ns) + CELL(2.000 ns) = 11.300 ns; Loc. = LC4_E26; Fanout = 4; REG Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { P pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 69.91 % ) " "Info: Total cell delay = 7.900 ns ( 69.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 30.09 % ) " "Info: Total interconnect delay = 3.400 ns ( 30.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { P pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { P {} P~out {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 3.400ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "P destination 11.700 ns - Shortest register " "Info: - Shortest clock path from clock \"P\" to destination register is 11.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns P 1 CLK PIN_47 15 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; CLK Node = 'P'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 160 568 584 328 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.200 ns) 11.500 ns inst2 2 COMB LC3_E26 3 " "Info: 2: + IC(3.400 ns) + CELL(2.200 ns) = 11.500 ns; Loc. = LC3_E26; Fanout = 3; COMB Node = 'inst2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { P inst2 } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 32 720 784 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 11.700 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] 3 REG LC4_E26 4 " "Info: 3: + IC(0.200 ns) + CELL(0.000 ns) = 11.700 ns; Loc. = LC4_E26; Fanout = 4; REG Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 69.23 % ) " "Info: Total cell delay = 8.100 ns ( 69.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 30.77 % ) " "Info: Total interconnect delay = 3.600 ns ( 30.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { P inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { P {} P~out {} inst2 {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 3.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { P pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { P {} P~out {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 3.400ns } { 0.000ns 5.900ns 2.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.700 ns" { P inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "11.700 ns" { P {} P~out {} inst2 {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 3.400ns 0.200ns } { 0.000ns 5.900ns 2.200ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk g9 final:inst13\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\] 48.600 ns register " "Info: tco from clock \"clk\" to destination pin \"g9\" through register \"final:inst13\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\]\" is 48.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 24.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 24.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 10 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 80 104 272 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns div10_t:inst6\|2 2 REG LC1_E19 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E19; Fanout = 6; REG Node = 'div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.700 ns) 6.900 ns clk_gen:inst11\|div10_t:inst\|2 3 REG LC1_E27 6 " "Info: 3: + IC(1.900 ns) + CELL(0.700 ns) = 6.900 ns; Loc. = LC1_E27; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.700 ns) 10.700 ns clk_gen:inst11\|div10_t:inst1\|2 4 REG LC2_F22 6 " "Info: 4: + IC(3.100 ns) + CELL(0.700 ns) = 10.700 ns; Loc. = LC2_F22; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst1\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.700 ns) 12.900 ns clk_gen:inst11\|div10_t:inst2\|2 5 REG LC3_F19 6 " "Info: 5: + IC(1.500 ns) + CELL(0.700 ns) = 12.900 ns; Loc. = LC3_F19; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst2\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.700 ns) 13.800 ns clk_gen:inst11\|div10_t:inst3\|2 6 REG LC1_F19 6 " "Info: 6: + IC(0.200 ns) + CELL(0.700 ns) = 13.800 ns; Loc. = LC1_F19; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst3\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk_gen:inst11|div10_t:inst2|2 clk_gen:inst11|div10_t:inst3|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 16.100 ns clk_gen:inst11\|div10_t:inst4\|2 7 REG LC3_F20 6 " "Info: 7: + IC(1.600 ns) + CELL(0.700 ns) = 16.100 ns; Loc. = LC3_F20; Fanout = 6; REG Node = 'clk_gen:inst11\|div10_t:inst4\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk_gen:inst11|div10_t:inst3|2 clk_gen:inst11|div10_t:inst4|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.700 ns) 20.400 ns clk_gen:inst11\|div10_t:inst5\|2 8 REG LC6_B24 7 " "Info: 8: + IC(3.600 ns) + CELL(0.700 ns) = 20.400 ns; Loc. = LC6_B24; Fanout = 7; REG Node = 'clk_gen:inst11\|div10_t:inst5\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { clk_gen:inst11|div10_t:inst4|2 clk_gen:inst11|div10_t:inst5|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 24.500 ns final:inst13\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\] 9 REG LC6_E14 12 " "Info: 9: + IC(4.100 ns) + CELL(0.000 ns) = 24.500 ns; Loc. = LC6_E14; Fanout = 12; REG Node = 'final:inst13\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_gen:inst11|div10_t:inst5|2 final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 25.71 % ) " "Info: Total cell delay = 6.300 ns ( 25.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.200 ns ( 74.29 % ) " "Info: Total interconnect delay = 18.200 ns ( 74.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.500 ns" { clk div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|2 clk_gen:inst11|div10_t:inst3|2 clk_gen:inst11|div10_t:inst4|2 clk_gen:inst11|div10_t:inst5|2 final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "24.500 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst11|div10_t:inst|2 {} clk_gen:inst11|div10_t:inst1|2 {} clk_gen:inst11|div10_t:inst2|2 {} clk_gen:inst11|div10_t:inst3|2 {} clk_gen:inst11|div10_t:inst4|2 {} clk_gen:inst11|div10_t:inst5|2 {} final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] {} } { 0.000ns 0.000ns 2.200ns 1.900ns 3.100ns 1.500ns 0.200ns 1.600ns 3.600ns 4.100ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.400 ns + Longest register pin " "Info: + Longest register to pin delay is 23.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final:inst13\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\] 1 REG LC6_E14 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_E14; Fanout = 12; REG Node = 'final:inst13\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.200 ns) 4.200 ns final:inst13\|op~75 2 COMB LC2_E1 2 " "Info: 2: + IC(2.000 ns) + CELL(2.200 ns) = 4.200 ns; Loc. = LC2_E1; Fanout = 2; COMB Node = 'final:inst13\|op~75'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] final:inst13|op~75 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.200 ns) 9.700 ns final:inst13\|cr~39 3 COMB LC6_E34 2 " "Info: 3: + IC(3.300 ns) + CELL(2.200 ns) = 9.700 ns; Loc. = LC6_E34; Fanout = 2; COMB Node = 'final:inst13\|cr~39'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { final:inst13|op~75 final:inst13|cr~39 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.200 ns) 15.500 ns final:inst13\|pg~37 4 COMB LC3_B24 1 " "Info: 4: + IC(3.600 ns) + CELL(2.200 ns) = 15.500 ns; Loc. = LC3_B24; Fanout = 1; COMB Node = 'final:inst13\|pg~37'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { final:inst13|cr~39 final:inst13|pg~37 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(6.300 ns) 23.400 ns g9 5 PIN PIN_9 0 " "Info: 5: + IC(1.600 ns) + CELL(6.300 ns) = 23.400 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'g9'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { final:inst13|pg~37 g9 } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 144 1264 1440 160 "g9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.900 ns ( 55.13 % ) " "Info: Total cell delay = 12.900 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.500 ns ( 44.87 % ) " "Info: Total interconnect delay = 10.500 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] final:inst13|op~75 final:inst13|cr~39 final:inst13|pg~37 g9 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] {} final:inst13|op~75 {} final:inst13|cr~39 {} final:inst13|pg~37 {} g9 {} } { 0.000ns 2.000ns 3.300ns 3.600ns 1.600ns } { 0.000ns 2.200ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.500 ns" { clk div10_t:inst6|2 clk_gen:inst11|div10_t:inst|2 clk_gen:inst11|div10_t:inst1|2 clk_gen:inst11|div10_t:inst2|2 clk_gen:inst11|div10_t:inst3|2 clk_gen:inst11|div10_t:inst4|2 clk_gen:inst11|div10_t:inst5|2 final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "24.500 ns" { clk {} clk~out {} div10_t:inst6|2 {} clk_gen:inst11|div10_t:inst|2 {} clk_gen:inst11|div10_t:inst1|2 {} clk_gen:inst11|div10_t:inst2|2 {} clk_gen:inst11|div10_t:inst3|2 {} clk_gen:inst11|div10_t:inst4|2 {} clk_gen:inst11|div10_t:inst5|2 {} final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] {} } { 0.000ns 0.000ns 2.200ns 1.900ns 3.100ns 1.500ns 0.200ns 1.600ns 3.600ns 4.100ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] final:inst13|op~75 final:inst13|cr~39 final:inst13|pg~37 g9 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { final:inst13|lpm_counter:qn_rtl_0|alt_counter_f10ke:wysi_counter|q[2] {} final:inst13|op~75 {} final:inst13|cr~39 {} final:inst13|pg~37 {} g9 {} } { 0.000ns 2.000ns 3.300ns 3.600ns 1.600ns } { 0.000ns 2.200ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "P g9 29.800 ns Longest " "Info: Longest tpd from source pin \"P\" to destination pin \"g9\" is 29.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns P 1 CLK PIN_47 15 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; CLK Node = 'P'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 160 568 584 328 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.200 ns) 11.500 ns pg_s:inst1\|N~9 2 COMB LC1_E26 12 " "Info: 2: + IC(3.400 ns) + CELL(2.200 ns) = 11.500 ns; Loc. = LC1_E26; Fanout = 12; COMB Node = 'pg_s:inst1\|N~9'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { P pg_s:inst1|N~9 } "NODE_NAME" } } { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 16.100 ns final:inst13\|cr~39 3 COMB LC6_E34 2 " "Info: 3: + IC(2.300 ns) + CELL(2.300 ns) = 16.100 ns; Loc. = LC6_E34; Fanout = 2; COMB Node = 'final:inst13\|cr~39'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { pg_s:inst1|N~9 final:inst13|cr~39 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.200 ns) 21.900 ns final:inst13\|pg~37 4 COMB LC3_B24 1 " "Info: 4: + IC(3.600 ns) + CELL(2.200 ns) = 21.900 ns; Loc. = LC3_B24; Fanout = 1; COMB Node = 'final:inst13\|pg~37'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { final:inst13|cr~39 final:inst13|pg~37 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(6.300 ns) 29.800 ns g9 5 PIN PIN_9 0 " "Info: 5: + IC(1.600 ns) + CELL(6.300 ns) = 29.800 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'g9'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { final:inst13|pg~37 g9 } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 144 1264 1440 160 "g9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.900 ns ( 63.42 % ) " "Info: Total cell delay = 18.900 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.900 ns ( 36.58 % ) " "Info: Total interconnect delay = 10.900 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.800 ns" { P pg_s:inst1|N~9 final:inst13|cr~39 final:inst13|pg~37 g9 } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "29.800 ns" { P {} P~out {} pg_s:inst1|N~9 {} final:inst13|cr~39 {} final:inst13|pg~37 {} g9 {} } { 0.000ns 0.000ns 3.400ns 2.300ns 3.600ns 1.600ns } { 0.000ns 5.900ns 2.200ns 2.300ns 2.200ns 6.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] P clk 14.400 ns register " "Info: th for register \"pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]\" (data pin = \"P\", clock pin = \"clk\") is 14.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 23.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 23.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 10 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 80 104 272 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns clk_gen:inst8\|div10_t:inst\|2 2 REG LC2_E23 6 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC2_E23; Fanout = 6; REG Node = 'clk_gen:inst8\|div10_t:inst\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk_gen:inst8|div10_t:inst|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 6.600 ns clk_gen:inst8\|div10_t:inst1\|2 3 REG LC1_E20 6 " "Info: 3: + IC(1.600 ns) + CELL(0.700 ns) = 6.600 ns; Loc. = LC1_E20; Fanout = 6; REG Node = 'clk_gen:inst8\|div10_t:inst1\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk_gen:inst8|div10_t:inst|2 clk_gen:inst8|div10_t:inst1|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.700 ns) 8.900 ns clk_gen:inst8\|div10_t:inst2\|2 4 REG LC1_E21 6 " "Info: 4: + IC(1.600 ns) + CELL(0.700 ns) = 8.900 ns; Loc. = LC1_E21; Fanout = 6; REG Node = 'clk_gen:inst8\|div10_t:inst2\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk_gen:inst8|div10_t:inst1|2 clk_gen:inst8|div10_t:inst2|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.700 ns) 11.600 ns clk_gen:inst8\|div10_t:inst3\|2 5 REG LC8_E33 6 " "Info: 5: + IC(2.000 ns) + CELL(0.700 ns) = 11.600 ns; Loc. = LC8_E33; Fanout = 6; REG Node = 'clk_gen:inst8\|div10_t:inst3\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { clk_gen:inst8|div10_t:inst2|2 clk_gen:inst8|div10_t:inst3|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.700 ns) 14.200 ns clk_gen:inst8\|div10_t:inst4\|2 6 REG LC1_E22 6 " "Info: 6: + IC(1.900 ns) + CELL(0.700 ns) = 14.200 ns; Loc. = LC1_E22; Fanout = 6; REG Node = 'clk_gen:inst8\|div10_t:inst4\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk_gen:inst8|div10_t:inst3|2 clk_gen:inst8|div10_t:inst4|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.700 ns) 16.800 ns clk_gen:inst8\|div10_t:inst5\|2 7 REG LC2_E31 6 " "Info: 7: + IC(1.900 ns) + CELL(0.700 ns) = 16.800 ns; Loc. = LC2_E31; Fanout = 6; REG Node = 'clk_gen:inst8\|div10_t:inst5\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk_gen:inst8|div10_t:inst4|2 clk_gen:inst8|div10_t:inst5|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.700 ns) 19.200 ns clk_gen:inst8\|div10_t:inst6\|2 8 REG LC1_E36 3 " "Info: 8: + IC(1.700 ns) + CELL(0.700 ns) = 19.200 ns; Loc. = LC1_E36; Fanout = 3; REG Node = 'clk_gen:inst8\|div10_t:inst6\|2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_gen:inst8|div10_t:inst5|2 clk_gen:inst8|div10_t:inst6|2 } "NODE_NAME" } } { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 680 744 264 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 23.300 ns inst2 9 COMB LC3_E26 3 " "Info: 9: + IC(1.900 ns) + CELL(2.200 ns) = 23.300 ns; Loc. = LC3_E26; Fanout = 3; COMB Node = 'inst2'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_gen:inst8|div10_t:inst6|2 inst2 } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 32 720 784 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 23.500 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] 10 REG LC4_E26 4 " "Info: 10: + IC(0.200 ns) + CELL(0.000 ns) = 23.500 ns; Loc. = LC4_E26; Fanout = 4; REG Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 36.17 % ) " "Info: Total cell delay = 8.500 ns ( 36.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.000 ns ( 63.83 % ) " "Info: Total interconnect delay = 15.000 ns ( 63.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.500 ns" { clk clk_gen:inst8|div10_t:inst|2 clk_gen:inst8|div10_t:inst1|2 clk_gen:inst8|div10_t:inst2|2 clk_gen:inst8|div10_t:inst3|2 clk_gen:inst8|div10_t:inst4|2 clk_gen:inst8|div10_t:inst5|2 clk_gen:inst8|div10_t:inst6|2 inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "23.500 ns" { clk {} clk~out {} clk_gen:inst8|div10_t:inst|2 {} clk_gen:inst8|div10_t:inst1|2 {} clk_gen:inst8|div10_t:inst2|2 {} clk_gen:inst8|div10_t:inst3|2 {} clk_gen:inst8|div10_t:inst4|2 {} clk_gen:inst8|div10_t:inst5|2 {} clk_gen:inst8|div10_t:inst6|2 {} inst2 {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 1.600ns 2.000ns 1.900ns 1.900ns 1.700ns 1.900ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns P 1 CLK PIN_47 15 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; CLK Node = 'P'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 160 568 584 328 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(1.500 ns) 10.800 ns pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC4_E26 4 " "Info: 2: + IC(3.400 ns) + CELL(1.500 ns) = 10.800 ns; Loc. = LC4_E26; Fanout = 4; REG Node = 'pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { P pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 68.52 % ) " "Info: Total cell delay = 7.400 ns ( 68.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 31.48 % ) " "Info: Total interconnect delay = 3.400 ns ( 31.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { P pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { P {} P~out {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 3.400ns } { 0.000ns 5.900ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.500 ns" { clk clk_gen:inst8|div10_t:inst|2 clk_gen:inst8|div10_t:inst1|2 clk_gen:inst8|div10_t:inst2|2 clk_gen:inst8|div10_t:inst3|2 clk_gen:inst8|div10_t:inst4|2 clk_gen:inst8|div10_t:inst5|2 clk_gen:inst8|div10_t:inst6|2 inst2 pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "23.500 ns" { clk {} clk~out {} clk_gen:inst8|div10_t:inst|2 {} clk_gen:inst8|div10_t:inst1|2 {} clk_gen:inst8|div10_t:inst2|2 {} clk_gen:inst8|div10_t:inst3|2 {} clk_gen:inst8|div10_t:inst4|2 {} clk_gen:inst8|div10_t:inst5|2 {} clk_gen:inst8|div10_t:inst6|2 {} inst2 {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.200ns 1.600ns 1.600ns 2.000ns 1.900ns 1.900ns 1.700ns 1.900ns 0.200ns } { 0.000ns 1.400ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 0.700ns 2.200ns 0.000ns } "" } } { "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { P pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { P {} P~out {} pg_s:inst1|lpm_counter:QN_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 3.400ns } { 0.000ns 5.900ns 1.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 21:34:46 2013 " "Info: Processing ended: Tue Jun 25 21:34:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Info: Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
