# Programmable Matched Filter
Programmable Matched Filter implementation on Verilog RTL. Configurable parameters include order, phase, duration and type of signal. Signal generation was done on MATLAB and simulation was completed via ModelSim and Quartus Prime was used for RTL Design.
