Command: vcs -V -lca -kdb -sverilog -full64 -debug_access+all -l logs/compile.log.1102_00:26:20 \
-timescale=1ns/1ps +incdir+../../RTL/TOP/ -y /tool/Program/synopsys/syn_vS-2021.06-SP5-2/dw/sim_ver \
+delay_mode_zero +libext+.v+ +define+FUNCTIONAL+ -f ./script/run_TOP.f
/tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -fPIC -O -I/tool/Program/synopsys/vcs_vR-2020.12-SP1/include \
-Mxllcflags= -Mxcflags= -pipe -fPIC -I/tool/Program/synopsys/vcs_vR-2020.12-SP1/include \
-Mldflags= -rdynamic  -Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" /tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/lib/libvirsim.so \
/tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/lib/liberrorinf.so /tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/lib/libsnpsmalloc.so \
/tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/lib/libvfs.so " -Mexternalobj= \
-Msaverestoreobj=/tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/lib/vcs_save_restore_new.o \
-Mcrt0= -Mcrtn="" -Mcsrc="" -Msyslibs=/tool/Program/synopsys/verdi_vR-2020.12-SP1/share/PLI/VCS/LINUX64/pli.a \
-ldl  -l logs/compile.log.1102_00:26:20 -V -lca -kdb -Xufe=2steps -full64 -debug_access+all \
+vpi +vcsd1 +itf+/tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/lib/vcsdp_lite.tab \
-timescale=1ns/1ps +delay_mode_zero +libext+.v+ +define+FUNCTIONAL+ -picarchive -P \
/tool/Program/synopsys/verdi_vR-2020.12-SP1/share/PLI/VCS/LINUX64/verdi.tab -fsdb \
-sverilog -gen_obj +incdir+../../RTL/TOP/ -y /tool/Program/synopsys/syn_vS-2021.06-SP5-2/dw/sim_ver \
-f ./script/run_TOP.f  
                         Chronologic VCS (TM)
       Version R-2020.12-SP1_Full64 -- Sat Nov  2 00:26:20 2024

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes


################# <-file/-f contents> ########################
-f ./script/run_TOP.f
        ../../RTL/TOP/RNN.sv
        ../../RTL/TOP/NEURON.sv
        ../../RTL/TOP/RECBUF.sv
        ../../tb/tb_TOP.sv

################# <-file/-f ends> ########################

Parsing design file '../../RTL/TOP/RNN.sv'
Parsing design file '../../RTL/TOP/NEURON.sv'
Parsing design file '../../RTL/TOP/RECBUF.sv'
Parsing design file '../../tb/tb_TOP.sv'
Top Level Modules:
       tb_TOP
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

3 modules and 0 UDP read.
recompiling module NEURON
recompiling module RECBUF
recompiling module tb_TOP
All of 3 modules done
( cd csrc ; make -f Makefile SNPS_VCS_TMPDIR=/tmp/vcs_20241101152620_94472 product \
)
make[1]: Entering directory `/home/juchan.lee/RNN/RNN_project/sim/functional/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/lib -L/tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _94984_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/tool/Program/synopsys/vcs_vR-2020.12-SP1/linux64/lib/vcs_save_restore_new.o /tool/Program/synopsys/verdi_vR-2020.12-SP1/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/juchan.lee/RNN/RNN_project/sim/functional/csrc' \

CPU time: .382 seconds to compile + .303 seconds to elab + .216 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
