Analysis & Synthesis report for Touch_Control
Sat Jan 15 12:39:20 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |ADC_CONTROL_mejorado|FSM_mejorado:Control|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for User Entity Instance: Top-level Entity: |ADC_CONTROL_mejorado
 16. Parameter Settings for User Entity Instance: contador:ADC_CNT1
 17. Parameter Settings for User Entity Instance: contador:ADC_CNT1_HALF
 18. Parameter Settings for User Entity Instance: contador:ADC_CNT_80
 19. Parameter Settings for User Entity Instance: FSM_mejorado:Control
 20. Parameter Settings for User Entity Instance: contador:HALF_S_CNT
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. Port Connectivity Checks: "contador:HALF_S_CNT"
 23. Port Connectivity Checks: "conversion_7segmentos:decodificador|HEX:H7"
 24. Port Connectivity Checks: "conversion_7segmentos:decodificador|HEX:H2"
 25. Port Connectivity Checks: "FSM_mejorado:Control"
 26. Port Connectivity Checks: "contador:ADC_CNT_80"
 27. Port Connectivity Checks: "contador:ADC_CNT1_HALF"
 28. Port Connectivity Checks: "contador:ADC_CNT1"
 29. Signal Tap Logic Analyzer Settings
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Connections to In-System Debugging Instance "auto_signaltap_0"
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                              ;
+------------------------------------+------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 15 12:39:20 2022                ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Revision Name                      ; Touch_Control                                        ;
; Top-level Entity Name              ; ADC_CONTROL_mejorado                                 ;
; Family                             ; Cyclone IV E                                         ;
; Total logic elements               ; 995                                                  ;
;     Total combinational functions  ; 725                                                  ;
;     Dedicated logic registers      ; 684                                                  ;
; Total registers                    ; 684                                                  ;
; Total pins                         ; 88                                                   ;
; Total virtual pins                 ; 0                                                    ;
; Total memory bits                  ; 294,912                                              ;
; Embedded Multiplier 9-bit elements ; 0                                                    ;
; Total PLLs                         ; 0                                                    ;
+------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                     ; Setting              ; Default Value      ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7        ;                    ;
; Top-level entity name                                                      ; ADC_CONTROL_mejorado ; Touch_Control      ;
; Family name                                                                ; Cyclone IV E         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                  ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                                ; Off                  ; Off                ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                ;
; Preserve fewer node names                                                  ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable               ; Enable             ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                 ; Auto               ;
; Safe State Machine                                                         ; Off                  ; Off                ;
; Extract Verilog State Machines                                             ; On                   ; On                 ;
; Extract VHDL State Machines                                                ; On                   ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                 ;
; Parallel Synthesis                                                         ; On                   ; On                 ;
; DSP Block Balancing                                                        ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                         ; On                   ; On                 ;
; Power-Up Don't Care                                                        ; On                   ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                ;
; Remove Duplicate Registers                                                 ; On                   ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                        ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                ;
; Optimization Technique                                                     ; Balanced             ; Balanced           ;
; Carry Chain Length                                                         ; 70                   ; 70                 ;
; Auto Carry Chains                                                          ; On                   ; On                 ;
; Auto Open-Drain Pins                                                       ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                ;
; Auto ROM Replacement                                                       ; On                   ; On                 ;
; Auto RAM Replacement                                                       ; On                   ; On                 ;
; Auto DSP Block Replacement                                                 ; On                   ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                   ; On                 ;
; Strict RAM Replacement                                                     ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                          ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                ;
; Auto RAM Block Balancing                                                   ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                      ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                    ; On                   ; On                 ;
; Report Parameter Settings                                                  ; On                   ; On                 ;
; Report Source Assignments                                                  ; On                   ; On                 ;
; Report Connectivity Checks                                                 ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation   ; Normal compilation ;
; HDL message level                                                          ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                ;
; Clock MUX Protection                                                       ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                ;
; Block Design Naming                                                        ; Auto                 ; Auto               ;
; SDC constraint protection                                                  ; Off                  ; Off                ;
; Synthesis Effort                                                           ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                 ;
+----------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; FSM_mejorado.v                    ; yes             ; User Verilog HDL File        ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/FSM_mejorado.v             ;         ;
; HEX.v                             ; yes             ; User Verilog HDL File        ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/HEX.v                      ;         ;
; MathFun.vh                        ; yes             ; User Unspecified File        ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/MathFun.vh                 ;         ;
; contador.v                        ; yes             ; User Verilog HDL File        ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v                 ;         ;
; conversion_7segmentos.v           ; yes             ; User Verilog HDL File        ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/conversion_7segmentos.v    ;         ;
; ADC_CONTROL_mejorado.v            ; yes             ; User Verilog HDL File        ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v     ;         ;
; sld_signaltap.vhd                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;         ;
; sld_signaltap_impl.vhd            ; yes             ; Encrypted Megafunction       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;         ;
; sld_ela_control.vhd               ; yes             ; Encrypted Megafunction       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;         ;
; lpm_shiftreg.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;         ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;         ;
; dffeea.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                        ;         ;
; aglobal171.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                    ;         ;
; sld_mbpmg.vhd                     ; yes             ; Encrypted Megafunction       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;         ;
; sld_ela_trigger_flow_mgr.vhd      ; yes             ; Encrypted Megafunction       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;         ;
; sld_buffer_manager.vhd            ; yes             ; Encrypted Megafunction       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_4c24.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/altsyncram_4c24.tdf     ;         ;
; db/decode_msa.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/decode_msa.tdf          ;         ;
; db/mux_7nb.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/mux_7nb.tdf             ;         ;
; altdpram.tdf                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                      ;         ;
; memmodes.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;         ;
; a_hdffe.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                       ;         ;
; alt_le_rden_reg.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;         ;
; altsyncram.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                    ;         ;
; lpm_mux.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;         ;
; muxlut.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                        ;         ;
; bypassff.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                      ;         ;
; altshift.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                      ;         ;
; db/mux_qsc.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/mux_qsc.tdf             ;         ;
; lpm_decode.tdf                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;         ;
; declut.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                        ;         ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;         ;
; db/decode_dvf.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/decode_dvf.tdf          ;         ;
; lpm_counter.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;         ;
; cmpconst.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                      ;         ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;         ;
; alt_counter_stratix.inc           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;         ;
; db/cntr_1fi.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cntr_1fi.tdf            ;         ;
; db/cmpr_qgc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cmpr_qgc.tdf            ;         ;
; db/cntr_gbj.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cntr_gbj.tdf            ;         ;
; db/cntr_egi.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cntr_egi.tdf            ;         ;
; db/cmpr_rgc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cmpr_rgc.tdf            ;         ;
; db/cntr_23j.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cntr_23j.tdf            ;         ;
; db/cmpr_ngc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cmpr_ngc.tdf            ;         ;
; sld_rom_sr.vhd                    ; yes             ; Encrypted Megafunction       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;         ;
; sld_jtag_endpoint_adapter.vhd     ; yes             ; Encrypted Megafunction       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;         ;
; sld_jtag_endpoint_adapter_impl.sv ; yes             ; Encrypted Megafunction       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;         ;
; sld_hub.vhd                       ; yes             ; Encrypted Megafunction       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                       ;         ;
; sld_jtag_hub.vhd                  ; yes             ; Encrypted Megafunction       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;         ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 995                      ;
;                                             ;                          ;
; Total combinational functions               ; 725                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 310                      ;
;     -- 3 input functions                    ; 194                      ;
;     -- <=2 input functions                  ; 221                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 581                      ;
;     -- arithmetic mode                      ; 144                      ;
;                                             ;                          ;
; Total registers                             ; 684                      ;
;     -- Dedicated logic registers            ; 684                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 88                       ;
; Total memory bits                           ; 294912                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 419                      ;
; Total fan-out                               ; 5784                     ;
; Average fan-out                             ; 3.55                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ADC_CONTROL_mejorado                                                                                   ; 725 (47)            ; 684 (25)                  ; 294912      ; 0            ; 0       ; 0         ; 88   ; 0            ; |ADC_CONTROL_mejorado                                                                                                                                                                                                                                                                                                                                     ; ADC_CONTROL_mejorado              ; work         ;
;    |FSM_mejorado:Control|                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|FSM_mejorado:Control                                                                                                                                                                                                                                                                                                                ; FSM_mejorado                      ; work         ;
;    |contador:ADC_CNT1|                                                                                  ; 12 (12)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|contador:ADC_CNT1                                                                                                                                                                                                                                                                                                                   ; contador                          ; work         ;
;    |contador:ADC_CNT_80|                                                                                ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|contador:ADC_CNT_80                                                                                                                                                                                                                                                                                                                 ; contador                          ; work         ;
;    |contador:HALF_S_CNT|                                                                                ; 36 (36)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|contador:HALF_S_CNT                                                                                                                                                                                                                                                                                                                 ; contador                          ; work         ;
;    |conversion_7segmentos:decodificador|                                                                ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|conversion_7segmentos:decodificador                                                                                                                                                                                                                                                                                                 ; conversion_7segmentos             ; work         ;
;       |HEX:X0|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|conversion_7segmentos:decodificador|HEX:X0                                                                                                                                                                                                                                                                                          ; HEX                               ; work         ;
;       |HEX:X1|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|conversion_7segmentos:decodificador|HEX:X1                                                                                                                                                                                                                                                                                          ; HEX                               ; work         ;
;       |HEX:X2|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|conversion_7segmentos:decodificador|HEX:X2                                                                                                                                                                                                                                                                                          ; HEX                               ; work         ;
;       |HEX:Y0|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|conversion_7segmentos:decodificador|HEX:Y0                                                                                                                                                                                                                                                                                          ; HEX                               ; work         ;
;       |HEX:Y1|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|conversion_7segmentos:decodificador|HEX:Y1                                                                                                                                                                                                                                                                                          ; HEX                               ; work         ;
;       |HEX:Y2|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|conversion_7segmentos:decodificador|HEX:Y2                                                                                                                                                                                                                                                                                          ; HEX                               ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; sld_hub                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 125 (87)            ; 91 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; sld_jtag_hub                      ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; sld_shadow_jsm                    ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 446 (2)             ; 522 (16)                  ; 294912      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 444 (0)             ; 506 (0)                   ; 294912      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 444 (88)            ; 506 (126)                 ; 294912      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 33 (0)              ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                            ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; lpm_mux                           ; work         ;
;                   |mux_qsc:auto_generated|                                                              ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                       ; mux_qsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 20 (0)              ; 2 (0)                     ; 294912      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_4c24:auto_generated|                                                         ; 20 (0)              ; 2 (2)                     ; 294912      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4c24:auto_generated                                                                                                                                          ; altsyncram_4c24                   ; work         ;
;                   |decode_msa:decode2|                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4c24:auto_generated|decode_msa:decode2                                                                                                                       ; decode_msa                        ; work         ;
;                   |mux_7nb:mux3|                                                                        ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4c24:auto_generated|mux_7nb:mux3                                                                                                                             ; mux_7nb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 110 (110)           ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 18 (1)              ; 51 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 14 (0)              ; 35 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)               ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 3 (3)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 114 (10)            ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_1fi:auto_generated|                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1fi:auto_generated                                                      ; cntr_1fi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 15 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_gbj:auto_generated|                                                             ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated                                                                               ; cntr_gbj                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                     ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 31 (31)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 31 (31)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_mejorado|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4c24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 9            ; 32768        ; 9            ; 294912 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |ADC_CONTROL_mejorado|FSM_mejorado:Control|state ;
+----------+----------+----------+----------+----------+-----------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0 ; state.S4  ;
+----------+----------+----------+----------+----------+-----------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0         ;
; state.S1 ; 0        ; 0        ; 1        ; 1        ; 0         ;
; state.S2 ; 0        ; 1        ; 0        ; 1        ; 0         ;
; state.S3 ; 1        ; 0        ; 0        ; 1        ; 0         ;
; state.S4 ; 0        ; 0        ; 0        ; 1        ; 1         ;
+----------+----------+----------+----------+----------+-----------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; FSM_mejorado:Control|state~4          ; Lost fanout        ;
; FSM_mejorado:Control|state~5          ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 684   ;
; Number of registers using Synchronous Clear  ; 114   ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 236   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 437   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 18                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |ADC_CONTROL_mejorado|contador:HALF_S_CNT|oCOUNT[16] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ADC_CONTROL_mejorado|contador:ADC_CNT_80|oCOUNT[0]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ADC_CONTROL_mejorado|contador:ADC_CNT1|oCOUNT[5]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ADC_CONTROL_mejorado ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; SYSCLK_FRQ     ; 50000000 ; Signed Integer                                           ;
; ADC_DCLK_FRQ   ; 70000    ; Signed Integer                                           ;
; ADC_DCLK_CNT   ; 357      ; Signed Integer                                           ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contador:ADC_CNT1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; fin_cuenta     ; 357   ; Signed Integer                        ;
; n              ; 9     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contador:ADC_CNT1_HALF ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; fin_cuenta     ; 178   ; Signed Integer                             ;
; n              ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contador:ADC_CNT_80 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; fin_cuenta     ; 80    ; Signed Integer                          ;
; n              ; 7     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM_mejorado:Control ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; S0             ; 000   ; Unsigned Binary                          ;
; S1             ; 001   ; Unsigned Binary                          ;
; S2             ; 10    ; Unsigned Binary                          ;
; S3             ; 11    ; Unsigned Binary                          ;
; S4             ; 100   ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contador:HALF_S_CNT ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; fin_cuenta     ; 25000000 ; Signed Integer                       ;
; n              ; 25       ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                       ;
+-------------------------------------------------+----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                      ; String         ;
; sld_node_info                                   ; 805334528                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                  ; Signed Integer ;
; sld_data_bits                                   ; 9                                                  ; Untyped        ;
; sld_trigger_bits                                ; 7                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                  ; Untyped        ;
; sld_sample_depth                                ; 32768                                              ; Untyped        ;
; sld_segment_size                                ; 32768                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                               ; String         ;
; sld_inversion_mask_length                       ; 50                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador:HALF_S_CNT"                                                                                                                                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iUP_DOWN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iUP_DOWN[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; oCOUNT       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "conversion_7segmentos:decodificador|HEX:H7"                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (4 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "conversion_7segmentos:decodificador|HEX:H2"                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (4 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_mejorado:Control"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Fin_Trans ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador:ADC_CNT_80"                                                                                                                                                                      ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iUP_DOWN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iUP_DOWN[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador:ADC_CNT1_HALF"                                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iUP_DOWN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iUP_DOWN[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; oCOUNT       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; oTC          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador:ADC_CNT1"                                                                                                                                                                         ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iUP_DOWN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iUP_DOWN[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; oCOUNT       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 7                   ; 9                ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 95                          ;
; cycloneiii_ff         ; 71                          ;
;     CLR               ; 5                           ;
;     ENA SCLR          ; 42                          ;
;     SCLR              ; 24                          ;
; cycloneiii_lcell_comb ; 161                         ;
;     arith             ; 38                          ;
;         2 data inputs ; 38                          ;
;     normal            ; 123                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 84                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                 ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; contador:ADC_CNT_80|oCOUNT[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[0]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[0]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[1]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[1]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[2]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[2]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[3]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[3]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[4]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[4]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[5]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[5]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[6]       ; N/A     ;
; contador:ADC_CNT_80|oCOUNT[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; contador:ADC_CNT_80|oCOUNT[6]       ; N/A     ;
; iADC_DOUT                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iADC_DOUT                           ; N/A     ;
; iCLK                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; iCLK                                ; N/A     ;
; oADC_DIN                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_DIN                             ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
    Info: Processing started: Sat Jan 15 12:39:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Touch_Control -c Touch_Control
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fsm_mejorado.v
    Info (12023): Found entity 1: FSM_mejorado File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/FSM_mejorado.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file hex.v
    Info (12023): Found entity 1: HEX File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/HEX.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file mfb.v
    Info (12023): Found entity 1: MFB File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/MFB.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file tb_touch_control.v
    Info (12023): Found entity 1: tb_Touch_Control File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/tb_Touch_Control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file contador.v
    Info (12023): Found entity 1: contador File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/FSM.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file conversion_7segmentos.v
    Info (12023): Found entity 1: conversion_7segmentos File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/conversion_7segmentos.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_control_mejorado.v
    Info (12023): Found entity 1: ADC_CONTROL_mejorado File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 33
Info (12127): Elaborating entity "ADC_CONTROL_mejorado" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ADC_CONTROL_mejorado.v(71): object "testX" assigned a value but never read File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 71
Warning (10036): Verilog HDL or VHDL warning at ADC_CONTROL_mejorado.v(72): object "testy" assigned a value but never read File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 72
Warning (10230): Verilog HDL assignment warning at ADC_CONTROL_mejorado.v(89): truncated value with size 32 to match size of target (1) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 89
Info (12128): Elaborating entity "contador" for hierarchy "contador:ADC_CNT1" File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 80
Warning (10230): Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (9) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 58
Warning (10230): Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (9) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 64
Warning (10230): Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (9) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 69
Info (12128): Elaborating entity "contador" for hierarchy "contador:ADC_CNT1_HALF" File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 83
Warning (10230): Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (8) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 58
Warning (10230): Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (8) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 64
Warning (10230): Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (8) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 69
Info (12128): Elaborating entity "contador" for hierarchy "contador:ADC_CNT_80" File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 86
Warning (10230): Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (7) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 58
Warning (10230): Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (7) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 64
Warning (10230): Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (7) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 69
Info (12128): Elaborating entity "FSM_mejorado" for hierarchy "FSM_mejorado:Control" File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 96
Info (12128): Elaborating entity "conversion_7segmentos" for hierarchy "conversion_7segmentos:decodificador" File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 99
Info (12128): Elaborating entity "HEX" for hierarchy "conversion_7segmentos:decodificador|HEX:X0" File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/conversion_7segmentos.v Line: 25
Info (12128): Elaborating entity "contador" for hierarchy "contador:HALF_S_CNT" File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 239
Warning (10230): Verilog HDL assignment warning at contador.v(58): truncated value with size 32 to match size of target (25) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 58
Warning (10230): Verilog HDL assignment warning at contador.v(64): truncated value with size 32 to match size of target (25) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 64
Warning (10230): Verilog HDL assignment warning at contador.v(69): truncated value with size 32 to match size of target (25) File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/contador.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4c24.tdf
    Info (12023): Found entity 1: altsyncram_4c24 File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/altsyncram_4c24.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/decode_msa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf
    Info (12023): Found entity 1: mux_7nb File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/mux_7nb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf
    Info (12023): Found entity 1: mux_qsc File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/mux_qsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf
    Info (12023): Found entity 1: cntr_1fi File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cntr_1fi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf
    Info (12023): Found entity 1: cntr_gbj File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cntr_gbj.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "H3[0]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[1]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[2]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[3]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[4]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[5]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[6]" is stuck at VCC File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[7]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[8]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[9]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[10]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[11]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[12]" is stuck at GND File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
    Warning (13410): Pin "H3[13]" is stuck at VCC File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 66
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/Touch_Control.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iADC_BUSY" File: C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/ADC_CONTROL_mejorado.v Line: 59
Info (21057): Implemented 1144 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 84 output pins
    Info (21061): Implemented 1015 logic cells
    Info (21064): Implemented 36 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4826 megabytes
    Info: Processing ended: Sat Jan 15 12:39:20 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jose_/Dropbox/Pepelu/UPV/MUISE/SDP-Verilog/Practica4/Touch_Control.map.smsg.


