`include "pyc_reg.v"
`include "pyc_fifo.v"

`include "pyc_byte_mem.v"

`include "pyc_sync_mem.v"
`include "pyc_sync_mem_dp.v"
`include "pyc_async_fifo.v"
`include "pyc_cdc_sync.v"

// Generated by pyc-compile (pyCircuit)
// Module: FifoLoopback

module FifoLoopback (
  input clk,
  input rst,
  input in_valid,
  input [7:0] in_data,
  input out_ready,
  output in_ready,
  output out_valid,
  output [7:0] out_data
);

wire [7:0] in_data__fifo_loopback__L11; // pyc.name="in_data__fifo_loopback__L11"
wire in_valid__fifo_loopback__L10; // pyc.name="in_valid__fifo_loopback__L10"
wire out_ready__fifo_loopback__L12; // pyc.name="out_ready__fifo_loopback__L12"
wire pyc_comb_1; // op=pyc.comb
wire [7:0] pyc_comb_2; // op=pyc.comb
wire pyc_comb_3; // op=pyc.comb
wire pyc_fifo_4; // op=pyc.fifo
wire pyc_fifo_5; // op=pyc.fifo
wire [7:0] pyc_fifo_6; // op=pyc.fifo
wire [7:0] q__in_data; // pyc.name="q__in_data"
wire q__in_valid; // pyc.name="q__in_valid"
wire q__out_ready; // pyc.name="q__out_ready"

// --- Combinational (netlist)
assign in_valid__fifo_loopback__L10 = in_valid;
assign q__in_valid = in_valid__fifo_loopback__L10;
assign in_data__fifo_loopback__L11 = in_data;
assign q__in_data = in_data__fifo_loopback__L11;
assign out_ready__fifo_loopback__L12 = out_ready;
assign q__out_ready = out_ready__fifo_loopback__L12;
assign pyc_comb_1 = q__in_valid;
assign pyc_comb_2 = q__in_data;
assign pyc_comb_3 = q__out_ready;

// --- Sequential primitives
pyc_fifo #(.WIDTH(8), .DEPTH(2)) pyc_fifo_4_inst (
  .clk(clk),
  .rst(rst),
  .in_valid(pyc_comb_1),
  .in_ready(pyc_fifo_4),
  .in_data(pyc_comb_2),
  .out_valid(pyc_fifo_5),
  .out_ready(pyc_comb_3),
  .out_data(pyc_fifo_6)
);

assign in_ready = pyc_fifo_4;
assign out_valid = pyc_fifo_5;
assign out_data = pyc_fifo_6;

endmodule

