setting auto_restore_mw_cel_lib_setup true
icc2_shell> set flow p
p
icc2_shell> o
setting top_design to: 
ORCA_TOP
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set hack_lef_dir /u/bcruik2/hacked_lefs
/u/bcruik2/hacked_lefs
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set FCL 0
0
set add_ios 0
0
set pad_design 0
0
set design_size {1000 644 }
1000 644 
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft  1
1
set innovus_enable_manual_macro_placement 0
0
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../../syn/rtl/$top_design.sv ]
../../syn/rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal Cmax.tlup_-40
Cmax.tlup_-40
set fast_metal Cmin.tlup_-40
Cmin.tlup_-40
set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
ss0p95vn40c ss0p75vn40c
#set synth_corners_target "ss0p95v125c" 
set tech_lef ${hack_lef_dir}/tech.lef 
/u/bcruik2/hacked_lefs/tech.lef
# set tech_lef ../../cadence_cap_tech/tech.lef
set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
/u/bcruik2/hacked_lefs /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
#set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram/lef $lib_dir/io_std/lef $lib_dir/pll/lef ]
set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# Get just the main standard cells, srams
#set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/
#declaring sub blocks
set sub_block {SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                }
SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 4  
        } else { setMultiCpuUsage -localCpu 4 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 4 
}
1
Information: Loading library file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work/ORCA_TOP_lib' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm/saed32rvt_c.ndm' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm/saed32rvt_ulvl_v.ndm' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm/saed32rvt_dlvl_v.ndm' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/ndm/saed32lvt_c.ndm' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/ndm/saed32lvt_ulvl_v.ndm' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/ndm/saed32lvt_dlvl_v.ndm' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt_c.ndm' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt_ulvl_v.ndm' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt_dlvl_v.ndm' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/ndm/saed32sram_c.ndm' (FILE-007)
Information: Loading library file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm/saed32io_wb_5v.ndm' (FILE-007)
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Information: Incrementing open_count of block 'ORCA_TOP_lib:ORCA_TOP.design' to 2. (DES-021)
#set tool [get_db root: .program_short_name]
if {[info exists synopsys_program_name]} {

        if { $synopsys_program_name == "dc_shell" } {
        
                set auto_insert_level_shifters_on_clocks all
        }

        if { ($synopsys_program_name == "icc2_shell") || ($synopsys_program_name == "fc_shell") } {

                ####### FLOORPLANNING OPTIONS
                if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
                }

                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
                place_pins -self
                #set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
            #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

                if { [ sizeof_collection [get_voltage_areas * ] ] < 2 && $FCL==0} {
                        create_voltage_area -power_domains {PD_RISC_CORE} -power VDDH -ground VSS -cells [get_cells I_RISC_CORE/*] -region {{11 433} {417 649}} -name RISC_CORE_VA
                #       create_voltage_area  -region {{10.0 433.0480} {418.27 653.72}} -power_domains PD_RISC_CORE
                }

                
                if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
                create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
                create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
                create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
                create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
                
                }
                ######PLACE

                set_app_option -name place.coarse.continue_on_missing_scandef -value true

                set_app_option -name place_opt.initial_place.effort -value medium
                set_app_option -name place_opt.final_place.effort -value medium


                #set enable_recovery_removal_arcs true
                set_app_option -name time.disable_recovery_removal_checks -value false
                #set timing_enable_multiple_clocks_per_reg true
                #set timing_remove_clock_reconvergence_pessimism true
                set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

                #set physopt_enable_via_res_support true
                #set physopt_hard_keepout_distance 5
                #set_preferred_routing_direction -direction vertical -l {M2 M4}
                #set_preferred_routing_direction -direction horizontal -l {M3 M5}
                set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


                # To optimize DW components (I think only adders right now??) - default is false
                #set physopt_dw_opto true

                #set_ahfs_options -remove_effort high
                #set_buffer_opt_strategy -effort medium


                ###########################  CTS Related
                create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
                #set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

                set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

                # don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
                set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

                # dont allow INV* for CTS since I think they are unbalanced rise/fall
                set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

                # potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
                set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
                #set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

                # dont allow slower cells on clock trees.  
                set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

                set_max_transition 0.15 -clock_path $cts_clks 

                # Other potential options
                # set_max_capacitance cap_value -clock_path $cts_clks
                # set_app_option -name cts.common.max_net_length  -value float
                # set_app_option -name cts.common.max_fanout  -value <2-1000000>
                # set_clock_tree_options -target_skew value -clock $cts_clks 
                # set_clock_tree_options -target_latency value -clock $cts_clks

                #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
                set_app_options -name compile.flow.trial_clock_tree -value false
                set_app_options -name place_opt.flow.trial_clock_tree -value false
                set_app_options -name compile.flow.enable_ccd -value false
                set_app_options -name place_opt.flow.enable_ccd -value false
                set_app_options -name clock_opt.flow.enable_ccd -value false
                set_app_options -name route_opt.flow.enable_ccd -value false
                set_app_options -name ccd.max_postpone -value 0
                set_app_options -name ccd.max_prepone -value 0


                # If design blows up, try turning hold fixing off. 
                # set_app_option -name clock_opt.flow.skip_hold -value true

                # Dont use delay buffers
                #set_dont_use [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

                ########################## Route related
                set_app_option -name route_opt.flow.xtalk_reduction -value true
                set_app_option -name time.si_enable_analysis -value true

        }
} elseif {[get_db root: .program_short_name] == "innovus"} {

        #Read in upf dumped from genus  
        read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
        commit_power_intent
        #Edit box when you reduce fp size
        if [is_common_ui_mode ] { update_power_domain PD_RISC_CORE -box 11 433 417 649 
        } else { modifyPowerDomainAttr PD_RISC_CORE -box 11 433 417 649 }

        set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]


        #set_max_transition 0.1 -clock_path $cts_clks
        if [is_common_ui_mode ] { set_db cts_target_max_transition_time 0.3ns
        } else { set_ccopt_property target_max_trans 0.3ns }

        # Try reducing the search and repair iterations for now.
    
        if [is_common_ui_mode ] { set_db route_design_detail_end_iteration 5 
        } else { setNanoRouteMode -drouteEndIteration 5 }
    
        if [is_common_ui_mode ] {
            if { [ regexp 23 [get_db program_version] ] } { set_db opt_enable_podv2_clock_opt_flow false }
            set_db design_early_clock_flow false
            #set_db route_design_with_via_in_pin true
            set_db route_design_with_via_only_for_block_cell_pin false
            set_db route_design_with_via_only_for_stdcell_pin 1:1
            set_db opt_useful_skew false
            set_db opt_useful_skew_ccopt none
            set_db opt_useful_skew_post_route false
            set_db opt_useful_skew_pre_cts false
        } else {
            if { [ regexp 23 [get_db program_version] ] } {  setOptMode -opt_enable_podv2_clock_opt_flow false }
            setDesignMode -earlyClockFlow false
            #setNanoRouteMode -routeWithViaInPin true
            #setNanoRouteMode -routeWithViaInPin 1:1
            setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
            setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
        
            setOptMode -usefulSkew false
            setOptMode -usefulSkewCCOpt none
            setOptMode -usefulSkewPostRoute false
            setOptMode -usefulSkewPreCTS false
        }    
        #Cadence method.  Not floating with these statements
        if [is_common_ui_mode ] { set_db assign_pins_edit_in_batch true 
        } else { setPinAssignMode -pinEditInBatch true }
        set all_ports [ get_ports * ]
        set num_ports [ sizeof_collection $all_ports ]
        # Split the ports into two balanced collections
        set ports1 [ range_collection $all_ports 0 [expr $num_ports / 2 ] ]
        set ports2 [ range_collection $all_ports [expr ($num_ports / 2 ) + 1 ]  [ expr $num_ports - 1 ]  ]
        # put the two collections on to two layers of ports
        if [is_common_ui_mode ] {
          edit_pin -edge 3 -pin [get_db $ports1 .name ] -layer M6 -spread_direction counterclockwise -spread_type start -offset_start 500 -spacing 1 -unit micron -fixed_pin 1 
          edit_pin -edge 3 -pin [get_db $ports2 .name ] -layer M8 -spread_direction counterclockwise -spread_type start -offset_start 500 -spacing 1 -unit micron -fixed_pin 1 
          set_db assign_pins_edit_in_batch false
        } else {
          editPin -edge 3 -pin [get_attribute $ports1 full_name ] -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
          editPin -edge 3 -pin [get_attribute $ports2 full_name ] -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        }
        if [is_common_ui_mode ] { set_db assign_pins_edit_in_batch false
        } else { setPinAssignMode -pinEditInBatch false }
}
Warning: No placement_blockage objects matched 'io_pblockage' (SEL-004)
Using libraries: ORCA_TOP_lib saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32sram_c saed32io_wb_5v
Visiting block ORCA_TOP_lib:ORCA_TOP.design
Information: The command 'load_upf' cleared the undo history. (UNDO-016)
Information: The lower_domain_boundary design attribute will be made obsolete in future. Consider using -applies_to_boundary option of set_isolation/set_level_shifter/set_repeater strategy commands. (UPF-355)
Warning: could not find master clock  (master source at sys_2x_clk) for generated clock SYS_CLK when load constraints for mode func
Warning: could not find master clock  (master source at sdram_clk) for generated clock SD_DDR_CLK when load constraints for mode func
Warning: could not find master clock  (master source at sdram_clk) for generated clock SD_DDR_CLKn when load constraints for mode func
Warning: could not find master clock  (master source at sys_2x_clk) for generated clock SYS_CLK when load constraints for mode test
Warning: could not find master clock  (master source at sdram_clk) for generated clock SD_DDR_CLK when load constraints for mode test
Warning: could not find master clock  (master source at sdram_clk) for generated clock SD_DDR_CLKn when load constraints for mode test
Design 'ORCA_TOP' was successfully linked.
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-05-18 12:12:57 / Session:  00:01:04 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 618 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.27u 00:00:00.02s 00:00:00.30e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
ORCA_TOP               M2      M7      MRDL     Not allowed

Found 1 voltage-area regions.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M4. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M4. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M6. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M6. (ZRT-625)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc 7729 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,1021.53um,665.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   59  Proc 7732 
Net statistics:
Total number of nets to route for block pin placement     = 199
Number of interface nets to route for block pin placement = 199
Number of single or zero port nets = 2
185 nets are fully connected,
 of which 185 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 116, Total Half Perimeter Wire Length (HPWL) 4834 microns
HPWL   0 ~   50 microns: Net Count      111     Total HPWL          422 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          388 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        1     Total HPWL          964 microns
HPWL     > 1000 microns: Net Count        3     Total HPWL         3060 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    1 
[End of Build All Nets] Total (MB): Used   60  Alloctr   61  Proc 7734 
Number of partitions: 1 (1 x 1)
Size of partitions: 81 gCells x 54 gCells
Average gCell capacity  50.24    on layer (1)    M1
Average gCell capacity  32.64    on layer (2)    M2
Average gCell capacity  16.92    on layer (3)    M3
Average gCell capacity  25.95    on layer (4)    M4
Average gCell capacity  8.80     on layer (5)    M5
Average gCell capacity  19.46    on layer (6)    M6
Average gCell capacity  2.65     on layer (7)    M7
Average gCell capacity  3.91     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 81.28         on layer (1)    M1
Average number of tracks per gCell 83.11         on layer (2)    M2
Average number of tracks per gCell 40.67         on layer (3)    M3
Average number of tracks per gCell 41.57         on layer (4)    M4
Average number of tracks per gCell 20.35         on layer (5)    M5
Average number of tracks per gCell 20.80         on layer (6)    M6
Average number of tracks per gCell 10.19         on layer (7)    M7
Average number of tracks per gCell 10.41         on layer (8)    M8
Average number of tracks per gCell 5.11  on layer (9)    M9
Average number of tracks per gCell 2.60  on layer (10)   MRDL
Number of gCells = 43740
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc   29 
[End of Build Congestion Map] Total (MB): Used   60  Alloctr   62  Proc 7764 
Number of partitions: 1 (1 x 1)
Size of partitions: 81 gCells x 54 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   60  Alloctr   62  Proc 7764 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc   31 
[End of Build Data] Total (MB): Used   60  Alloctr   62  Proc 7764 
Number of partitions: 1 (1 x 1)
Size of partitions: 81 gCells x 54 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   72  Alloctr   74  Proc 7764 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (64 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 81 gCells x 54 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   72  Alloctr   74  Proc 7764 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 243.72
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 230.58
Initial. Layer M5 wire length = 7.92
Initial. Layer M6 wire length = 5.23
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   16  Alloctr   16  Proc   31 
[End of Whole Chip Routing] Total (MB): Used   72  Alloctr   74  Proc 7764 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   15  Alloctr   15  Proc   31 
[End of Global Routing] Total (MB): Used   71  Alloctr   73  Proc 7764 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   63  Proc 7764 
CPU Time for Global Route: 00:00:02.10u 00:00:00.32s 00:00:02.04e: 
Number of block ports: 242
Number of block pin locations assigned from router: 3
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 242
CPU Time for Pin Creation: 00:00:00.85u 00:00:00.00s 00:00:00.85e: 
Total Pin Placement CPU Time: 00:00:03.36u 00:00:00.35s 00:00:03.34e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2024-05-18 12:13:01 / Session:  00:01:08 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 733 MB (FLW-8100)
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Error: Non-default rule 'clock_double_spacing' already exists in the design. (DES-110)
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:NBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:TNBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX0_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX1_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ANTENNA_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
time.si_enable_analysis true
if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    if { ( ! [ info exists fc_rtl ] ) ||  ( ! $fc_rtl ) } {
        echo READING SCANDEF
        read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
        echo FINISHED READING SCANDEF
    }

    # Creating seperate voltage area for core area. 
    remove_voltage_areas *
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode true
  } else { setEcoMode -batchMode true }

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
     if { [ is_common_ui_mode ] } {  eco_update_cell -insts [get_db $i .name ] -cells $vt   
     } else { ecoChangeCell -inst [get_db $i .name ] -cell $vt  }
  }
  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode false
  } else { setEcoMode -batchMode false  }
}
# if before place, place the cells around the design, but don't waste time with it
#create_placement -effort very_low
# Insert buffers on SRAM output pins.  The only timing available for SRAM is at a different voltage than std cells.
# This is causing a multivoltage situation and preventing buffers from being inserted automatically, 
# so insert manually for now.  Try to address the multi-voltage problem better somehow.
set bufs [ insert_buffer -new_cell_names sram_fixcell -new_net_names sram_fixnet [ get_pins -of_obj [get_cells -hier -filter "is_hard_macro==true" ] -filter "direction==out&&net_name!~*UNCONNECTED*" ] -lib_cell NBUFFX16_LVT ]
Cell is added at (772.9150 122.0910).
Cell is added at (759.2350 122.0910).
Cell is added at (777.0200 122.0910).
Cell is added at (764.7070 122.0910).
Cell is added at (781.1230 122.0910).
Cell is added at (774.2830 122.0910).
Cell is added at (768.8110 122.0910).
Cell is added at (783.8590 122.0910).
Cell is added at (770.1790 122.0910).
Cell is added at (775.6510 122.0910).
Cell is added at (778.3870 122.0910).
Cell is added at (782.4910 122.0910).
Cell is added at (757.8670 122.0910).
Cell is added at (786.5950 122.0910).
Cell is added at (787.9630 122.0910).
Cell is added at (793.4350 122.0910).
Cell is added at (779.7550 122.0910).
Cell is added at (756.5000 122.0910).
Cell is added at (761.9710 122.0910).
Cell is added at (796.1710 122.0910).
Cell is added at (766.0750 122.0910).
Cell is added at (789.3310 122.0910).
Cell is added at (790.6990 122.0910).
Cell is added at (794.8030 122.0910).
Cell is added at (785.2270 122.0910).
Cell is added at (755.1310 122.0910).
Cell is added at (760.6030 122.0910).
Cell is added at (767.4420 122.0910).
Cell is added at (792.0670 122.0910).
Cell is added at (753.7590 122.0910).
Cell is added at (763.3390 122.0910).
Cell is added at (771.5470 122.0910).
Cell is added at (818.3630 106.4780).
Cell is added at (832.0430 106.4780).
Cell is added at (814.2580 106.4780).
Cell is added at (826.5710 106.4780).
Cell is added at (810.1550 106.4780).
Cell is added at (816.9950 106.4780).
Cell is added at (822.4670 106.4780).
Cell is added at (807.4190 106.4780).
Cell is added at (821.0990 106.4780).
Cell is added at (815.6270 106.4780).
Cell is added at (812.8910 106.4780).
Cell is added at (808.7870 106.4780).
Cell is added at (833.4110 106.4780).
Cell is added at (804.6830 106.4780).
Cell is added at (803.3150 106.4780).
Cell is added at (797.8430 106.4780).
Cell is added at (811.5230 106.4780).
Cell is added at (834.7780 106.4780).
Cell is added at (829.3070 106.4780).
Cell is added at (795.1070 106.4780).
Cell is added at (825.2030 106.4780).
Cell is added at (801.9470 106.4780).
Cell is added at (800.5790 106.4780).
Cell is added at (796.4750 106.4780).
Cell is added at (806.0510 106.4780).
Cell is added at (836.1470 106.4780).
Cell is added at (830.6750 106.4780).
Cell is added at (823.8360 106.4780).
Cell is added at (799.2110 106.4780).
Cell is added at (837.5190 106.4780).
Cell is added at (827.9390 106.4780).
Cell is added at (819.7310 106.4780).
Cell is added at (919.3210 122.0910).
Cell is added at (905.6410 122.0910).
Cell is added at (923.4260 122.0910).
Cell is added at (911.1130 122.0910).
Cell is added at (927.5290 122.0910).
Cell is added at (920.6890 122.0910).
Cell is added at (915.2170 122.0910).
Cell is added at (930.2650 122.0910).
Cell is added at (916.5850 122.0910).
Cell is added at (922.0570 122.0910).
Cell is added at (924.7930 122.0910).
Cell is added at (928.8970 122.0910).
Cell is added at (904.2730 122.0910).
Cell is added at (933.0010 122.0910).
Cell is added at (934.3690 122.0910).
Cell is added at (939.8410 122.0910).
Cell is added at (926.1610 122.0910).
Cell is added at (902.9060 122.0910).
Cell is added at (908.3770 122.0910).
Cell is added at (942.5770 122.0910).
Cell is added at (912.4810 122.0910).
Cell is added at (935.7370 122.0910).
Cell is added at (937.1050 122.0910).
Cell is added at (941.2090 122.0910).
Cell is added at (931.6330 122.0910).
Cell is added at (901.5370 122.0910).
Cell is added at (907.0090 122.0910).
Cell is added at (913.8480 122.0910).
Cell is added at (938.4730 122.0910).
Cell is added at (900.1650 122.0910).
Cell is added at (909.7450 122.0910).
Cell is added at (917.9530 122.0910).
Cell is added at (919.3210 12.1830).
Cell is added at (905.6410 12.1830).
Cell is added at (923.4260 12.1830).
Cell is added at (911.1130 12.1830).
Cell is added at (927.5290 12.1830).
Cell is added at (920.6890 12.1830).
Cell is added at (915.2170 12.1830).
Cell is added at (930.2650 12.1830).
Cell is added at (916.5850 12.1830).
Cell is added at (922.0570 12.1830).
Cell is added at (924.7930 12.1830).
Cell is added at (928.8970 12.1830).
Cell is added at (904.2730 12.1830).
Cell is added at (933.0010 12.1830).
Cell is added at (934.3690 12.1830).
Cell is added at (939.8410 12.1830).
Cell is added at (926.1610 12.1830).
Cell is added at (902.9060 12.1830).
Cell is added at (908.3770 12.1830).
Cell is added at (942.5770 12.1830).
Cell is added at (912.4810 12.1830).
Cell is added at (935.7370 12.1830).
Cell is added at (937.1050 12.1830).
Cell is added at (941.2090 12.1830).
Cell is added at (931.6330 12.1830).
Cell is added at (901.5370 12.1830).
Cell is added at (907.0090 12.1830).
Cell is added at (913.8480 12.1830).
Cell is added at (938.4730 12.1830).
Cell is added at (900.1650 12.1830).
Cell is added at (909.7450 12.1830).
Cell is added at (917.9530 12.1830).
Cell is added at (168.0870 624.7830).
Cell is added at (168.0870 611.1030).
Cell is added at (168.0870 613.8390).
Cell is added at (168.0870 619.3110).
Cell is added at (168.0870 620.6790).
Cell is added at (168.0870 606.9990).
Cell is added at (168.0870 609.7350).
Cell is added at (168.0870 608.3670).
Cell is added at (168.0870 617.9430).
Cell is added at (168.0870 626.1510).
Cell is added at (168.0870 616.5750).
Cell is added at (168.0870 622.0470).
Cell is added at (168.0870 605.6310).
Cell is added at (168.0870 623.4150).
Cell is added at (168.0870 615.2070).
Cell is added at (168.0870 612.4710).
Cell is added at (147.2450 624.7830).
Cell is added at (147.2450 611.1030).
Cell is added at (147.2450 613.8390).
Cell is added at (147.2450 619.3110).
Cell is added at (147.2450 620.6790).
Cell is added at (147.2450 606.9990).
Cell is added at (147.2450 609.7350).
Cell is added at (147.2450 608.3670).
Cell is added at (168.0870 521.5870).
Cell is added at (168.0870 507.9070).
Cell is added at (168.0870 510.6430).
Cell is added at (168.0870 516.1150).
Cell is added at (168.0870 517.4830).
Cell is added at (168.0870 503.8030).
Cell is added at (168.0870 506.5390).
Cell is added at (168.0870 505.1710).
Cell is added at (168.0870 514.7470).
Cell is added at (168.0870 522.9550).
Cell is added at (168.0870 513.3790).
Cell is added at (168.0870 518.8510).
Cell is added at (168.0870 502.4350).
Cell is added at (168.0870 520.2190).
Cell is added at (168.0870 512.0110).
Cell is added at (168.0870 509.2750).
Cell is added at (147.2450 514.7470).
Cell is added at (147.2450 522.9550).
Cell is added at (147.2450 513.3790).
Cell is added at (147.2450 518.8510).
Cell is added at (147.2450 502.4350).
Cell is added at (147.2450 520.2190).
Cell is added at (147.2450 512.0110).
Cell is added at (147.2450 509.2750).
Cell is added at (619.8780 611.2540).
Cell is added at (619.8780 613.9900).
Cell is added at (619.8780 619.4620).
Cell is added at (619.8780 615.3580).
Cell is added at (619.8780 618.0940).
Cell is added at (619.8780 616.7260).
Cell is added at (619.8780 612.6220).
Cell is added at (619.8780 609.8860).
Cell is added at (716.9290 626.5800).
Cell is added at (716.9290 623.8440).
Cell is added at (716.9290 618.3720).
Cell is added at (716.9290 622.4760).
Cell is added at (716.9290 619.7400).
Cell is added at (716.9290 621.1080).
Cell is added at (716.9290 625.2120).
Cell is added at (716.9290 627.9480).
Cell is added at (619.8780 530.5120).
Cell is added at (619.8780 533.2480).
Cell is added at (619.8780 538.7200).
Cell is added at (619.8780 534.6160).
Cell is added at (619.8780 537.3520).
Cell is added at (619.8780 535.9840).
Cell is added at (619.8780 531.8800).
Cell is added at (619.8780 529.1440).
Cell is added at (716.9290 545.8380).
Cell is added at (716.9290 543.1020).
Cell is added at (716.9290 537.6300).
Cell is added at (716.9290 541.7340).
Cell is added at (716.9290 538.9980).
Cell is added at (716.9290 540.3660).
Cell is added at (716.9290 544.4700).
Cell is added at (716.9290 547.2060).
Cell is added at (926.2310 530.5120).
Cell is added at (926.2310 533.2480).
Cell is added at (926.2310 538.7200).
Cell is added at (926.2310 534.6160).
Cell is added at (926.2310 537.3520).
Cell is added at (926.2310 535.9840).
Cell is added at (926.2310 531.8800).
Cell is added at (926.2310 529.1440).
Cell is added at (911.0310 530.5120).
Cell is added at (911.0310 533.2480).
Cell is added at (911.0310 538.7200).
Cell is added at (911.0310 534.6160).
Cell is added at (911.0310 537.3520).
Cell is added at (911.0310 535.9840).
Cell is added at (911.0310 531.8800).
Cell is added at (911.0310 529.1440).
Cell is added at (926.2310 449.7700).
Cell is added at (926.2310 452.5060).
Cell is added at (926.2310 457.9780).
Cell is added at (926.2310 453.8740).
Cell is added at (926.2310 456.6100).
Cell is added at (926.2310 455.2420).
Cell is added at (926.2310 451.1380).
Cell is added at (926.2310 448.4020).
Cell is added at (911.0310 449.7700).
Cell is added at (911.0310 452.5060).
Cell is added at (911.0310 457.9780).
Cell is added at (911.0310 453.8740).
Cell is added at (911.0310 456.6100).
Cell is added at (911.0310 455.2420).
Cell is added at (911.0310 451.1380).
Cell is added at (911.0310 448.4020).
Cell is added at (813.9800 611.2540).
Cell is added at (813.9800 613.9900).
Cell is added at (813.9800 619.4620).
Cell is added at (813.9800 615.3580).
Cell is added at (813.9800 618.0940).
Cell is added at (813.9800 616.7260).
Cell is added at (813.9800 612.6220).
Cell is added at (813.9800 609.8860).
Cell is added at (813.9800 530.5120).
Cell is added at (813.9800 533.2480).
Cell is added at (813.9800 538.7200).
Cell is added at (813.9800 534.6160).
Cell is added at (813.9800 537.3520).
Cell is added at (813.9800 535.9840).
Cell is added at (813.9800 531.8800).
Cell is added at (813.9800 529.1440).
Cell is added at (926.2310 611.2540).
Cell is added at (926.2310 613.9900).
Cell is added at (926.2310 619.4620).
Cell is added at (926.2310 615.3580).
Cell is added at (926.2310 618.0940).
Cell is added at (926.2310 616.7260).
Cell is added at (926.2310 612.6220).
Cell is added at (926.2310 609.8860).
Cell is added at (911.0310 611.2540).
Cell is added at (911.0310 613.9900).
Cell is added at (911.0310 619.4620).
Cell is added at (911.0310 615.3580).
Cell is added at (911.0310 618.0940).
Cell is added at (911.0310 616.7260).
Cell is added at (911.0310 612.6220).
Cell is added at (911.0310 609.8860).
Cell is added at (926.2310 369.0280).
Cell is added at (926.2310 371.7640).
Cell is added at (926.2310 377.2360).
Cell is added at (926.2310 373.1320).
Cell is added at (926.2310 375.8680).
Cell is added at (926.2310 374.5000).
Cell is added at (926.2310 370.3960).
Cell is added at (926.2310 367.6600).
Cell is added at (911.0310 369.0280).
Cell is added at (911.0310 371.7640).
Cell is added at (911.0310 377.2360).
Cell is added at (911.0310 373.1320).
Cell is added at (911.0310 375.8680).
Cell is added at (911.0310 374.5000).
Cell is added at (911.0310 370.3960).
Cell is added at (911.0310 367.6600).
Cell is added at (926.2310 288.2860).
Cell is added at (926.2310 291.0220).
Cell is added at (926.2310 296.4940).
Cell is added at (926.2310 292.3900).
Cell is added at (926.2310 295.1260).
Cell is added at (926.2310 293.7580).
Cell is added at (926.2310 289.6540).
Cell is added at (926.2310 286.9180).
Cell is added at (911.0310 288.2860).
Cell is added at (911.0310 291.0220).
Cell is added at (911.0310 296.4940).
Cell is added at (911.0310 292.3900).
Cell is added at (911.0310 295.1260).
Cell is added at (911.0310 293.7580).
Cell is added at (911.0310 289.6540).
Cell is added at (911.0310 286.9180).
Cell is added at (36.2060 66.5070).
Cell is added at (37.5400 66.5070).
Cell is added at (40.2520 66.5070).
Cell is added at (38.9010 66.5070).
Cell is added at (105.8110 66.5070).
Cell is added at (107.1450 66.5070).
Cell is added at (109.8570 66.5070).
Cell is added at (108.5060 66.5070).
Cell is added at (36.2060 81.7070).
Cell is added at (37.5400 81.7070).
Cell is added at (40.2520 81.7070).
Cell is added at (38.9010 81.7070).
Cell is added at (105.8110 81.7070).
Cell is added at (107.1450 81.7070).
Cell is added at (109.8570 81.7070).
Cell is added at (108.5060 81.7070).
Cell is added at (175.4160 66.5070).
Cell is added at (176.7500 66.5070).
Cell is added at (179.4620 66.5070).
Cell is added at (178.1110 66.5070).
Cell is added at (175.4160 81.7070).
Cell is added at (176.7500 81.7070).
Cell is added at (179.4620 81.7070).
Cell is added at (178.1110 81.7070).
Cell is added at (245.0210 11.7720).
Cell is added at (246.3550 11.7720).
Cell is added at (249.0670 11.7720).
Cell is added at (247.7160 11.7720).
Cell is added at (245.0210 81.7070).
Cell is added at (246.3550 81.7070).
Cell is added at (249.0670 81.7070).
Cell is added at (247.7160 81.7070).
Cell is added at (36.2060 206.3770).
Cell is added at (37.5400 206.3770).
Cell is added at (40.2520 206.3770).
Cell is added at (38.9010 206.3770).
Cell is added at (105.8110 206.3770).
Cell is added at (107.1450 206.3770).
Cell is added at (109.8570 206.3770).
Cell is added at (108.5060 206.3770).
Cell is added at (36.2060 221.5770).
Cell is added at (37.5400 221.5770).
Cell is added at (40.2520 221.5770).
Cell is added at (38.9010 221.5770).
Cell is added at (105.8110 221.5770).
Cell is added at (107.1450 221.5770).
Cell is added at (109.8570 221.5770).
Cell is added at (108.5060 221.5770).
Cell is added at (36.2060 346.2470).
Cell is added at (37.5400 346.2470).
Cell is added at (40.2520 346.2470).
Cell is added at (38.9010 346.2470).
Cell is added at (105.8110 346.2470).
Cell is added at (107.1450 346.2470).
Cell is added at (109.8570 346.2470).
Cell is added at (108.5060 346.2470).
Cell is added at (36.2060 361.4470).
Cell is added at (37.5400 361.4470).
Cell is added at (40.2520 361.4470).
Cell is added at (38.9010 361.4470).
Cell is added at (105.8110 361.4470).
Cell is added at (107.1450 361.4470).
Cell is added at (109.8570 361.4470).
Cell is added at (108.5060 361.4470).
{I_SDRAM_TOP/sram_fixcell I_SDRAM_TOP/sram_fixcell_1 I_SDRAM_TOP/sram_fixcell_2 I_SDRAM_TOP/sram_fixcell_3 I_SDRAM_TOP/sram_fixcell_4 I_SDRAM_TOP/sram_fixcell_5 I_SDRAM_TOP/sram_fixcell_6 I_SDRAM_TOP/sram_fixcell_7 I_SDRAM_TOP/sram_fixcell_8 I_SDRAM_TOP/sram_fixcell_9 I_SDRAM_TOP/sram_fixcell_10 I_SDRAM_TOP/sram_fixcell_11 I_SDRAM_TOP/sram_fixcell_12 I_SDRAM_TOP/sram_fixcell_13 I_SDRAM_TOP/sram_fixcell_14 I_SDRAM_TOP/sram_fixcell_15 I_SDRAM_TOP/sram_fixcell_16 I_SDRAM_TOP/sram_fixcell_17 I_SDRAM_TOP/sram_fixcell_18 I_SDRAM_TOP/sram_fixcell_19 I_SDRAM_TOP/sram_fixcell_20 I_SDRAM_TOP/sram_fixcell_21 I_SDRAM_TOP/sram_fixcell_22 I_SDRAM_TOP/sram_fixcell_23 I_SDRAM_TOP/sram_fixcell_24 I_SDRAM_TOP/sram_fixcell_25 I_SDRAM_TOP/sram_fixcell_26 I_SDRAM_TOP/sram_fixcell_27 I_SDRAM_TOP/sram_fixcell_28 I_SDRAM_TOP/sram_fixcell_29 I_SDRAM_TOP/sram_fixcell_30 I_SDRAM_TOP/sram_fixcell_31 I_SDRAM_TOP/sram_fixcell_32 I_SDRAM_TOP/sram_fixcell_33 I_SDRAM_TOP/sram_fixcell_34 I_SDRAM_TOP/sram_fixcell_35 I_SDRAM_TOP/sram_fixcell_36 I_SDRAM_TOP/sram_fixcell_37 I_SDRAM_TOP/sram_fixcell_38 I_SDRAM_TOP/sram_fixcell_39 I_SDRAM_TOP/sram_fixcell_40 I_SDRAM_TOP/sram_fixcell_41 I_SDRAM_TOP/sram_fixcell_42 I_SDRAM_TOP/sram_fixcell_43 I_SDRAM_TOP/sram_fixcell_44 I_SDRAM_TOP/sram_fixcell_45 I_SDRAM_TOP/sram_fixcell_46 I_SDRAM_TOP/sram_fixcell_47 I_SDRAM_TOP/sram_fixcell_48 I_SDRAM_TOP/sram_fixcell_49 I_SDRAM_TOP/sram_fixcell_50 I_SDRAM_TOP/sram_fixcell_51 I_SDRAM_TOP/sram_fixcell_52 I_SDRAM_TOP/sram_fixcell_53 I_SDRAM_TOP/sram_fixcell_54 I_SDRAM_TOP/sram_fixcell_55 I_SDRAM_TOP/sram_fixcell_56 I_SDRAM_TOP/sram_fixcell_57 I_SDRAM_TOP/sram_fixcell_58 I_SDRAM_TOP/sram_fixcell_59 I_SDRAM_TOP/sram_fixcell_60 I_SDRAM_TOP/sram_fixcell_61 I_SDRAM_TOP/sram_fixcell_62 I_SDRAM_TOP/sram_fixcell_63 I_SDRAM_TOP/sram_fixcell_64 I_SDRAM_TOP/sram_fixcell_65 I_SDRAM_TOP/sram_fixcell_66 I_SDRAM_TOP/sram_fixcell_67 I_SDRAM_TOP/sram_fixcell_68 I_SDRAM_TOP/sram_fixcell_69 I_SDRAM_TOP/sram_fixcell_70 I_SDRAM_TOP/sram_fixcell_71 I_SDRAM_TOP/sram_fixcell_72 I_SDRAM_TOP/sram_fixcell_73 I_SDRAM_TOP/sram_fixcell_74 I_SDRAM_TOP/sram_fixcell_75 I_SDRAM_TOP/sram_fixcell_76 I_SDRAM_TOP/sram_fixcell_77 I_SDRAM_TOP/sram_fixcell_78 I_SDRAM_TOP/sram_fixcell_79 I_SDRAM_TOP/sram_fixcell_80 I_SDRAM_TOP/sram_fixcell_81 I_SDRAM_TOP/sram_fixcell_82 I_SDRAM_TOP/sram_fixcell_83 I_SDRAM_TOP/sram_fixcell_84 I_SDRAM_TOP/sram_fixcell_85 I_SDRAM_TOP/sram_fixcell_86 I_SDRAM_TOP/sram_fixcell_87 I_SDRAM_TOP/sram_fixcell_88 I_SDRAM_TOP/sram_fixcell_89 I_SDRAM_TOP/sram_fixcell_90 I_SDRAM_TOP/sram_fixcell_91 I_SDRAM_TOP/sram_fixcell_92 I_SDRAM_TOP/sram_fixcell_93 I_SDRAM_TOP/sram_fixcell_94 I_SDRAM_TOP/sram_fixcell_95 I_SDRAM_TOP/sram_fixcell_96 I_SDRAM_TOP/sram_fixcell_97 I_SDRAM_TOP/sram_fixcell_98 I_SDRAM_TOP/sram_fixcell_99 ...}
legalize_placement -cells $bufs
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-05-18 12:13:01 / Session:  00:01:08 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 733 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 368 cells with default moveable distance 0.0, and 42919 out of total 43287 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2011 total shapes.
Layer M2: cached 482 shapes out of 482 total shapes.
Cached 17597 vias out of 53299 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.6900 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 128 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      555931        40640        Yes DEFAULT_VA
       87696         2607        Yes RISC_CORE_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U2 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U10 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U43 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U57 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U102 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U103 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U106 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U474 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U501 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U504 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 38947 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:   15.610 um (9.34 rows)
            Max Displacement:       70.739 um (42.31 rows)
            Number of cells moved: 368 (out of 368 cells)

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.002-0001-nearest_legal_locations.gif'.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
    Input Location: (942.577 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 70.739 um (42.31 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
    Input Location: (941.209 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 69.371 um (41.49 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
    Input Location: (939.841 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 68.003 um (40.67 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
    Input Location: (938.473 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 66.635 um (39.85 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
    Input Location: (937.105 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 65.267 um (39.04 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
    Input Location: (935.737 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 63.899 um (38.22 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
    Input Location: (934.369 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 62.531 um (37.40 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
    Input Location: (933.001 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 61.163 um (36.58 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
    Input Location: (931.633 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 59.795 um (35.76 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
    Input Location: (930.265 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 58.427 um (34.94 rows)
    Optimization Step: unknown
There were 26 more cells with legal displacements larger than 5 rows.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/3) (0 sec)
Warning: Exclusive bound 'RISC_CORE_VA' has no cells.

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.002-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.002-0003-colored_displacements.gif'.
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  43247
number of references:               128
number of site rows:                385
number of locations attempted:    18430
number of locations failed:        4458  (24.2%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      12947      2445 ( 18.9%)       5483      2013 ( 36.7%)  NBUFFX16_LVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      12947      2445 ( 18.9%)       5483      2013 ( 36.7%)  NBUFFX16_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         368 (8832 total sites)
avg row height over cells:        1.672 um
rms cell displacement:           28.859 um (17.26 row height)
rms weighted cell displacement:  28.859 um (17.26 row height)
max cell displacement:           94.990 um (56.81 row height)
avg cell displacement:           15.189 um ( 9.08 row height)
avg weighted cell displacement:  15.189 um ( 9.08 row height)
number of cells moved:              368
number of large displacements:      131
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_RISC_CORE/sram_fixcell_169 (NBUFFX16_LVT)
  Input location: (147.245,522.955)
  Legal location: (129.32,429.672)
  Displacement:  94.990 um (56.81 row height)
Cell: I_RISC_CORE/sram_fixcell_161 (NBUFFX16_LVT)
  Input location: (168.087,522.955)
  Legal location: (182.976,429.672)
  Displacement:  94.464 um (56.50 row height)
Cell: I_RISC_CORE/sram_fixcell_152 (NBUFFX16_LVT)
  Input location: (168.087,521.587)
  Legal location: (148.776,429.672)
  Displacement:  93.922 um (56.17 row height)
Cell: I_RISC_CORE/sram_fixcell_165 (NBUFFX16_LVT)
  Input location: (168.087,520.219)
  Legal location: (165.04,428)
  Displacement:  92.269 um (55.19 row height)
Cell: I_RISC_CORE/sram_fixcell_163 (NBUFFX16_LVT)
  Input location: (168.087,518.851)
  Legal location: (157.744,428)
  Displacement:  91.438 um (54.69 row height)
Cell: I_RISC_CORE/sram_fixcell_173 (NBUFFX16_LVT)
  Input location: (147.245,520.219)
  Legal location: (145.128,429.672)
  Displacement:  90.572 um (54.17 row height)
Cell: I_RISC_CORE/sram_fixcell_171 (NBUFFX16_LVT)
  Input location: (147.245,518.851)
  Legal location: (137.376,429.672)
  Displacement:  89.723 um (53.66 row height)
Cell: I_RISC_CORE/sram_fixcell_156 (NBUFFX16_LVT)
  Input location: (168.087,517.483)
  Legal location: (163.368,429.672)
  Displacement:  87.938 um (52.59 row height)
Cell: I_RISC_CORE/sram_fixcell_168 (NBUFFX16_LVT)
  Input location: (147.245,514.747)
  Legal location: (125.672,429.672)
  Displacement:  87.768 um (52.49 row height)
Cell: I_RISC_CORE/sram_fixcell_155 (NBUFFX16_LVT)
  Input location: (168.087,516.115)
  Legal location: (159.72,429.672)
  Displacement:  86.847 um (51.94 row height)

Legalization succeeded.
Total Legalizer CPU: 11.130
Total Legalizer Wall Time: 9.626
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2024-05-18 12:13:10 / Session:  00:01:17 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 733 MB (FLW-8100)
1
# we want this cell to always be here, but can be resized.
set_size_only $bufs true
1
# if it is resized, we want it to be legalized.  But not moved far.
set_placement_status legalize_only $bufs
1
READING SCANDEF
READING SCANDEF
Information: Loading DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1/1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 5/5
FINISHED READING SCANDEF
Information: The command 'commit_upf' cleared the undo history. (UNDO-016)
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 242 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
######## STARTING PLACE #################
Information: Timer using 4 threads
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2024-05-18 12:13:12 / Session:  00:01:18 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 733 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: Corner Cmin:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Cmax:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
INFO: EarlyGR flow is not enabled.
.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085026 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.103133 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Running power improvement flow (1)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-05-18 12:13:22 / Session:  00:01:29 / Command:  00:00:10 / CPU:  00:00:19 / Memory: 1317 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-05-18 12:13:22 / Session:  00:01:29 / Command:  00:00:10 / CPU:  00:00:19 / Memory: 1317 MB (FLW-8100)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41901, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 821. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 27 ICGs are unique in the design. (CTS-126)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch: reason - unique (CTS-127)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       27
    Merged                    0
    Survived                  0
    Removed                   0
    Skipped                   27
      Unique                  27
    ICG at the end            27


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information:  initializing PDM....
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
PDM initilization successfull...
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085026 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.103133 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41901, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 821. (TIM-112)
Information:  uninitializing PDM....
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
PDM uninitilization successfull...
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ORB: Nominal = 0.0711620  Design MT = inf  Target = 0.3205563 (4.505 nominal)  MaxRC = 0.203153
ORB: Fast Target = 0.128994 ( 1.813 nominal )
ORB: stageDelay=0.24023, stageLength=8348842
nplLib: default vr hor dist = 1581
nplLib: default vr ver dist = 1581
nplLib: default vr buf size = 4
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario func_worst
Info: embedded eLpp will optimize for scenario func_best
Info: embedded eLpp will optimize for scenario test_worst
Info: embedded eLpp will optimize for scenario test_best
Information: Activity propagation will be performed for scenario test_best.
Information: Activity propagation will be performed for scenario func_best.
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Doing activity propagation for mode 'func' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_best (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Information: Propagated activity on scenario func_worst identical to that on func_best (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085026 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.103133 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41901, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 821. (TIM-112)

Warning: a large fraction of the nets have zero toggle rate (53.2756%)

****** eLpp estimated wire length 
2.18862% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 2.13309e+08
Total net wire length: 9.74629e+09
****** eLpp weights (no caps)
Number of nets: 41901, of which 41797 non-clock nets
Number of nets with 0 toggle rate: 22323
Max toggle rate = 0.833333, average toggle rate = 0.00225093
Max non-clock toggle rate = 0.416667
eLpp weight range = (0, 370.218)
*** 761 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 41901
Amt power = 0.1
Non-default weight range: (0.9, 24)
Information: Automatic repeater spreading is enabled.
Warning: hierarchy boundary restrictions detected! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Restructuring in 65 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'Cmax' for buffer aware analysis.
DTDP placement: scenario=test_worst
Information: Adding extra scenario func_worst.
Factor(1) = 1
Factor(2) = 0.341457
Factor(BASE) = 1
Factor(1) = 1
Factor(2) = 0.341457
Factor(BASE) = 1
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 845 sequential cells for slack balancing.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.

Warning: a large fraction of the nets have zero toggle rate (53.2756%)

coarse place 55% done.

Warning: a large fraction of the nets have zero toggle rate (53.2756%)

coarse place 64% done.

Warning: a large fraction of the nets have zero toggle rate (53.2708%)

coarse place 73% done.

Warning: a large fraction of the nets have zero toggle rate (53.2708%)

coarse place 82% done.

Warning: a large fraction of the nets have zero toggle rate (53.2708%)

coarse place 91% done.

Warning: a large fraction of the nets have zero toggle rate (53.2708%)

coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.41023e+10
Information: Extraction observers are detached as design net change threshold is reached.
Stored 2 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
START_CMD: optimize_dft        CPU:    441 s ( 0.12 hr) ELAPSE:    238 s ( 0.07 hr) MEM-PEAK:  1835 Mb Sat May 18 12:15:50 2024
Information: There exists MV crossing from I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/Q to test_so[1] in scan chain 5, and MV aware optimize_dft will be employed. (DFT-026)
Information: There exists MV crossing from test_si[1] to I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/SI in scan chain 5, and MV aware optimize_dft will be employed. (DFT-026)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  Total OPTIMIZABLE BITS: 5106
  VALIDATED :  5
  FAILED    :  0

DFT: MV domain crossings detected. Proceeding to repair SCANDEF MV crossings.
Information: splitting chain 5 to 1 sub-chains, dropping 2 elements to maximize number of optimizable elements. (DFT-2999)
DFT: Repaired SCANDEF MV crossings.
DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 13.2744 XDim 20.3972
INFO: number of GridCells (0xdb44d6c0): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 13.2744 XDim 20.3972
INFO: number of GridCells (0xdb44d6c0): 2500
Total 1.4100 seconds to load 43247 cell instances into cellmap, 38928 cells are off site row
Moveable cells: 39315; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2152, cell height 1.6720, cell area 3.7039 for total 39315 placed and application fixed cells
Information: Switching output filtering off (MSG-3401)
Running DFT optimization using 4 thread(s)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 125652
DFT: post-opt wirelength: 43440
DFT: post-opt wirelength difference: -82212 (ratio: -65.428214 %)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  Total OPTIMIZABLE BITS: 5104
  VALIDATED :  5
  FAILED    :  0

END_CMD: optimize_dft          CPU:    444 s ( 0.12 hr) ELAPSE:    241 s ( 0.07 hr) MEM-PEAK:  1835 Mb Sat May 18 12:15:54 2024
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-05-18 12:15:54 / Session:  00:04:01 / Command:  00:02:42 / CPU:  00:06:14 / Memory: 1836 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2024-05-18 12:15:54 / Session:  00:04:01 / Command:  00:02:42 / CPU:  00:06:14 / Memory: 1836 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-05-18 12:15:54 / Session:  00:04:01 / Command:  00:02:42 / CPU:  00:06:14 / Memory: 1836 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-05-18 12:15:54 / Session:  00:04:01 / Command:  00:02:42 / CPU:  00:06:14 / Memory: 1836 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.086155 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.105215 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41853, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41851, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 821. (TIM-112)
Running initial HFS and DRC step.
Information: Current block utilization is '0.35770', effective utilization is '0.37211'. (OPT-055)

    Scenario func_worst  WNS = 0.803449, TNS = 60.809674, NVP = 436
    Scenario test_worst  WNS = 0.625520, TNS = 0.838055, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:10     0.803    61.648 3.822e+05   263.910 19242.693      3333      4170         0     0.000      1835 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 884 nets gobbled, 1 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_worst  WNS = 0.803449, TNS = 60.627288, NVP = 436
    Scenario test_worst  WNS = 0.625520, TNS = 0.838055, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:24     0.803    61.465 3.822e+05   263.910 19242.695      3333      4170         0     0.000      2081 

min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000

    Scenario func_worst  WNS = 0.803449, TNS = 60.627288, NVP = 436
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 0.625520, TNS = 0.838055, NVP = 2
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_best  WNHS = 0.228693, TNHS = 6.772282, NHVP = 32
    Scenario test_best  WNHS = 0.228693, TNHS = 6.772282, NHVP = 32

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:04:27     0.803    61.465 3.822e+05   263.910 19355.992      3333      4170         0     0.000      2097    -0.229

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ndr: clock_double_spacing added
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ORB: Nominal = 0.0711620  Design MT = inf  Target = 0.3205563 (4.505 nominal)  MaxRC = 0.203153
ORB: Fast Target = 0.128994 ( 1.813 nominal )
ORB: stageDelay=0.24023, stageLength=8348842
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M5
WINFO: 41853 None; 0 M5; 0 Total
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Running clock data isolation flow.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Found 4 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435718186 0 1 (1809.573364)

Processing Buffer Trees  (ROI) ... 

    [0] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            4
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            4
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 1260 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1809.573364)

Processing Buffer Trees  (ROI) ... 

    [126]  10% ...
    [252]  20% ...
    [378]  30% ...
    [504]  40% ...
    [630]  50% ...
    [756]  60% ...
    [882]  70% ...
    [1008]  80% ...
    [1134]  90% ...
    [1260] 100% ...
    [1260] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         1832         1461
  Inverters:          676         1034
------------ ------------ ------------
      Total:         2508         2495
------------ ------------ ------------

Number of Drivers Sized: 496 [39.37%]

                      P: 251 [19.92%]
                      N: 245 [19.44%]

WINFO: 41844 None; 0 M5; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 1 min : 13.43 sec ELAPSE 0 hr : 0 min : 22.09 sec
Zbuf-RUNTIME         (Min) CPU 1 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 2303320 K / inuse 2280640 K
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085955 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104988 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41844, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41842, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 816. (TIM-112)

    Scenario func_worst  WNS = 0.709395, TNS = 51.107495, NVP = 150
    Scenario test_worst  WNS = 0.625406, TNS = 0.837902, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:53     0.709    51.945 3.853e+05    38.653  4693.460      2966      4528         0     0.000      2249 


    Scenario func_worst  WNS = 0.709395, TNS = 51.107495, NVP = 150
    Scenario test_worst  WNS = 0.625406, TNS = 0.837902, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:53     0.709    51.945 3.853e+05    38.653  4693.460      2966      4528         0     0.000      2249 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-05-18 12:16:46 / Session:  00:04:53 / Command:  00:03:34 / CPU:  00:08:51 / Memory: 2249 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2024-05-18 12:16:46 / Session:  00:04:53 / Command:  00:03:34 / CPU:  00:08:51 / Memory: 2249 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-05-18 12:16:46 / Session:  00:04:53 / Command:  00:03:34 / CPU:  00:08:51 / Memory: 2249 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-05-18 12:16:46 / Session:  00:04:53 / Command:  00:03:34 / CPU:  00:08:51 / Memory: 2249 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085955 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104988 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41844, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41842, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 816. (TIM-112)

    Scenario func_worst  WNS = 0.710255, TNS = 51.118446, NVP = 149
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 0.625558, TNS = 0.837299, NVP = 2
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:00     0.710    51.956 3.853e+05    38.657  4934.430      2966      4528         0     0.000      2249 

Running initial optimization step.
Place-opt command begin                   CPU:   593 s (  0.16 hr )  ELAPSE:   301 s (  0.08 hr )  MEM-PEAK:  2249 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   594 s (  0.16 hr )  ELAPSE:   302 s (  0.08 hr )  MEM-PEAK:  2249 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario test_best.
Information: Activity propagation will be performed for scenario func_best.
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 11 ****
Information: Doing activity propagation for mode 'func' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_best (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Information: Propagated activity on scenario func_worst identical to that on func_best (POW-006)
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.7103     2.3117      6        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.6868    47.4728    133        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0508     0.1089      3        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.3917     1.2250      7        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.6256     0.6256      1        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.2117     0.2117      1        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.7103    51.1184  48.8067    149        -          -      -      239    38.3640      365 1213906944
    2   *        -          -        -      -        -          -      -       80     1.8420      297 163382886400
    3   *   0.6256     0.8373   0.8373      2        -          -      -      239    38.3931      365  467105024
    4   *        -          -        -      -        -          -      -       80     1.8420      297 170391289856
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.7103    51.9557  49.6440    151   0.0000     0.0000      0      239    38.3931      375 170391289856    379805.78      38894       2966       4528
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.7103    51.9557  49.6440    151   0.0000     0.0000      0      239      375 170391289856    379805.78      38894
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Design is MV READY with 2 voltage domains.
Place-opt initialization complete         CPU:   747 s (  0.21 hr )  ELAPSE:   351 s (  0.10 hr )  MEM-PEAK:  2524 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1        51.96       49.64      0.00       616     379805.78  170391289856.00       38894              0.10      2524

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xee662490): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xee662490): 27132
Total 1.4300 seconds to load 43190 cell instances into cellmap, 36375 cells are off site row
Moveable cells: 39258; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2635, cell height 1.6720, cell area 3.7846 for total 39258 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1        51.96       49.64      0.00       613     379805.78  170391289856.00       38894              0.10      2524

Place-opt optimization Phase 17 Iter  1        51.96       49.64      0.00       613     379805.78  170391289856.00       38894              0.10      2524

Place-opt optimization Phase 18 Iter  1        51.96       49.64      0.00       613     379537.41  146328272896.00       38894              0.11      2538
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2        51.96       49.64      0.00       613     379537.41  146328272896.00       38894              0.11      2538
Place-opt optimization Phase 18 Iter  3        51.96       49.64      0.00       613     379564.09  144545677312.00       38894              0.11      2538
Place-opt optimization Phase 18 Iter  4        51.96       49.64      0.00       613     379564.09  144545677312.00       38894              0.11      2538
Place-opt optimization Phase 18 Iter  5        51.96       49.64      0.00       613     379564.59  144575643648.00       38894              0.11      2538

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 9685 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.allow_pg_as_shield                               :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.debug_read_patterned_metal_shapes                :        true                
common.eco_fix_drc_in_changed_area_only                 :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_explicit_cut_metal_generation             :        false               
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_backside_max_layer_mode                   :        soft                
common.global_backside_min_layer_mode                   :        soft                
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_backside_max_layer    :        1                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_backside_min_layer   :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.pg_shield_distance_threshold                     :        0                   
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_gr_graph_lock                             :        true                
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_earlygr_flow                               :        auto                
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_area_track_utilization                     :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.net_type_based_blockage_boundary_gcell_enhancement:       false               
global.report_congestion_enable_cell_snapping           :        false               
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.via_cut_modeling                                 :        false               
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Information: Skipping internal port ENL of CGLNPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX8_LVT.frame as it is not physical. (ZRT-585)
Found 0 pin access route guide groups.
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell I_PCI_TOP/HFSINV_634_1324 is placed overlapping with other cells at {{71.560 10.000} {72.776 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_1258_1331 is placed overlapping with other cells at {{78.248 10.000} {81.288 11.672}}. (ZRT-763)
Warning: Cell HFSBUF_23_63 is placed overlapping with other cells at {{211.248 10.000} {214.896 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U776 is placed overlapping with other cells at {{300.772 11.162} {301.988 12.834}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U752 is placed overlapping with other cells at {{321.710 23.172} {323.230 24.844}}. (ZRT-763)
Warning: Cell HFSINV_62350_2294 is placed overlapping with other cells at {{441.376 10.000} {443.200 11.672}}. (ZRT-763)
Warning: Cell U657 is placed overlapping with other cells at {{491.437 11.396} {492.957 13.068}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__24_ is placed overlapping with other cells at {{558.003 10.582} {563.475 12.254}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U6149 is placed overlapping with other cells at {{654.378 10.595} {655.898 12.267}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_ is placed overlapping with other cells at {{721.990 16.502} {727.158 18.174}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSBUF_528_1194 is placed overlapping with other cells at {{140.872 138.744} {143.152 140.416}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_245_1282 is placed overlapping with other cells at {{174.160 137.072} {175.376 138.744}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U313 is placed overlapping with other cells at {{283.987 83.226} {285.507 84.898}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U6841 is placed overlapping with other cells at {{319.694 87.234} {322.582 88.906}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U5533 is placed overlapping with other cells at {{404.543 85.130} {407.888 86.802}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U4952 is placed overlapping with other cells at {{493.007 85.134} {496.350 86.806}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U27 is placed overlapping with other cells at {{565.163 79.670} {566.683 81.342}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_ is placed overlapping with other cells at {{637.629 80.926} {643.101 82.598}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U161 is placed overlapping with other cells at {{726.825 88.761} {729.105 90.433}}. (ZRT-763)
Warning: Cell U784 is placed overlapping with other cells at {{805.635 115.782} {808.675 117.454}}. (ZRT-763)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_0_ is placed overlapping with other cells at {{142.739 160.576} {148.211 162.248}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U1474 is placed overlapping with other cells at {{188.654 165.150} {189.414 166.822}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U1032 is placed overlapping with other cells at {{239.849 159.572} {241.369 161.244}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U10276 is placed overlapping with other cells at {{324.570 161.065} {325.330 162.737}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U3620 is placed overlapping with other cells at {{403.794 161.669} {405.010 163.341}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__3_ is placed overlapping with other cells at {{499.108 160.840} {504.580 162.512}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__28_ is placed overlapping with other cells at {{567.716 159.703} {573.188 161.375}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__4_ is placed overlapping with other cells at {{646.697 161.470} {652.169 163.142}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/HFSINV_25_295 is placed overlapping with other cells at {{726.072 163.824} {729.112 165.496}}. (ZRT-763)
Warning: Cell U769 is placed overlapping with other cells at {{862.112 161.645} {864.392 163.317}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U4455 is placed overlapping with other cells at {{147.827 248.155} {148.587 249.827}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U3889 is placed overlapping with other cells at {{173.918 246.087} {175.438 247.759}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U4268 is placed overlapping with other cells at {{243.497 241.154} {244.713 242.827}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U2635 is placed overlapping with other cells at {{320.903 240.800} {322.423 242.472}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__29_ is placed overlapping with other cells at {{401.431 246.756} {406.903 248.428}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U2741 is placed overlapping with other cells at {{478.591 244.505} {480.111 246.177}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U1343 is placed overlapping with other cells at {{560.722 246.303} {564.066 247.975}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U3768 is placed overlapping with other cells at {{642.206 242.166} {643.726 243.838}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U236 is placed overlapping with other cells at {{728.230 238.507} {728.990 240.179}}. (ZRT-763)
Warning: Cell I_BLENDER_0/icc_clock94 is placed overlapping with other cells at {{799.281 240.374} {800.041 242.046}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_264_813 is placed overlapping with other cells at {{41.160 347.744} {44.200 349.416}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_386_829 is placed overlapping with other cells at {{104.696 359.448} {107.736 361.120}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U5815 is placed overlapping with other cells at {{190.236 325.953} {191.756 327.625}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U6067 is placed overlapping with other cells at {{241.327 325.185} {242.239 326.857}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U9255 is placed overlapping with other cells at {{327.481 324.092} {329.001 325.764}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U1732 is placed overlapping with other cells at {{421.550 323.855} {423.070 325.527}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_ is placed overlapping with other cells at {{483.948 322.962} {489.420 324.634}}. (ZRT-763)
Warning: Cell I_PARSER/U276 is placed overlapping with other cells at {{563.404 325.378} {564.164 327.050}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U3889 is placed overlapping with other cells at {{643.893 321.879} {645.413 323.551}}. (ZRT-763)
Warning: Cell I_BLENDER_1/s2_op1_reg_29_ is placed overlapping with other cells at {{721.256 324.697} {726.728 326.369}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U1277 is placed overlapping with other cells at {{807.237 324.782} {808.301 326.454}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U320 is placed overlapping with other cells at {{155.472 426.693} {156.688 428.365}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U273 is placed overlapping with other cells at {{164.739 423.708} {165.955 425.380}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U244 is placed overlapping with other cells at {{259.022 405.386} {260.390 407.058}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U1029 is placed overlapping with other cells at {{324.137 403.165} {325.657 404.837}}. (ZRT-763)
Warning: Cell I_RISC_CORE/HFSBUF_330_1074 is placed overlapping with other cells at {{399.576 404.592} {403.224 406.264}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U4127 is placed overlapping with other cells at {{549.111 400.718} {550.631 402.390}}. (ZRT-763)
Warning: Cell HFSBUF_34425_2325 is placed overlapping with other cells at {{564.800 399.576} {567.080 401.248}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U3091 is placed overlapping with other cells at {{645.265 405.083} {648.153 406.755}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U3307 is placed overlapping with other cells at {{722.074 403.504} {724.962 405.177}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U603 is placed overlapping with other cells at {{804.967 403.902} {806.031 405.574}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U796 is placed overlapping with other cells at {{165.952 496.589} {168.232 498.260}}. (ZRT-763)
Warning: Cell I_RISC_CORE/xoendcap_DCAP_HVT_90 is placed overlapping with other cells at {{335.738 512.911} {336.498 514.583}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U2703 is placed overlapping with other cells at {{633.051 480.864} {634.115 482.536}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U2603 is placed overlapping with other cells at {{643.432 482.648} {644.496 484.320}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U1581 is placed overlapping with other cells at {{726.188 484.831} {729.076 486.503}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/ram_write_addr_reg_1_ is placed overlapping with other cells at {{816.908 486.032} {822.380 487.704}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSBUF_402_1340 is placed overlapping with other cells at {{911.968 489.864} {914.248 491.536}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U50 is placed overlapping with other cells at {{176.730 559.619} {179.010 561.291}}. (ZRT-763)
Warning: Cell I_RISC_CORE/xoendcap_DCAP_HVT_3 is placed overlapping with other cells at {{333.999 565.365} {334.759 567.037}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSBUF_170_1308 is placed overlapping with other cells at {{825.936 570.120} {828.216 571.792}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_4_15 is placed overlapping with other cells at {{817.880 652.048} {820.920 653.720}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_17_17 is placed overlapping with other cells at {{917.744 652.048} {920.784 653.720}}. (ZRT-763)
Total number of nets = 41866, of which 0 are not extracted
Total number of open nets = 41130, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:03 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DBIn Done] Stage (MB): Used   71  Alloctr   72  Proc   81 
[DBIn Done] Total (MB): Used   82  Alloctr   84  Proc 9767 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:03 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[End of Read DB] Stage (MB): Used   73  Alloctr   74  Proc   81 
[End of Read DB] Total (MB): Used   80  Alloctr   82  Proc 9767 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   88  Alloctr   90  Proc 9767 
Net statistics:
Total number of nets     = 41866
Number of nets to route  = 41130
Number of single or zero port nets = 19
717 nets are fully connected,
 of which 717 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 41130, Total Half Perimeter Wire Length (HPWL) 1000125 microns
HPWL   0 ~   50 microns: Net Count    37234     Total HPWL       421984 microns
HPWL  50 ~  100 microns: Net Count     2377     Total HPWL       167720 microns
HPWL 100 ~  200 microns: Net Count      779     Total HPWL       104598 microns
HPWL 200 ~  300 microns: Net Count      256     Total HPWL        65789 microns
HPWL 300 ~  400 microns: Net Count      180     Total HPWL        61746 microns
HPWL 400 ~  500 microns: Net Count       93     Total HPWL        42275 microns
HPWL 500 ~  600 microns: Net Count       94     Total HPWL        51393 microns
HPWL 600 ~  700 microns: Net Count       64     Total HPWL        41190 microns
HPWL 700 ~  800 microns: Net Count       35     Total HPWL        25975 microns
HPWL 800 ~  900 microns: Net Count       11     Total HPWL         9163 microns
HPWL 900 ~ 1000 microns: Net Count        4     Total HPWL         3760 microns
HPWL     > 1000 microns: Net Count        3     Total HPWL         4532 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   28  Alloctr   28  Proc   22 
[End of Build All Nets] Total (MB): Used  116  Alloctr  118  Proc 9789 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  3.96     on layer (1)    M1
Average gCell capacity  5.92     on layer (2)    M2
Average gCell capacity  3.38     on layer (3)    M3
Average gCell capacity  3.44     on layer (4)    M4
Average gCell capacity  1.71     on layer (5)    M5
Average gCell capacity  2.68     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2437890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion Map] Stage (MB): Used   31  Alloctr   32  Proc   50 
[End of Build Congestion Map] Total (MB): Used  148  Alloctr  151  Proc 9839 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Add Nets Demand] Total (MB): Used  149  Alloctr  152  Proc 9839 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   69  Alloctr   70  Proc   72 
[End of Build Data] Total (MB): Used  149  Alloctr  152  Proc 9839 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  123 
[End of Blocked Pin Detection] Total (MB): Used  254  Alloctr  257  Proc 9963 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:06
[rtAllBotParts] Elapsed real time: 0:00:15 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:15 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[End of Initial Routing] Stage (MB): Used   37  Alloctr   37  Proc   23 
[End of Initial Routing] Total (MB): Used  291  Alloctr  295  Proc 9986 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  2437 Max = 8 GRCs =  6720 (1.38%)
Initial. H routing: Dmd-Cap  =  2198 Max = 7 (GRCs =   2) GRCs =  6528 (2.68%)
Initial. V routing: Dmd-Cap  =   238 Max = 8 (GRCs =   2) GRCs =   192 (0.08%)
Initial. Both Dirs: Overflow = 11037 Max = 8 GRCs = 17910 (3.67%)
Initial. H routing: Overflow =  7788 Max = 8 (GRCs =   1) GRCs = 14770 (6.06%)
Initial. V routing: Overflow =  3248 Max = 8 (GRCs =   4) GRCs =  3140 (1.29%)
Initial. M1         Overflow =     0 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M2         Overflow =  3108 Max = 8 (GRCs =   4) GRCs =  2895 (1.19%)
Initial. M3         Overflow =  5882 Max = 8 (GRCs =   1) GRCs =  8676 (3.56%)
Initial. M4         Overflow =    89 Max = 4 (GRCs =   1) GRCs =   128 (0.05%)
Initial. M5         Overflow =  1050 Max = 3 (GRCs =  10) GRCs =  1096 (0.45%)
Initial. M6         Overflow =    50 Max = 3 (GRCs =   2) GRCs =   117 (0.05%)
Initial. M7         Overflow =   855 Max = 2 (GRCs = 209) GRCs =  4996 (2.05%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  1112 Max =  4 GRCs =  5480 (3.16%)
Initial. H routing: Overflow =  1028 Max =  4 (GRCs =   6) GRCs =  5274 (6.08%)
Initial. V routing: Overflow =    84 Max =  4 (GRCs =   2) GRCs =   206 (0.24%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M2         Overflow =    20 Max =  4 (GRCs =   1) GRCs =    37 (0.04%)
Initial. M3         Overflow =   125 Max =  4 (GRCs =   6) GRCs =   158 (0.18%)
Initial. M4         Overflow =    20 Max =  4 (GRCs =   1) GRCs =    59 (0.07%)
Initial. M5         Overflow =    77 Max =  3 (GRCs =   6) GRCs =   149 (0.17%)
Initial. M6         Overflow =    43 Max =  3 (GRCs =   2) GRCs =   110 (0.13%)
Initial. M7         Overflow =   824 Max =  2 (GRCs = 209) GRCs =  4965 (5.73%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1078107.57
Initial. Layer M1 wire length = 107.78
Initial. Layer M2 wire length = 283626.69
Initial. Layer M3 wire length = 358300.45
Initial. Layer M4 wire length = 169965.17
Initial. Layer M5 wire length = 169546.90
Initial. Layer M6 wire length = 73163.40
Initial. Layer M7 wire length = 23397.19
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 342745
Initial. Via VIA12SQ_C count = 148753
Initial. Via VIA23SQ_C count = 143451
Initial. Via VIA34SQ_C count = 33699
Initial. Via VIA45SQ_C count = 12154
Initial. Via VIA56SQ_C count = 3303
Initial. Via VIA67SQ_C count = 1385
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Sat May 18 12:19:03 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:17 Elapsed real time: 0:00:09
30% of nets complete Elapsed cpu time: 0:00:17 Elapsed real time: 0:00:09
40% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:09
50% of nets complete Elapsed cpu time: 0:00:20 Elapsed real time: 0:00:09
60% of nets complete Elapsed cpu time: 0:00:21 Elapsed real time: 0:00:10
70% of nets complete Elapsed cpu time: 0:00:21 Elapsed real time: 0:00:10
80% of nets complete Elapsed cpu time: 0:00:23 Elapsed real time: 0:00:10
90% of nets complete Elapsed cpu time: 0:00:24 Elapsed real time: 0:00:10
[rtAllParts] Elapsed real time: 0:00:13 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:14 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:29
[End of Phase1 Routing] Stage (MB): Used    3  Alloctr    3  Proc   14 
[End of Phase1 Routing] Total (MB): Used  294  Alloctr  298  Proc 10001 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   658 Max = 6 GRCs =   457 (0.09%)
phase1. H routing: Dmd-Cap  =   626 Max = 6 (GRCs =  1) GRCs =   431 (0.18%)
phase1. V routing: Dmd-Cap  =    32 Max = 5 (GRCs =  1) GRCs =    26 (0.01%)
phase1. Both Dirs: Overflow =  3118 Max = 6 GRCs =  2618 (0.54%)
phase1. H routing: Overflow =  2093 Max = 5 (GRCs =  4) GRCs =  1664 (0.68%)
phase1. V routing: Overflow =  1025 Max = 6 (GRCs =  1) GRCs =   954 (0.39%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =  1008 Max = 6 (GRCs =  1) GRCs =   939 (0.39%)
phase1. M3         Overflow =  1872 Max = 5 (GRCs =  4) GRCs =  1453 (0.60%)
phase1. M4         Overflow =    16 Max = 2 (GRCs =  2) GRCs =    14 (0.01%)
phase1. M5         Overflow =   200 Max = 2 (GRCs = 10) GRCs =   190 (0.08%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =    19 Max = 1 (GRCs = 19) GRCs =    19 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    44 Max =  2 GRCs =    39 (0.02%)
phase1. H routing: Overflow =    41 Max =  2 (GRCs =  4) GRCs =    37 (0.04%)
phase1. V routing: Overflow =     3 Max =  2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    15 Max =  2 (GRCs =  4) GRCs =    11 (0.01%)
phase1. M4         Overflow =     3 Max =  2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. M5         Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.01%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    19 Max =  1 (GRCs = 19) GRCs =    19 (0.02%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1114785.90
phase1. Layer M1 wire length = 291.93
phase1. Layer M2 wire length = 288798.23
phase1. Layer M3 wire length = 351263.07
phase1. Layer M4 wire length = 196250.29
phase1. Layer M5 wire length = 184493.26
phase1. Layer M6 wire length = 79398.21
phase1. Layer M7 wire length = 14290.91
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 356379
phase1. Via VIA12SQ_C count = 148782
phase1. Via VIA23SQ_C count = 143331
phase1. Via VIA34SQ_C count = 40805
phase1. Via VIA45SQ_C count = 17174
phase1. Via VIA56SQ_C count = 5093
phase1. Via VIA67SQ_C count = 1194
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 66
[End of Whole Chip Routing] Elapsed real time: 0:00:36 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:05 total=0:01:07
[End of Whole Chip Routing] Stage (MB): Used  214  Alloctr  216  Proc  233 
[End of Whole Chip Routing] Total (MB): Used  294  Alloctr  298  Proc 10001 

Congestion utilization per direction:
Average vertical track utilization   = 16.18 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 18.52 %
Peak    horizontal track utilization = 300.00 %

[End of Global Routing] Elapsed real time: 0:00:36 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:06 total=0:01:08
[End of Global Routing] Stage (MB): Used  179  Alloctr  180  Proc  233 
[End of Global Routing] Total (MB): Used  259  Alloctr  263  Proc 10001 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -115  Alloctr -119  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10001 
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1        51.96       49.64      0.00       613     379564.59  144575643648.00       38894              0.13      2911
Place-opt optimization Phase 19 Iter  2        51.96       49.64      0.00       613     379569.69  144794157056.00       38894              0.13      2915
Place-opt optimization Phase 19 Iter  3        51.96       49.64      0.00       613     379572.72  144858513408.00       38894              0.13      2927
Place-opt optimization Phase 19 Iter  4        51.96       49.64      0.00       613     379574.25  144907763712.00       38894              0.13      2927
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5        51.96       49.64      0.00       613     379575.25  144937058304.00       38894              0.13      2944
Place-opt optimization Phase 19 Iter  6        51.96       49.64      0.00       613     379900.81  144932487168.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter  7        51.96       49.64      0.00       613     379899.81  144951427072.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter  8        51.96       49.64      0.00       613     379900.31  144968269824.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter  9        51.96       49.64      0.00       613     379900.31  144968581120.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter 10        51.96       49.64      0.00       613     379900.31  144982605824.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter 11        51.96       49.64      0.00       613     379900.56  144981704704.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter 12        51.96       49.64      0.00       613     379900.56  144982261760.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter 13        51.96       49.64      0.00       613     379900.56  144982261760.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter 14        51.96       49.64      0.00       613     379908.44  145019142144.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter 15        51.96       49.64      0.00       613     379908.97  145022713856.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter 16        51.96       49.64      0.00       613     379908.97  145022713856.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter 17        51.96       49.64      0.00       613     379908.97  145022713856.00       38894              0.13      2966
Place-opt optimization Phase 19 Iter 18        51.96       49.64      0.00       613     379908.97  145022713856.00       38894              0.13      2966

Place-opt optimization Phase 20 Iter  1         0.32        0.32      0.00       593     379908.97  145022713856.00       39017              0.13      2966

Disable clock slack update for ideal clocks
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 21 Iter  1         0.32        0.32      0.00       593     378185.88  142198128640.00       38334              0.14      2968
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.32        0.32      0.00       593     378142.16  142049705984.00       38334              0.14      2968
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.32        0.32      0.00       593     376323.75  160569131008.00       37413              0.15      2978
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario test_worst.
Information: Doing activity propagation for mode 'test' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Activity propagation will be performed for scenario func_worst.
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario test_best identical to that on test_worst (POW-006)
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Place-opt optimization Phase 24 Iter  1         0.32        0.32      0.00       593     373272.25  127695060992.00       37413              0.16      2978
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.32        0.32      0.00       485     375102.84  98694324224.00       37413              0.18      2978
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.32        0.32      0.00       476     375087.34  69039603712.00       37413              0.20      2998


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-05-18 12:24:12 / Session:  00:12:19 / Command:  00:11:00 / CPU:  00:29:54 / Memory: 2998 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.47        0.47      0.00       479     375087.34  69039603712.00       37413              0.21      2998

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2024-05-18 12:24:15 / Session:  00:12:22 / Command:  00:11:03 / CPU:  00:30:04 / Memory: 2998 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-05-18 12:24:16 / Session:  00:12:23 / Command:  00:11:04 / CPU:  00:30:09 / Memory: 2998 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-05-18 12:24:17 / Session:  00:12:24 / Command:  00:11:05 / CPU:  00:30:14 / Memory: 2998 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.47        0.47      0.00       476     375087.34  69039603712.00       37413              0.21      2998
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 37777 standard cells to the nearest cellrow to improve the accuracy of congestion analysis. 24 cells remain unaligned.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10121 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell I_PCI_TOP/HFSINV_634_1324 is placed overlapping with other cells at {{71.560 10.000} {72.776 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_1258_1331 is placed overlapping with other cells at {{78.248 10.000} {80.072 11.672}}. (ZRT-763)
Warning: Cell HFSBUF_23_63 is placed overlapping with other cells at {{211.248 10.000} {214.896 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_3264 is placed overlapping with other cells at {{290.744 20.032} {295.000 21.704}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_3068 is placed overlapping with other cells at {{320.536 15.016} {324.792 16.688}}. (ZRT-763)
Warning: Cell HFSINV_62350_2294 is placed overlapping with other cells at {{441.376 10.000} {442.288 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__28_ is placed overlapping with other cells at {{547.776 10.000} {553.248 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__24_ is placed overlapping with other cells at {{557.960 10.000} {563.432 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_ is placed overlapping with other cells at {{665.728 10.000} {673.784 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_ is placed overlapping with other cells at {{721.968 16.688} {727.136 18.360}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSBUF_528_1194 is placed overlapping with other cells at {{140.872 138.744} {143.152 140.416}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_245_1282 is placed overlapping with other cells at {{174.160 137.072} {175.376 138.744}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U314 is placed overlapping with other cells at {{285.728 81.896} {287.248 83.568}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_3067 is placed overlapping with other cells at {{322.968 86.912} {327.224 88.584}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U5537 is placed overlapping with other cells at {{406.568 83.568} {408.088 85.240}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_ is placed overlapping with other cells at {{495.640 86.912} {501.112 88.584}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/R_14 is placed overlapping with other cells at {{572.096 80.224} {577.568 81.896}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_ is placed overlapping with other cells at {{673.176 78.552} {678.648 80.224}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__20_ is placed overlapping with other cells at {{719.232 110.320} {724.704 111.992}}. (ZRT-763)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_0_ is placed overlapping with other cells at {{142.696 160.480} {148.168 162.152}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U1474 is placed overlapping with other cells at {{188.600 165.496} {189.360 167.168}}. (ZRT-763)
Warning: Cell I_PCI_TOP/I_PCI_CORE_mega_shift_reg_7__1_ is placed overlapping with other cells at {{270.832 160.480} {276.304 162.152}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_3334 is placed overlapping with other cells at {{335.432 163.824} {336.952 165.496}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U3632 is placed overlapping with other cells at {{421.008 160.480} {421.768 162.152}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_ is placed overlapping with other cells at {{510.384 170.512} {515.856 172.184}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__4_ is placed overlapping with other cells at {{601.432 158.808} {606.904 160.480}}. (ZRT-763)
Warning: Cell I_BLENDER_0/mega_shift_reg_8__9_ is placed overlapping with other cells at {{641.712 173.856} {647.184 175.528}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/HFSINV_25_337 is placed overlapping with other cells at {{725.160 185.560} {726.376 187.232}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_this_addr_g_int_reg_0_ is placed overlapping with other cells at {{803.592 222.344} {809.064 224.016}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U4428 is placed overlapping with other cells at {{150.752 249.096} {151.968 250.768}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_3613 is placed overlapping with other cells at {{165.192 239.064} {165.952 240.736}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U4311 is placed overlapping with other cells at {{247.424 245.752} {248.336 247.424}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U2195 is placed overlapping with other cells at {{345.008 239.064} {347.896 240.736}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__29_ is placed overlapping with other cells at {{401.400 247.424} {406.872 249.096}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__22_ is placed overlapping with other cells at {{489.712 240.736} {495.184 242.408}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U1343 is placed overlapping with other cells at {{560.696 245.752} {564.040 247.424}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U3863 is placed overlapping with other cells at {{669.528 245.752} {671.048 247.424}}. (ZRT-763)
Warning: Cell I_BLENDER_0/R_525 is placed overlapping with other cells at {{722.120 239.064} {728.960 240.736}}. (ZRT-763)
Warning: Cell I_BLENDER_0/R_81 is placed overlapping with other cells at {{805.264 247.424} {810.736 249.096}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_386_829 is placed overlapping with other cells at {{104.696 359.448} {107.736 361.120}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U5815 is placed overlapping with other cells at {{190.272 326.008} {191.792 327.680}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_3452 is placed overlapping with other cells at {{238.304 326.008} {242.560 327.680}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_2_2995 is placed overlapping with other cells at {{336.648 320.992} {338.472 322.664}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U1732 is placed overlapping with other cells at {{421.616 324.336} {423.136 326.008}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_ is placed overlapping with other cells at {{483.936 322.664} {489.408 324.336}}. (ZRT-763)
Warning: Cell I_PARSER/U280 is placed overlapping with other cells at {{561.304 320.992} {562.520 322.664}}. (ZRT-763)
Warning: Cell I_BLENDER_1/rem_blue_reg is placed overlapping with other cells at {{648.704 326.008} {654.176 327.680}}. (ZRT-763)
Warning: Cell I_BLENDER_1/s2_op1_reg_31_ is placed overlapping with other cells at {{725.464 326.008} {730.936 327.680}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U1306 is placed overlapping with other cells at {{805.112 337.712} {806.024 339.384}}. (ZRT-763)
Warning: Cell I_RISC_CORE/ctmTdsLR_1_3907 is placed overlapping with other cells at {{269.312 402.920} {271.440 404.592}}. (ZRT-763)
Warning: Cell I_RISC_CORE/HFSINV_36314_2059 is placed overlapping with other cells at {{397.904 406.264} {398.664 407.936}}. (ZRT-763)
Warning: Cell I_RISC_CORE/HFSBUF_330_1074 is placed overlapping with other cells at {{399.576 404.592} {401.856 406.264}}. (ZRT-763)
Warning: Cell I_BLENDER_1/mega_shift_reg_5__8_ is placed overlapping with other cells at {{548.840 412.952} {554.312 414.624}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U4861 is placed overlapping with other cells at {{569.816 417.968} {571.336 419.640}}. (ZRT-763)
Warning: Cell I_BLENDER_1/HFSBUF_36410_2333 is placed overlapping with other cells at {{679.408 406.264} {681.688 407.936}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U3321 is placed overlapping with other cells at {{722.576 399.576} {723.488 401.248}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U664 is placed overlapping with other cells at {{820.616 409.608} {822.136 411.280}}. (ZRT-763)
Warning: Cell I_RISC_CORE/xoendcap_DCAP_HVT_176 is placed overlapping with other cells at {{335.584 511.600} {336.344 513.272}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U2705 is placed overlapping with other cells at {{633.808 488.192} {634.568 489.864}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U2411 is placed overlapping with other cells at {{677.432 488.192} {678.496 489.864}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U1463 is placed overlapping with other cells at {{732.152 488.192} {733.368 489.864}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/ram_write_addr_reg_0_ is placed overlapping with other cells at {{816.816 488.192} {822.288 489.864}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSBUF_402_1340 is placed overlapping with other cells at {{911.968 489.864} {914.248 491.536}}. (ZRT-763)
Warning: Cell I_RISC_CORE/xoendcap_DCAP_HVT_98 is placed overlapping with other cells at {{324.944 558.416} {325.704 560.088}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSBUF_170_1308 is placed overlapping with other cells at {{825.936 570.120} {828.216 571.792}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_4_15 is placed overlapping with other cells at {{817.880 652.048} {819.096 653.720}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_17_17 is placed overlapping with other cells at {{917.744 652.048} {919.568 653.720}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:03 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Read DB] Stage (MB): Used   73  Alloctr   75  Proc    0 
[End of Read DB] Total (MB): Used   80  Alloctr   83  Proc 10121 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   88  Alloctr   90  Proc 10121 
Net statistics:
Total number of nets     = 40385
Number of nets to route  = 39799
Number of single or zero port nets = 19
567 nets are fully connected,
 of which 567 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 39799, Total Half Perimeter Wire Length (HPWL) 999601 microns
HPWL   0 ~   50 microns: Net Count    35958     Total HPWL       415897 microns
HPWL  50 ~  100 microns: Net Count     2296     Total HPWL       161835 microns
HPWL 100 ~  200 microns: Net Count      765     Total HPWL       103391 microns
HPWL 200 ~  300 microns: Net Count      279     Total HPWL        72150 microns
HPWL 300 ~  400 microns: Net Count      192     Total HPWL        65877 microns
HPWL 400 ~  500 microns: Net Count       99     Total HPWL        44789 microns
HPWL 500 ~  600 microns: Net Count       93     Total HPWL        50922 microns
HPWL 600 ~  700 microns: Net Count       63     Total HPWL        40504 microns
HPWL 700 ~  800 microns: Net Count       35     Total HPWL        25959 microns
HPWL 800 ~  900 microns: Net Count       12     Total HPWL         9987 microns
HPWL 900 ~ 1000 microns: Net Count        4     Total HPWL         3759 microns
HPWL     > 1000 microns: Net Count        3     Total HPWL         4531 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   27  Alloctr   27  Proc   15 
[End of Build All Nets] Total (MB): Used  115  Alloctr  118  Proc 10137 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.41     on layer (1)    M1
Average gCell capacity  5.92     on layer (2)    M2
Average gCell capacity  3.38     on layer (3)    M3
Average gCell capacity  3.44     on layer (4)    M4
Average gCell capacity  1.71     on layer (5)    M5
Average gCell capacity  2.68     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.94         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2437890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion Map] Stage (MB): Used   31  Alloctr   32  Proc   50 
[End of Build Congestion Map] Total (MB): Used  147  Alloctr  150  Proc 10187 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Add Nets Demand] Total (MB): Used  149  Alloctr  152  Proc 10187 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   68  Alloctr   68  Proc   65 
[End of Build Data] Total (MB): Used  149  Alloctr  152  Proc 10187 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  121 
[End of Blocked Pin Detection] Total (MB): Used  253  Alloctr  256  Proc 10308 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
[rtAllBotParts] Elapsed real time: 0:00:14 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:14 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[End of Initial Routing] Stage (MB): Used   37  Alloctr   37  Proc   25 
[End of Initial Routing] Total (MB): Used  290  Alloctr  294  Proc 10334 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  3061 Max = 11 GRCs =  6338 (1.30%)
Initial. H routing: Dmd-Cap  =  2802 Max =  8 (GRCs =   1) GRCs =  6169 (2.53%)
Initial. V routing: Dmd-Cap  =   259 Max = 11 (GRCs =   1) GRCs =   169 (0.07%)
Initial. Both Dirs: Overflow = 11104 Max = 10 GRCs = 13691 (2.81%)
Initial. H routing: Overflow =  7757 Max =  9 (GRCs =   1) GRCs = 10574 (4.34%)
Initial. V routing: Overflow =  3346 Max = 10 (GRCs =   1) GRCs =  3117 (1.28%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M2         Overflow =  3195 Max = 10 (GRCs =   1) GRCs =  2863 (1.17%)
Initial. M3         Overflow =  6045 Max =  9 (GRCs =   1) GRCs =  4713 (1.93%)
Initial. M4         Overflow =    83 Max =  5 (GRCs =   1) GRCs =   108 (0.04%)
Initial. M5         Overflow =   876 Max =  3 (GRCs =   3) GRCs =   899 (0.37%)
Initial. M6         Overflow =    68 Max =  3 (GRCs =   1) GRCs =   146 (0.06%)
Initial. M7         Overflow =   835 Max =  2 (GRCs = 179) GRCs =  4960 (2.03%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  1041 Max =  5 GRCs =  5397 (3.11%)
Initial. H routing: Overflow =   949 Max =  5 (GRCs =   1) GRCs =  5185 (5.98%)
Initial. V routing: Overflow =    92 Max =  5 (GRCs =   1) GRCs =   212 (0.24%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M2         Overflow =    17 Max =  4 (GRCs =   1) GRCs =    30 (0.03%)
Initial. M3         Overflow =   102 Max =  5 (GRCs =   1) GRCs =   140 (0.16%)
Initial. M4         Overflow =    20 Max =  5 (GRCs =   1) GRCs =    49 (0.06%)
Initial. M5         Overflow =    53 Max =  3 (GRCs =   3) GRCs =   125 (0.14%)
Initial. M6         Overflow =    54 Max =  3 (GRCs =   1) GRCs =   133 (0.15%)
Initial. M7         Overflow =   793 Max =  2 (GRCs = 179) GRCs =  4918 (5.67%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1083540.47
Initial. Layer M1 wire length = 90.48
Initial. Layer M2 wire length = 293928.61
Initial. Layer M3 wire length = 365491.99
Initial. Layer M4 wire length = 166985.47
Initial. Layer M5 wire length = 161912.55
Initial. Layer M6 wire length = 73357.54
Initial. Layer M7 wire length = 21773.83
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 333177
Initial. Via VIA12SQ_C count = 145937
Initial. Via VIA23SQ_C count = 139992
Initial. Via VIA34SQ_C count = 32268
Initial. Via VIA45SQ_C count = 10690
Initial. Via VIA56SQ_C count = 3038
Initial. Via VIA67SQ_C count = 1252
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Sat May 18 12:24:46 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:07
40% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:07
60% of nets complete Elapsed cpu time: 0:00:17 Elapsed real time: 0:00:07
70% of nets complete Elapsed cpu time: 0:00:17 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:08
[rtAllParts] Elapsed real time: 0:00:10 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:11 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc   12 
[End of Phase1 Routing] Total (MB): Used  293  Alloctr  296  Proc 10346 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =  1034 Max = 9 GRCs =   742 (0.15%)
phase1. H routing: Dmd-Cap  =   974 Max = 5 (GRCs =  1) GRCs =   700 (0.29%)
phase1. V routing: Dmd-Cap  =    60 Max = 9 (GRCs =  1) GRCs =    42 (0.02%)
phase1. Both Dirs: Overflow =  3664 Max = 9 GRCs =  2956 (0.61%)
phase1. H routing: Overflow =  2220 Max = 5 (GRCs =  2) GRCs =  1725 (0.71%)
phase1. V routing: Overflow =  1444 Max = 9 (GRCs =  1) GRCs =  1231 (0.50%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =  1426 Max = 9 (GRCs =  1) GRCs =  1215 (0.50%)
phase1. M3         Overflow =  2005 Max = 5 (GRCs =  2) GRCs =  1514 (0.62%)
phase1. M4         Overflow =    15 Max = 3 (GRCs =  1) GRCs =    13 (0.01%)
phase1. M5         Overflow =   171 Max = 2 (GRCs =  5) GRCs =   166 (0.07%)
phase1. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M7         Overflow =    43 Max = 1 (GRCs = 43) GRCs =    43 (0.02%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    68 Max =  3 GRCs =    62 (0.04%)
phase1. H routing: Overflow =    63 Max =  3 (GRCs =  1) GRCs =    58 (0.07%)
phase1. V routing: Overflow =     5 Max =  3 (GRCs =  1) GRCs =     4 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M3         Overflow =    13 Max =  3 (GRCs =  1) GRCs =     8 (0.01%)
phase1. M4         Overflow =     4 Max =  3 (GRCs =  1) GRCs =     2 (0.00%)
phase1. M5         Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.01%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =    43 Max =  1 (GRCs = 43) GRCs =    43 (0.05%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1111833.17
phase1. Layer M1 wire length = 197.04
phase1. Layer M2 wire length = 295495.32
phase1. Layer M3 wire length = 361935.91
phase1. Layer M4 wire length = 190804.56
phase1. Layer M5 wire length = 173175.02
phase1. Layer M6 wire length = 76555.72
phase1. Layer M7 wire length = 13669.59
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 344036
phase1. Via VIA12SQ_C count = 146015
phase1. Via VIA23SQ_C count = 140059
phase1. Via VIA34SQ_C count = 37829
phase1. Via VIA45SQ_C count = 14625
phase1. Via VIA56SQ_C count = 4409
phase1. Via VIA67SQ_C count = 1099
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:32 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:59 total=0:01:01
[End of Whole Chip Routing] Stage (MB): Used  212  Alloctr  213  Proc  224 
[End of Whole Chip Routing] Total (MB): Used  293  Alloctr  296  Proc 10346 

Congestion utilization per direction:
Average vertical track utilization   = 15.85 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 17.37 %
Peak    horizontal track utilization = 400.00 %

[End of Global Routing] Elapsed real time: 0:00:32 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:01:00 total=0:01:02
[End of Global Routing] Stage (MB): Used  176  Alloctr  178  Proc  224 
[End of Global Routing] Total (MB): Used  257  Alloctr  261  Proc 10346 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -114  Alloctr -117  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10346 
Using per-layer congestion maps for congestion reduction.
Information: 45.62% of design has horizontal routing density above target_routing_density of 0.80.
Information: 35.43% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 20.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.468 to 0.481. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40363, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40361, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 814. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ORB: Nominal = 0.0711620  Design MT = inf  Target = 0.3205563 (4.505 nominal)  MaxRC = 0.203153
ORB: Fast Target = 0.128994 ( 1.813 nominal )
ORB: stageDelay=0.24023, stageLength=8348842
nplLib: default vr hor dist = 1581
nplLib: default vr ver dist = 1581
nplLib: default vr buf size = 4
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Information: Activity propagation will be performed for scenario test_best.
Information: Activity propagation will be performed for scenario func_best.
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Doing activity propagation for mode 'func' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_best (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Information: Propagated activity on scenario func_worst identical to that on func_best (POW-006)
****** eLpp estimated wire length 
0.871885% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 9.16903e+07
Total net wire length: 1.05163e+10
****** eLpp weights (with caps)
Number of nets: 40363, of which 40255 non-clock nets
Number of nets with 0 toggle rate: 13553
Max toggle rate = 0.833333, average toggle rate = 0.00203063
Max non-clock toggle rate = 0.416667
eLpp weight range = (0, 106.66)
*** 28 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 40363
Amt power = 0.1
Non-default weight range: (0.9, 15.566)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=test_worst
Information: Adding extra scenario func_worst.
Factor(1) = 1
Factor(2) = 0.341457
Factor(BASE) = 1
Factor(1) = 1
Factor(2) = 0.341457
Factor(BASE) = 1
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.08943e+10
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
----------------------------------------------------------------

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  Total OPTIMIZABLE BITS: 5104
  VALIDATED :  5
  FAILED    :  0

DFT: Repaired SCANDEF MV crossings.
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40363, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40361, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 814. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 80(r) x 100(c) GridCells YDim 8.36 XDim 10.1986
INFO: number of GridCells (0xda7dcff0): 8000
INFO: creating 80(r) x 100(c) GridCells YDim 8.36 XDim 10.1986
INFO: number of GridCells (0xda7dcff0): 8000
Total 1.2500 seconds to load 41709 cell instances into cellmap, 37393 cells are off site row
Moveable cells: 37777; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2775, cell height 1.6720, cell area 3.8080 for total 37777 placed and application fixed cells
Information: Switching output filtering off (MSG-3401)
Running DFT optimization using 4 thread(s)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 74193
DFT: post-opt wirelength: 41413
DFT: post-opt wirelength difference: -32779 (ratio: -44.181658 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  Total OPTIMIZABLE BITS: 5104
  VALIDATED :  5
  FAILED    :  0

Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 2:13 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2011 total shapes.
Layer M2: cached 482 shapes out of 482 total shapes.
Cached 17597 vias out of 53299 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 262 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39365        Yes DEFAULT_VA
      105360         2316        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (27 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.002-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.002-0002-colored_displacements.gif'.
Legalization complete (45 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  41681
number of references:               262
number of site rows:                385
number of locations attempted:  1860775
number of locations failed:      687986  (37.0%)

Legality of references at locations:
228 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2579     135612     75884 ( 56.0%)     107256     75659 ( 70.5%)  MUX41X1_RVT
  2112      61798     31528 ( 51.0%)      49335     26641 ( 54.0%)  SDFFARX1_HVT
  3625     117488     27943 ( 23.8%)      68808     26901 ( 39.1%)  AO22X1_RVT
  2704      64994     20666 ( 31.8%)      41942     17906 ( 42.7%)  FADDX1_RVT
  1000      37296     18975 ( 50.9%)      29488     16322 ( 55.4%)  SDFFNARX1_HVT
  2293      57976     14117 ( 24.3%)      35912     13164 ( 36.7%)  AO22X1_HVT
  1432      38888     10923 ( 28.1%)      24340     10442 ( 42.9%)  NOR2X1_RVT
   593      19612      7392 ( 37.7%)      13852      7215 ( 52.1%)  HADDX1_RVT
   871      24358      6727 ( 27.6%)      14514      6329 ( 43.6%)  NOR2X0_RVT
  1590      42794      6302 ( 14.7%)      22276      5449 ( 24.5%)  INVX0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         48        29 ( 60.4%)         32        29 ( 90.6%)  AO221X2_HVT
     1         56        40 ( 71.4%)         56        36 ( 64.3%)  SDFFASX2_HVT
    10        656       416 ( 63.4%)        576       415 ( 72.0%)  MUX41X1_LVT
     2         64        41 ( 64.1%)         56        39 ( 69.6%)  SDFFASX2_RVT
     1         24        14 ( 58.3%)         16        12 ( 75.0%)  XNOR2X2_HVT
     1         24        13 ( 54.2%)         16        13 ( 81.2%)  AO21X2_HVT
     4        200       124 ( 62.0%)        192       129 ( 67.2%)  MUX41X2_RVT
  2579     135612     75884 ( 56.0%)     107256     75659 ( 70.5%)  MUX41X1_RVT
    13        480       258 ( 53.8%)        360       259 ( 71.9%)  MUX41X1_HVT
     2         88        49 ( 55.7%)         72        49 ( 68.1%)  NOR3X0_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       37749 (565780 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.885 um ( 0.53 row height)
rms weighted cell displacement:   0.885 um ( 0.53 row height)
max cell displacement:           23.104 um (13.82 row height)
avg cell displacement:            0.655 um ( 0.39 row height)
avg weighted cell displacement:   0.655 um ( 0.39 row height)
number of cells moved:            37455
number of large displacements:       24
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_RISC_CORE/sram_fixcell_143 (NBUFFX8_HVT)
  Input location: (178.872,650.376)
  Legal location: (164.888,631.984)
  Displacement:  23.104 um (13.82 row height)
Cell: I_RISC_CORE/sram_fixcell_146 (NBUFFX8_HVT)
  Input location: (131.448,650.376)
  Legal location: (148.168,637)
  Displacement:  21.412 um (12.81 row height)
Cell: I_RISC_CORE/sram_fixcell_147 (NBUFFX8_HVT)
  Input location: (135.096,650.376)
  Legal location: (148.168,635.328)
  Displacement:  19.933 um (11.92 row height)
Cell: I_RISC_CORE/sram_fixcell_140 (NBUFFX8_HVT)
  Input location: (175.224,650.376)
  Legal location: (164.888,633.656)
  Displacement:  19.657 um (11.76 row height)
Cell: I_RISC_CORE/sram_fixcell_149 (NBUFFX8_HVT)
  Input location: (142.392,650.376)
  Legal location: (148.168,631.984)
  Displacement:  19.278 um (11.53 row height)
Cell: I_RISC_CORE/sram_fixcell_148 (NBUFFX8_HVT)
  Input location: (138.744,650.376)
  Legal location: (148.168,633.656)
  Displacement:  19.193 um (11.48 row height)
Cell: I_RISC_CORE/sram_fixcell_142 (NBUFFX8_HVT)
  Input location: (175.984,652.048)
  Legal location: (164.888,637)
  Displacement:  18.697 um (11.18 row height)
Cell: I_RISC_CORE/sram_fixcell_144 (NBUFFX8_HVT)
  Input location: (142.392,652.048)
  Legal location: (150.448,635.328)
  Displacement:  18.560 um (11.10 row height)
Cell: I_RISC_CORE/sram_fixcell_141 (NBUFFX8_HVT)
  Input location: (172.336,652.048)
  Legal location: (162.608,637)
  Displacement:  17.919 um (10.72 row height)
Cell: I_RISC_CORE/sram_fixcell_139 (NBUFFX8_HVT)
  Input location: (168.688,652.048)
  Legal location: (162.608,635.328)
  Displacement:  17.791 um (10.64 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0:49 
Moved 37444 out of 41706 cells, ratio = 0.897808
Total displacement = 31512.501953(um)
Max displacement = 32.375999(um), I_RISC_CORE/sram_fixcell_143 (178.871994, 650.375977, 0) => (164.888000, 633.656006, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.24(um)
  0 ~  20% cells displacement <=      0.40(um)
  0 ~  30% cells displacement <=      0.53(um)
  0 ~  40% cells displacement <=      0.64(um)
  0 ~  50% cells displacement <=      0.75(um)
  0 ~  60% cells displacement <=      0.86(um)
  0 ~  70% cells displacement <=      1.00(um)
  0 ~  80% cells displacement <=      1.19(um)
  0 ~  90% cells displacement <=      1.51(um)
  0 ~ 100% cells displacement <=     32.38(um)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085758 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104755 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40335, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40333, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 814. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-05-18 12:27:29 / Session:  00:15:36 / Command:  00:14:17 / CPU:  00:36:24 / Memory: 3223 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2024-05-18 12:27:30 / Session:  00:15:37 / Command:  00:14:18 / CPU:  00:36:30 / Memory: 3223 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-05-18 12:27:32 / Session:  00:15:39 / Command:  00:14:20 / CPU:  00:36:34 / Memory: 3223 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.47        0.47      0.00       476     375021.00  68953538560.00       37385              0.26      3222
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085758 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104755 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40335, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40333, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 814. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-05-18 12:27:44 / Session:  00:15:51 / Command:  00:14:32 / CPU:  00:37:11 / Memory: 3223 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1200 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xffbe2000): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xffbe2000): 27132
Total 1.4400 seconds to load 41681 cell instances into cellmap
Moveable cells: 37749; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2782, cell height 1.6720, cell area 3.8091 for total 37749 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1100 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xffbe2000): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xffbe2000): 27132
Total 1.2800 seconds to load 41681 cell instances into cellmap
Moveable cells: 37749; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2782, cell height 1.6720, cell area 3.8091 for total 37749 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1        17.40       17.40      0.00       962     375021.00  68953538560.00       37385              0.27      3222
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1        17.40       17.40      0.00       962     375021.00  68953538560.00       37385              0.27      3222
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2        17.40       17.40      0.00       962     375021.00  68953538560.00       37385              0.27      3222
Place-opt optimization Phase 41 Iter  3        17.40       17.40      0.00        58     376334.41  68375093248.00       37385              0.27      3222
Place-opt optimization Phase 41 Iter  4        17.40       17.40      0.00        54     376342.56  68366323712.00       37385              0.27      3222

CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1        17.40       17.40      0.00        51     376342.56  68366323712.00       37902              0.27      3222
Place-opt optimization Phase 42 Iter  2        17.40       17.40      0.00        51     376342.31  68368744448.00       37902              0.27      3222
Place-opt optimization Phase 42 Iter  3        17.40       17.40      0.00        51     376342.31  68368744448.00       37902              0.27      3222
Place-opt optimization Phase 42 Iter  4        17.40       17.40      0.00        51     376342.31  68368744448.00       37902              0.27      3222
Place-opt optimization Phase 42 Iter  5        17.40       17.40      0.00        51     376343.56  68478988288.00       37902              0.27      3222
Place-opt optimization Phase 42 Iter  6        17.40       17.40      0.00        51     376343.56  68478988288.00       37902              0.27      3222
Place-opt optimization Phase 42 Iter  7        17.40       17.40      0.00        51     376343.56  68478988288.00       37902              0.28      3222
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  8        17.40       17.40      0.00        51     376343.56  68590559232.00       37902              0.28      3222
Place-opt optimization Phase 42 Iter  9        17.40       17.40      0.00        51     376343.56  68590559232.00       37902              0.28      3222
Place-opt optimization Phase 42 Iter 10        17.40       17.40      0.00        51     376343.56  68590559232.00       37902              0.28      3222
Place-opt optimization Phase 42 Iter 11        17.40       17.40      0.00        51     376343.56  68590559232.00       37902              0.28      3222
Place-opt optimization Phase 42 Iter 12        17.40       17.40      0.00        51     376343.56  68590559232.00       37902              0.28      3222
Place-opt optimization Phase 42 Iter 13        17.40       17.40      0.00        51     376343.56  68590559232.00       37902              0.28      3222
Place-opt optimization Phase 42 Iter 14        17.40       17.40      0.00        51     376343.56  68590559232.00       37902              0.28      3222
Place-opt optimization Phase 42 Iter 15        17.40       17.40      0.00        51     376343.56  68590559232.00       37902              0.28      3222

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 43 Iter  1         0.64        0.64      0.00        51     376343.56  68590559232.00       37902              0.28      3222

CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.64        0.64      0.00        51     376341.03  49477816320.00       37902              0.28      3222
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.64        0.64      0.00        51     376341.03  49477816320.00       37902              0.28      3222
Place-opt optimization Phase 44 Iter  3         0.64        0.64      0.00        51     376343.56  49496125440.00       37902              0.28      3222
Place-opt optimization Phase 44 Iter  4         0.64        0.64      0.00        51     376343.56  49496125440.00       37902              0.28      3222

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.52        0.52      0.00        51     376343.56  49496125440.00       37903              0.28      3222
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.52        0.52      0.00        51     376343.56  49538269184.00       37903              0.28      3222
CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        307.8          0.0            40853            40853           0
M2                          307.8         30.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.02        0.02      0.00        51     376343.56  49538269184.00       37903              0.29      3222

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario test_worst.
Information: Doing activity propagation for mode 'test' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Activity propagation will be performed for scenario func_worst.
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario test_best identical to that on test_worst (POW-006)
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Place-opt optimization Phase 48 Iter  1         0.02        0.02      0.00        51     375694.50  48670429184.00       37584              0.30      3222
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.02        0.02      0.00        51     375646.19  47071240192.00       37584              0.31      3222
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 22.76070404 cumPct:    57.79 estdown: 16.62638664 cumUp: 6051 numDown: 17969 status= valid
Knee-Processing :  cumEst: 36.65302277 cumPct:    93.06 estdown: 2.73552704 cumUp: 17282 numDown: 6738 status= valid
Knee-Processing :  cumEst: 39.38854980 cumPct:   100.01 estdown: 0.00000000 cumUp: 32196 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.02        0.02      0.00        51     375500.84  41097789440.00       37584              0.33      3222
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.02        0.02      0.00        51     375500.84  41097789440.00       37584              0.33      3222

Place-opt optimization Phase 52 Iter  1         0.02        0.02      0.00        51     375500.84  41097789440.00       37584              0.33      3222

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-05-18 12:31:33 / Session:  00:19:40 / Command:  00:18:21 / CPU:  00:47:52 / Memory: 3223 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-05-18 12:31:35 / Session:  00:19:42 / Command:  00:18:23 / CPU:  00:47:58 / Memory: 3223 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   2917 s ( 0.81 hr) ELAPSE :   1183 s ( 0.33 hr) MEM-PEAK :  3222 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   2917 s ( 0.81 hr) ELAPSE :   1183 s ( 0.33 hr) MEM-PEAK :  3222 Mb
Place-opt optimization Phase 55 Iter  1         0.02        0.02      0.00        51     375500.84  41097789440.00       37584              0.33      3222
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2011 total shapes.
Layer M2: cached 482 shapes out of 482 total shapes.
Cached 17597 vias out of 53299 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 249 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39541        Yes DEFAULT_VA
      105360         2339        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (16 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (29 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  41880
number of references:               249
number of site rows:                385
number of locations attempted:  1093613
number of locations failed:      319096  (29.2%)

Legality of references at locations:
219 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2572      57124     26328 ( 46.1%)      41496     23635 ( 57.0%)  MUX41X1_RVT
  2283      38284     19296 ( 50.4%)      27723     13817 ( 49.8%)  SDFFARX1_HVT
  2630      43192     13017 ( 30.1%)      26076      9159 ( 35.1%)  FADDX1_RVT
  3185      56080     10573 ( 18.9%)      32560      8481 ( 26.0%)  AO22X1_RVT
  1154      20360     10386 ( 51.0%)      14640      7494 ( 51.2%)  SDFFNARX1_HVT
  2752      49880      9522 ( 19.1%)      29168      7527 ( 25.8%)  AO22X1_HVT
   480       9280      4593 ( 49.5%)       6760      3042 ( 45.0%)  SDFFX1_HVT
  1072      18232      4053 ( 22.2%)      10452      3132 ( 30.0%)  NOR2X1_RVT
  1707      28074      3578 ( 12.7%)      15756      2600 ( 16.5%)  INVX0_HVT
   821      16957      3627 ( 21.4%)       8728      2545 ( 29.2%)  NBUFFX8_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        21 ( 87.5%)         24        21 ( 87.5%)  OAI221X2_HVT
     1         24        13 ( 54.2%)         16        14 ( 87.5%)  NOR3X2_RVT
    11        272       164 ( 60.3%)        208       152 ( 73.1%)  MUX41X1_LVT
     1         24        12 ( 50.0%)         16        13 ( 81.2%)  NOR3X0_LVT
     1         24        13 ( 54.2%)         16        11 ( 68.8%)  OAI21X2_HVT
     2         48        24 ( 50.0%)         32        21 ( 65.6%)  SDFFASX2_RVT
    11        240       109 ( 45.4%)        144       102 ( 70.8%)  MUX41X1_HVT
    18        360       166 ( 46.1%)        240       147 ( 61.2%)  OAI221X1_RVT
   150       3560      1869 ( 52.5%)       2816      1438 ( 51.1%)  SDFFNARX1_RVT
    23        424       226 ( 53.3%)        360       179 ( 49.7%)  MUX41X2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       37948 (567668 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.201 um ( 0.12 row height)
rms weighted cell displacement:   0.201 um ( 0.12 row height)
max cell displacement:            5.018 um ( 3.00 row height)
avg cell displacement:            0.028 um ( 0.02 row height)
avg weighted cell displacement:   0.028 um ( 0.02 row height)
number of cells moved:             1221
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZINV_9_f_inst_5314 (INVX16_HVT)
  Input location: (557.504,10)
  Legal location: (557.352,15.016)
  Displacement:   5.018 um ( 3.00 row height)
Cell: ZINV_9_f_inst_5326 (INVX16_HVT)
  Input location: (555.68,10)
  Legal location: (552.792,13.344)
  Displacement:   4.418 um ( 2.64 row height)
Cell: ZINV_9_f_inst_5312 (INVX16_HVT)
  Input location: (554.464,10)
  Legal location: (550.36,10)
  Displacement:   4.104 um ( 2.45 row height)
Cell: ZINV_9_f_inst_5300 (INVX16_HVT)
  Input location: (558.112,10)
  Legal location: (555.832,13.344)
  Displacement:   4.047 um ( 2.42 row height)
Cell: ZINV_11_f_inst_5284 (INVX16_HVT)
  Input location: (453.536,10)
  Legal location: (451.256,13.344)
  Displacement:   4.047 um ( 2.42 row height)
Cell: HFSINV_22_f_412 (INVX16_HVT)
  Input location: (562.52,11.672)
  Legal location: (560.392,15.016)
  Displacement:   3.964 um ( 2.37 row height)
Cell: I_PCI_TOP/U9615 (INVX0_HVT)
  Input location: (463.112,10)
  Legal location: (464.936,13.344)
  Displacement:   3.809 um ( 2.28 row height)
Cell: ZINV_9_f_inst_5296 (INVX16_HVT)
  Input location: (455.968,10)
  Legal location: (454.296,13.344)
  Displacement:   3.739 um ( 2.24 row height)
Cell: ZINV_9_f_inst_5288 (INVX16_HVT)
  Input location: (459.008,10)
  Legal location: (460.376,13.344)
  Displacement:   3.613 um ( 2.16 row height)
Cell: HFSINV_22_f_417 (INVX16_HVT)
  Input location: (562.976,10)
  Legal location: (564.344,13.344)
  Displacement:   3.613 um ( 2.16 row height)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085758 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104755 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40534, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40532, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 824. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-05-18 12:32:19 / Session:  00:20:26 / Command:  00:19:07 / CPU:  00:49:10 / Memory: 3223 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-05-18 12:32:20 / Session:  00:20:27 / Command:  00:19:08 / CPU:  00:49:15 / Memory: 3223 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xdf1a9240): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xdf1a9240): 27132
Total 1.4600 seconds to load 41880 cell instances into cellmap
Moveable cells: 37948; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2738, cell height 1.6720, cell area 3.8018 for total 37948 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.03        0.03      0.00        78     375500.84  41097789440.00       37584              0.34      3222
CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        307.8          0.0            40534            40534           0
M2                          307.8         30.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.03        0.03      0.00        78     375500.84  41097789440.00       37584              0.35      3222
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.03        0.03      0.00        78     375500.84  41097789440.00       37584              0.35      3222
Place-opt optimization Phase 60 Iter  3         0.03        0.03      0.00        57     375510.22  41068670976.00       37584              0.35      3222
Place-opt optimization Phase 60 Iter  4         0.03        0.03      0.00        57     375510.22  41068670976.00       37584              0.35      3222

CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.03        0.03      0.00        54     375510.22  41068670976.00       37584              0.35      3222
Place-opt optimization Phase 61 Iter  2         0.03        0.03      0.00        54     375510.22  41068670976.00       37584              0.35      3222
Place-opt optimization Phase 61 Iter  3         0.03        0.03      0.00        54     375510.22  41068670976.00       37584              0.35      3222
Place-opt optimization Phase 61 Iter  4         0.03        0.03      0.00        54     375510.22  41068670976.00       37584              0.35      3222
Place-opt optimization Phase 61 Iter  5         0.03        0.03      0.00        54     375510.22  41068670976.00       37584              0.35      3222
Place-opt optimization Phase 61 Iter  6         0.03        0.03      0.00        54     375510.22  41068670976.00       37584              0.35      3222
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.03        0.03      0.00        54     375510.22  41068670976.00       37584              0.36      3222
Place-opt optimization Phase 61 Iter  8         0.03        0.03      0.00        54     375521.66  41105940480.00       37584              0.36      3222

Place-opt optimization Phase 62 Iter  1         0.02        0.02      0.00        54     375521.66  41105940480.00       37589              0.36      3222

Place-opt optimization Phase 63 Iter  1         0.02        0.02      0.00        54     375444.16  41055809536.00       37548              0.36      3222
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 63 Iter  2         0.02        0.02      0.00        54     375444.16  41055809536.00       37548              0.36      3222
Place-opt optimization Phase 63 Iter  3         0.02        0.02      0.00        37     375546.84  41068302336.00       37548              0.36      3222
Place-opt optimization Phase 63 Iter  4         0.02        0.02      0.00        37     375546.84  41068302336.00       37548              0.36      3222

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-05-18 12:33:39 / Session:  00:21:46 / Command:  00:20:27 / CPU:  00:52:37 / Memory: 3223 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-05-18 12:33:40 / Session:  00:21:47 / Command:  00:20:28 / CPU:  00:52:42 / Memory: 3223 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   3201 s ( 0.89 hr) ELAPSE :   1308 s ( 0.36 hr) MEM-PEAK :  3222 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   3201 s ( 0.89 hr) ELAPSE :   1308 s ( 0.36 hr) MEM-PEAK :  3222 Mb
Place-opt optimization Phase 66 Iter  1         0.02        0.02      0.00        34     375546.84  41068302336.00       37606              0.36      3222
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2011 total shapes.
Layer M2: cached 482 shapes out of 482 total shapes.
Cached 17597 vias out of 53299 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 249 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39569        Yes DEFAULT_VA
      105360         2333        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (15 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (27 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  41902
number of references:               249
number of site rows:                385
number of locations attempted:  1057212
number of locations failed:      303626  (28.7%)

Legality of references at locations:
218 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2572      55060     25215 ( 45.8%)      40144     22514 ( 56.1%)  MUX41X1_RVT
  2283      37330     18800 ( 50.4%)      26921     13309 ( 49.4%)  SDFFARX1_HVT
  2630      43072     13004 ( 30.2%)      26052      9174 ( 35.2%)  FADDX1_RVT
  3185      55176     10376 ( 18.8%)      32240      8266 ( 25.6%)  AO22X1_RVT
  1154      19984     10210 ( 51.1%)      14328      7365 ( 51.4%)  SDFFNARX1_HVT
  2752      48216      9096 ( 18.9%)      28368      7130 ( 25.1%)  AO22X1_HVT
  1072      18072      4017 ( 22.2%)      10340      3089 ( 29.9%)  NOR2X1_RVT
  1723      29522      3786 ( 12.8%)      16420      2819 ( 17.2%)  INVX0_HVT
   480       7968      3882 ( 48.7%)       5624      2532 ( 45.0%)  SDFFX1_HVT
  1088      18638      3135 ( 16.8%)      10036      2364 ( 23.6%)  OR2X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        21 ( 87.5%)         24        21 ( 87.5%)  OAI221X2_HVT
    11        240       147 ( 61.2%)        176       128 ( 72.7%)  MUX41X1_LVT
     1         24        12 ( 50.0%)         16        13 ( 81.2%)  NOR3X0_LVT
     1         24        13 ( 54.2%)         16        11 ( 68.8%)  OAI21X2_HVT
     1         32        15 ( 46.9%)         24        15 ( 62.5%)  NOR3X2_RVT
    18        360       166 ( 46.1%)        240       147 ( 61.2%)  OAI221X1_RVT
    12        256       111 ( 43.4%)        160       103 ( 64.4%)  MUX41X1_HVT
    22        392       210 ( 53.6%)        312       152 ( 48.7%)  MUX41X2_HVT
  1154      19984     10210 ( 51.1%)      14328      7365 ( 51.4%)  SDFFNARX1_HVT
   150       3064      1580 ( 51.6%)       2360      1195 ( 50.6%)  SDFFNARX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       37970 (567849 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.124 um ( 0.07 row height)
rms weighted cell displacement:   0.124 um ( 0.07 row height)
max cell displacement:            5.337 um ( 3.19 row height)
avg cell displacement:            0.006 um ( 0.00 row height)
avg weighted cell displacement:   0.006 um ( 0.00 row height)
number of cells moved:              199
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_PCI_TOP/U9640 (NAND2X2_HVT)
  Input location: (458.096,10)
  Legal location: (456.272,15.016)
  Displacement:   5.337 um ( 3.19 row height)
Cell: ZINV_18_inst_5650 (INVX2_HVT)
  Input location: (555.224,10)
  Legal location: (550.664,10)
  Displacement:   4.560 um ( 2.73 row height)
Cell: ZINV_9_f_inst_5336 (INVX0_HVT)
  Input location: (565.712,10)
  Legal location: (570.272,10)
  Displacement:   4.560 um ( 2.73 row height)
Cell: ZINV_9_f_inst_5324 (INVX0_HVT)
  Input location: (555.68,10)
  Legal location: (552.64,13.344)
  Displacement:   4.519 um ( 2.70 row height)
Cell: ZINV_9_f_inst_5640 (INVX16_HVT)
  Input location: (554.464,10)
  Legal location: (550.36,11.672)
  Displacement:   4.432 um ( 2.65 row height)
Cell: ZINV_9_f_inst_5620 (INVX16_HVT)
  Input location: (555.68,10)
  Legal location: (553.4,13.344)
  Displacement:   4.047 um ( 2.42 row height)
Cell: ZINV_18_inst_5664 (INVX2_HVT)
  Input location: (565.104,10)
  Legal location: (568.752,11.672)
  Displacement:   4.013 um ( 2.40 row height)
Cell: ZINV_9_f_inst_5655 (INVX16_HVT)
  Input location: (452.928,10)
  Legal location: (449.28,11.672)
  Displacement:   4.013 um ( 2.40 row height)
Cell: ZINV_9_f_inst_5668 (INVX16_HVT)
  Input location: (454.752,10)
  Legal location: (452.928,13.344)
  Displacement:   3.809 um ( 2.28 row height)
Cell: ZINV_9_f_inst_5647 (INVX16_HVT)
  Input location: (562.976,10)
  Legal location: (566.776,10)
  Displacement:   3.800 um ( 2.27 row height)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085758 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104755 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40556, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40554, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 824. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-05-18 12:34:23 / Session:  00:22:30 / Command:  00:21:11 / CPU:  00:53:54 / Memory: 3223 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1200 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc6a536d0): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc6a536d0): 27132
Total 1.4600 seconds to load 41902 cell instances into cellmap
Moveable cells: 37970; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2732, cell height 1.6720, cell area 3.8008 for total 37970 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.03        0.02      0.00        38     375546.84  41068302336.00       37606              0.38      3222

Place-opt optimization Phase 69 Iter  1         0.03        0.02      0.00        38     375546.84  41068302336.00       37606              0.38      3222

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2024-05-18 12:34:31 / Session:  00:22:38 / Command:  00:21:19 / CPU:  00:54:13 / Memory: 3223 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.03        0.02      0.00        35     375546.84  41068302336.00       37606              0.38      3222
Co-efficient Ratio Summary:
4.193421676171  6.578033268205  2.479633141679  7.744192640401  0.485050000353  3.179565833784  5.567214754587  2.894477287461  6.565924046177  9.017964005874  48075.826984939863  4.322978084193  1.232429252744  2.083607838318  1.156491879699
2.250260803480  6.239505736857  3.702216123789  1.840201293142  4.294066690968  7.527899646613  1.807232944146  5.787955147876  3.589184951405  1.351063460963  80443.227302601484  4.315018972625  6.447816902060  5.316162234588  4.229314922011
6.795077567700  7.396773717905  5.671708987271  7.715015428450  9.589705961115  1.237147012873  9.689272051355  1.216905683513  9.826814666565  9.099760844364  15273.604645573162  2.744269906651  4.969760399976  1.759334334708  7.763662439326
6.767907877358  6.983136593070  0.187884425728  8.323012634353  9.122627003732  6.705045049478  0.240392817363  1.613900154405  4.410024820494  0.127413458965  68102.563832663562  4.805751560307  6.850032078475  9.133604863540  9.027378177260
9.823652805088  6.142533749728  1.676656853917  7.474037895051  3.656796621502  7.570618562611  9.813446103618  1.472336707158  1.675368436878  6.041851607958  59071.151826841727  3.808049370435  8.676169050488  6.823645072458  9.024445168484
3.949944829373  5.490206892301  2.444522032366  0.516919195345  9.076892197041  7.095120915900  0.674435466092  3.084280342690  0.558837614261  2.652275444463  83958.906323296943  5.143717956993  8.874635037185  1.099691927083  7.336523927726
8.389467758538  5.211699627653  0.745299498724  6.230909994097  9.555807261369  9.311313977635  1.007217096252  5.475171674176  9.006496237792  7.110107810435  27790.963720626958  2.600896811743  4.931152643502  1.621834031796  1.214692452773
1.115678242660  2.351914194139  5.616128691542  2.201956128426  0.313258584450  2.480255136313  5.935952135354  0.756367320128  0.412340766511  6.530032720004  21964.283021472276  2.492895859470  7.730911884837  3.112781493680  1.055483067149
4.124225453492  5.316610932098  7.270112362072  7.178452760747  1.109985851474  3.640423276467  6.979434932421  6.938794955119  9.989990423450  8.202666375468  66357.604061221411  6.999313678341  4.186096675155  6.509670109893  6.029534702642
5.459020231460  4.649978403721  1.177467489996  0.473171474721  4.219815920740  0.444331414637  1.380413524984  3.613322010198  6.197454384178  1.031930427924  64891.120157195478  2.620957201963  3.677772337847  0.936658357027  4.113769564766
9.442469798767  2.395659257038  8.021896410087  8.944014238324  5.316104193421  6.051556578038  1.737302479639  2.872784844187  5.404011991665  0.003564679565  7196.277989503643  5.809304638652  4.619206221217  8.639250137505  8.743502670800
9.339863461770  8.516078160387  0.852744245764  1.238318815604  9.079699225026  0.832464623950  0.641382370221  2.269393884029  6.193143807902  6.690999752789  5549.573451923294  4.173076427599  7.879099218112  2.191378303696  0.963132141094
2.700148475052  3.840450001863  3.750206090582  7.663458542299  6.212201167950  7.759678473967  7.862243056717  0.402393677150  0.032846473393  0.596142512371  0604.147667092720  5.162010893192  8.354039568118  3.725333197333  4.436806244586
7.609731654988  3.894385301389  9.819999708172  1.487347787763  2.106393266767  9.078063326983  1.314288630187  8.805823628323  0.072344917628  6.270068326705  6353.354051440392  8.100139347250  2.547795710021  0.066353327471  8.589053457074
6.653063594658  8.808820729008  7.253678412336  3.418263240902  7.926377260982  3.652834062614  2.538674638167  6.652925618747  4.022496439861  6.796652502757  6511.422982181344  6.130116871506  2.100899467536  5.776981804182  2.107356456246
9.756204104909  7.119392153409  7.338065085281  2.345947945890  2.409336848439  4.994489711154  9.020686014924  4.452216710405  1.691900912096  7.689240704170  5415.951861206744  3.573107964117  6.817900305588  3.460952526522  4.824844379456
7.350487002716  1.168271648601  8.717343318274  0.993956970837  3.361785277268  3.894677263765  2.116996953270  7.452900365626  2.309098328475  5.558003613699  9016.099047551007  2.107460259740  1.597482069006  4.932463137110  1.703502351358
1.151966726961  2.673089063828  4.938320972187  1.621697531796  1.214242252773  1.115678210408  2.351914162803  5.616154069380  2.201950596675  0.313205884450  8275.508982313593  5.989637454075  6.348858628041  2.347991212653  0.005628004177
6.031353418341  7.246509893060  5.773719577068  7.311250529368  0.105503386714  9.412422542123  0.531661090076  2.727047633081  0.717849824223  7.110945885147  0159.395173646769  7.970995342169  3.870743011999  8.999963405082  0.262905546850
3.017919714227  1.169628542618  4.141834282336  5.565090079098  9.360291367026  4.254590202092  0.846499784714  9.511700074577  3.404735380996  2.142145459207  0899.796160146371  3.831637349843  6.136727601986  1.974767382061  0.319426279245
2.956234172508  4.772694370026  9.633675771077  8.470932115157  0.274113361564  7.669442469766  5.052395659210  8.748057296473  8.238948682887  3.245365704193  0001.304302578038  1.764804579639  2.875405244187  5.404250885050  0.003931179565
8.337845667227  7.545873534494  3.874617205961  2.178635717937  5.058743104670  8.009339863439  5.098516078123  9.640888144208  3.411232986364  6.049028299225  6055.185210623950  0.678884470221  2.262015684029  6.193382829406  6.690366752789
9.646613112169  2.944146668186  2.247876448301  1.122194735103  6.960963734141  0.942700148443  8.813840450064  4.403750206053  1.697663458842  2.996217401167  5333.381949673967  7.899877202967  0.405077177150  0.032020895897  0.596525812371
4.701287328238  7.205135575784  8.278351351883  1.183725390997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632101593266  3428.023986526983  1.341812986337  8.808507128323  0.072528339122  6.270441626705
0.450494712686  3.928173694238  9.852544017035  0.210066310127  4.718589655457  0.746653063562  4.878808820782  6.857253778475  9.133418275337  9.027921677260  3760.333466062614  2.565208731282  6.655609118747  4.022670851365  6.796035802757
0.618562643327  3.446103669752  2.312107109772  5.365776948604  1.822107958456  2.469756204172  7.387119392116  0.867338165048  8.682345959032  8.902404636848  8233.506923711154  9.057210360174  4.455990310405  1.691184434590  7.689623004170
9.512091591668  7.443546600892  8.426814260667  5.883460819326  5.224824446379  4.567350487070  5.451168271601  2.888717443371  8.510993968067  8.373366085277  6536.610585663765  2.143520209420  7.455684965626  2.309272840979  5.558486913699
3.113139777913  0.072170963187  4.751594742321  0.064932320937  1.101703104351  3.581151966626  9.582673088334  2.434938429243  5.021621603628  7.961219542252  1684.931586610408  2.388548418053  5.619818969380  2.201131828426  0.313662884450
2.480255137975  5.935952136916  0.756345121780  0.412347851812  6.530005220004  1.776031353318  3.387246508164  4.855773818848  4.837311266616  3.680100203386  1917.399095142123  0.568120440076  2.720769633081  0.717005656074  7.110395485147
4.364042328208  7.697943494819  1.693877016188  9.998999923005  0.820262507546  8.503017919614  2.141169627813  0.334141933553  7.515565006166  0.989365991367  4961.378509402092  0.873953392464  9.514422074577  3.404991112747  2.142595059207
4.004443315708  3.713804136801  8.436133090763  9.861974627982  0.610319028279  2.452956234072  5.954772693630  0.869633774031  0.378470948946  1.570271113361  9746.337386469766  5.089845633585  8.741779296473  8.238104414638  3.245713004193
4.216051557130  0.381737303031  6.392872778306  1.875404110485  0.500003533179  5.658337845567  2.147545872894  4.543874716565  9.212178641548  9.375055743104  0807.777273863439  5.025066052498  9.643500144208  3.411498718115  6.049476599225
0.260832465285  9.500641383932  2.212269388746  0.296193242429  4.066690968752  7.899646613180  7.232944146578  7.932247976358  9.181122103666  1.036967963734  5519.610644148443  8.840390434339  4.406408606053  1.697823858842  2.996619101167
9.507759679035  9.677862244618  7.170402388539  1.500032945095  8.970596111512  3.714701287396  8.927205135512  1.698278451398  2.681183737621  9.973331436408  6544.535543731622  7.100344369639  9.662567399761  7.591647747087  7.632503293266
7.679078064988  9.831314289292  1.878805818580  3.230072443539  1.226270037326  7.050450494780  2.403928173631  6.139852644054  4.100210078641  1.274715589655  8679.414597063562  4.805358804057  6.850901078475  9.133678663540  9.027323277260
9.823652835624  6.142538675290  1.676652910570  7.474022595051  3.656796621502  7.570618562611  9.813446103618  1.472312207158  1.675365788279  6.041829107958  8661.137690204172  7.314669376481  0.860086465048  8.682505347245  8.902806236848
4.394994480372  1.549020688796  9.244452202792  4.051692909534  5.907689219704  1.709512091590  0.067443546609  2.308426214269  0.055883473969  3.265221024446  7893.235294487070  5.488618255976  2.881465743371  8.510153356270  8.373768685277
2.683894678824  7.652116998635  2.707452996347  6.262300097940  9.795558072613  6.993113139776  3.510072170962  5.254751994741  7.690064945470  9.371108903104  7612.259095966626  9.519123062609  2.437686729243  5.021881091831  7.961611142252
7.731115679871  4.082351916844  8.035616120341  3.802202956928  4.260313258584  4.502480255136  3.135935952135  3.540756745120  1.280412350901  8.126537205220  4140.444975353318  3.314796582439  4.858421118848  4.837571654829  3.680502403386
7.149412423103  1.230531663772  0.762727013915  0.810718845256  0.747110998585  1.474364042327  6.467697943493  2.421693277015  5.119998902973  0.050827462507  9567.271951919614  2.178619601188  0.337899233553  7.515725494379  0.989767191367
0.264254591863  0.920846491466  7.149511776356  5.773405731712  7.472142198159  2.074004443314  1.463713804135  2.498436433099  1.019861974194  9.820615519028  6898.219943834072  5.981223614405  0.862381074031  0.378630336415  1.570671013361
5.647669443020  7.665052396230  2.108748022477  4.738238444014  6.383245316104  1.934216051556  5.780381737302  4.796392172777  7.441875404687  4.850505203533  5805.142375845567  2.174097937419  4.546522516565  9.212338539017  9.375455643104
6.708009330424  4.395098517653  1.239640853329  2.083411738318  1.156049079699  2.250260832464  6.239500641382  3.702212669387  1.840296193723  4.294061090968  1622.379599213180  7.269488551193  7.935991676358  9.181378991135  1.036367863734
1.410942701709  4.438813841035  0.644403751881  0.531697163458  8.422996212201  1.679507759678  4.739677862243  0.567170402387  9.771500032845  0.958973096111  9229.544934887396  8.954759719887  1.691938951398  2.681331925190  9.973746736408
2.445867600392  6.227173895960  3.649669810574  7.617591987347  0.877632106393  2.667679078063  3.269831314288  6.301878805817  9.283230072343  5.391229770037  7363.880683094780  2.430472757906  6.132512144054  4.100468266110  1.274120889655
4.570746654624  5.624878809405  7.826857254253  4.759133918263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513659296621  9123.300841162611  9.840990787983  1.475072707158  1.675513976748  6.041234407958
4.562469757865  1.727387112530  1.160867339659  0.488682645947  2.458902409336  8.484394994489  7.111549020686  0.149244452200  0.104051691909  5.345900289219  1147.539745691590  0.094997120974  2.301186414269  0.055031660719  3.265636124446
3.794567351048  0.705451161419  6.012888718937  3.718510293956  2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409798158072  0232.723346739776  3.547526754237  5.257411194741  7.690212132220  9.371513003104
3.513581152527  6.269582676226  3.342434939913  2.435021921691  8.317961214242  2.527731115678  2.104082351914  1.628035616128  6.693802201956  9.284263913258  9940.332613855136  3.162489536400  3.543416945120  1.280660547751  8.126942305220
0.041776032914  3.183387249746  1.644855774302  8.484837611254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560740710998  9957.204597642327  6.494141527768  2.424353477015  5.119146199723  0.050232562507
5.468503018570  6.142141162865  8.130334142427  5.537515865094  3.790989360291  3.670264254590  2.020920846499  7.847149511774  6.745773404731  7.127475742198  5698.804237043314  1.490267488400  2.491196733099  1.019019174527  9.820022619028

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0155     0.0155      1        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0003     0.0003      1        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.1720     3.9780     32
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
    2  12        -          -      -   0.0000     0.0000      0
    2  13        -          -      -   0.0000     0.0000      0
    2  14        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0166     0.0166      1        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
    4   1        -          -      -   0.0000     0.0000      0
    4   2        -          -      -   0.0000     0.0000      0
    4   3        -          -      -   0.0000     0.0000      0
    4   4        -          -      -   0.0000     0.0000      0
    4   5        -          -      -   0.1720     3.9780     32
    4   6        -          -      -   0.0000     0.0000      0
    4   7        -          -      -   0.0000     0.0000      0
    4   8        -          -      -   0.0000     0.0000      0
    4   9        -          -      -   0.0000     0.0000      0
    4  10        -          -      -   0.0000     0.0000      0
    4  11        -          -      -   0.0000     0.0000      0
    4  12        -          -      -   0.0000     0.0000      0
    4  13        -          -      -   0.0000     0.0000      0
    4  14        -          -      -   0.0000     0.0000      0
    4  15        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0155     0.0159   0.0003      2        -          -      -        0     0.0000       35  230108576
    2   *        -          -        -      -   0.1720     3.9780     32        0     0.0000        3 38693163008
    3   *   0.0166     0.0166   0.0166      1        -          -      -        0     0.0000       35  140664832
    4   *        -          -        -      -   0.1720     3.9780     32        0     0.0000        3 41068302336
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0166     0.0325   0.0169      3   0.1720     3.9780     32        0     0.0000       36 41068302336    375546.84      37606       2582       4123
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0166     0.0325   0.0169      3   0.1720     3.9780     32        0       36 41068302336    375546.84      37606

Place-opt command complete                CPU:  3317 s (  0.92 hr )  ELAPSE:  1368 s (  0.38 hr )  MEM-PEAK:  3222 MB
Place-opt command statistics  CPU=2724 sec (0.76 hr) ELAPSED=1066 sec (0.30 hr) MEM-PEAK=3.146 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085758 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104755 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40556, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40554, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 824. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2024-05-18 12:34:49 / Session:  00:22:56 / Command:  00:21:37 / CPU:  00:55:16 / Memory: 3223 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:place2.design'. (DES-028)
######## FINISHED PLACE #################
icc2_shell> start_gui
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {96.880 346.710} -scale 0.1911
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {97.836 361.806} -scale 0.1911
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> exit
Maximum memory usage for this session: 3222.66 MB
Maximum memory usage for this session including child processes: 3222.66 MB
CPU usage for this session:   3523 seconds (  0.98 hours)
Elapsed time for this session:   3033 seconds (  0.84 hours)
Thank you for using IC Compiler II.

