Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu Mar 05 17:45:08 2015
| Host              : LZY-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: GND (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/clk_div_0/inst/clk_out_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_0/inst/a_reg_C/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_0/inst/a_reg_LDC/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_0/inst/a_reg_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_0/inst/count_reg[2]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_0/inst/count_reg[2]_LDC/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_0/inst/count_reg[2]_P/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_1/inst/a_reg_C/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_1/inst/a_reg_LDC/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_1/inst/a_reg_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_1/inst/count_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_1/inst/count_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_2/inst/a_reg_C/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_2/inst/a_reg_LDC/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_2/inst/a_reg_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_2/inst/count_reg[2]_C/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_2/inst/count_reg[2]_LDC/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_2/inst/count_reg[2]_P/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_3/inst/a_reg_C/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_3/inst/a_reg_LDC/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/decimal_counter_3/inst/a_reg_P/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.236        0.000                      0                   89        0.158        0.000                      0                   89        3.000        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        5.236        0.000                      0                   65        0.158        0.000                      0                   65        4.500        0.000                       0                    35  
  clk_out2_design_1_clk_wiz_0_1        6.411        0.000                      0                   24        0.268        0.000                      0                   24        4.500        0.000                       0                    26  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                             
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.517%)  route 3.414ns (80.483%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.886    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  design_1_i/clk_div_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.682     0.252    design_1_i/clk_div_0/inst/count_reg[20]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.376 f  design_1_i/clk_div_0/inst/clk_out_i_6/O
                         net (fo=2, routed)           0.957     1.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_6
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.457 r  design_1_i/clk_div_0/inst/clk_out_i_5/O
                         net (fo=2, routed)           0.791     2.248    design_1_i/clk_div_0/inst/n_0_clk_out_i_5
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.372 r  design_1_i/clk_div_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.985     3.357    design_1_i/clk_div_0/inst/clear
    SLICE_X62Y14         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514     8.519    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y14                                                      r  design_1_i/clk_div_0/inst/count_reg[0]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.429     8.593    design_1_i/clk_div_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.593    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.517%)  route 3.414ns (80.483%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.886    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  design_1_i/clk_div_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.682     0.252    design_1_i/clk_div_0/inst/count_reg[20]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.376 f  design_1_i/clk_div_0/inst/clk_out_i_6/O
                         net (fo=2, routed)           0.957     1.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_6
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.457 r  design_1_i/clk_div_0/inst/clk_out_i_5/O
                         net (fo=2, routed)           0.791     2.248    design_1_i/clk_div_0/inst/n_0_clk_out_i_5
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.372 r  design_1_i/clk_div_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.985     3.357    design_1_i/clk_div_0/inst/clear
    SLICE_X62Y14         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514     8.519    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y14                                                      r  design_1_i/clk_div_0/inst/count_reg[1]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.429     8.593    design_1_i/clk_div_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.593    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.517%)  route 3.414ns (80.483%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.886    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  design_1_i/clk_div_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.682     0.252    design_1_i/clk_div_0/inst/count_reg[20]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.376 f  design_1_i/clk_div_0/inst/clk_out_i_6/O
                         net (fo=2, routed)           0.957     1.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_6
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.457 r  design_1_i/clk_div_0/inst/clk_out_i_5/O
                         net (fo=2, routed)           0.791     2.248    design_1_i/clk_div_0/inst/n_0_clk_out_i_5
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.372 r  design_1_i/clk_div_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.985     3.357    design_1_i/clk_div_0/inst/clear
    SLICE_X62Y14         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514     8.519    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y14                                                      r  design_1_i/clk_div_0/inst/count_reg[2]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.429     8.593    design_1_i/clk_div_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.593    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.517%)  route 3.414ns (80.483%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.886    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  design_1_i/clk_div_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.682     0.252    design_1_i/clk_div_0/inst/count_reg[20]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.376 f  design_1_i/clk_div_0/inst/clk_out_i_6/O
                         net (fo=2, routed)           0.957     1.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_6
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.457 r  design_1_i/clk_div_0/inst/clk_out_i_5/O
                         net (fo=2, routed)           0.791     2.248    design_1_i/clk_div_0/inst/n_0_clk_out_i_5
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.372 r  design_1_i/clk_div_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.985     3.357    design_1_i/clk_div_0/inst/clear
    SLICE_X62Y14         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.514     8.519    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y14                                                      r  design_1_i/clk_div_0/inst/count_reg[3]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X62Y14         FDRE (Setup_fdre_C_R)       -0.429     8.593    design_1_i/clk_div_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.593    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.188%)  route 3.274ns (79.812%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.886    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  design_1_i/clk_div_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.682     0.252    design_1_i/clk_div_0/inst/count_reg[20]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.376 f  design_1_i/clk_div_0/inst/clk_out_i_6/O
                         net (fo=2, routed)           0.957     1.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_6
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.457 r  design_1_i/clk_div_0/inst/clk_out_i_5/O
                         net (fo=2, routed)           0.791     2.248    design_1_i/clk_div_0/inst/n_0_clk_out_i_5
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.372 r  design_1_i/clk_div_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.844     3.216    design_1_i/clk_div_0/inst/clear
    SLICE_X62Y15         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513     8.518    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y15                                                      r  design_1_i/clk_div_0/inst/count_reg[4]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.429     8.592    design_1_i/clk_div_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.188%)  route 3.274ns (79.812%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.886    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  design_1_i/clk_div_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.682     0.252    design_1_i/clk_div_0/inst/count_reg[20]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.376 f  design_1_i/clk_div_0/inst/clk_out_i_6/O
                         net (fo=2, routed)           0.957     1.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_6
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.457 r  design_1_i/clk_div_0/inst/clk_out_i_5/O
                         net (fo=2, routed)           0.791     2.248    design_1_i/clk_div_0/inst/n_0_clk_out_i_5
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.372 r  design_1_i/clk_div_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.844     3.216    design_1_i/clk_div_0/inst/clear
    SLICE_X62Y15         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513     8.518    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y15                                                      r  design_1_i/clk_div_0/inst/count_reg[5]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.429     8.592    design_1_i/clk_div_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.188%)  route 3.274ns (79.812%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.886    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  design_1_i/clk_div_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.682     0.252    design_1_i/clk_div_0/inst/count_reg[20]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.376 f  design_1_i/clk_div_0/inst/clk_out_i_6/O
                         net (fo=2, routed)           0.957     1.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_6
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.457 r  design_1_i/clk_div_0/inst/clk_out_i_5/O
                         net (fo=2, routed)           0.791     2.248    design_1_i/clk_div_0/inst/n_0_clk_out_i_5
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.372 r  design_1_i/clk_div_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.844     3.216    design_1_i/clk_div_0/inst/clear
    SLICE_X62Y15         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513     8.518    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y15                                                      r  design_1_i/clk_div_0/inst/count_reg[6]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.429     8.592    design_1_i/clk_div_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.188%)  route 3.274ns (79.812%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.886    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  design_1_i/clk_div_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.682     0.252    design_1_i/clk_div_0/inst/count_reg[20]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.376 f  design_1_i/clk_div_0/inst/clk_out_i_6/O
                         net (fo=2, routed)           0.957     1.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_6
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.457 r  design_1_i/clk_div_0/inst/clk_out_i_5/O
                         net (fo=2, routed)           0.791     2.248    design_1_i/clk_div_0/inst/n_0_clk_out_i_5
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.372 r  design_1_i/clk_div_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.844     3.216    design_1_i/clk_div_0/inst/clear
    SLICE_X62Y15         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513     8.518    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y15                                                      r  design_1_i/clk_div_0/inst/count_reg[7]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.429     8.592    design_1_i/clk_div_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.958%)  route 3.123ns (79.042%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.886    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  design_1_i/clk_div_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.682     0.252    design_1_i/clk_div_0/inst/count_reg[20]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.376 f  design_1_i/clk_div_0/inst/clk_out_i_6/O
                         net (fo=2, routed)           0.957     1.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_6
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.457 r  design_1_i/clk_div_0/inst/clk_out_i_5/O
                         net (fo=2, routed)           0.791     2.248    design_1_i/clk_div_0/inst/n_0_clk_out_i_5
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.372 r  design_1_i/clk_div_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.694     3.065    design_1_i/clk_div_0/inst/clear
    SLICE_X62Y16         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.512     8.517    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y16                                                      r  design_1_i/clk_div_0/inst/count_reg[10]/C
                         clock pessimism              0.578     9.094    
                         clock uncertainty           -0.074     9.020    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429     8.591    design_1_i/clk_div_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.958%)  route 3.123ns (79.042%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.886    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  design_1_i/clk_div_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.682     0.252    design_1_i/clk_div_0/inst/count_reg[20]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.124     0.376 f  design_1_i/clk_div_0/inst/clk_out_i_6/O
                         net (fo=2, routed)           0.957     1.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_6
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124     1.457 r  design_1_i/clk_div_0/inst/clk_out_i_5/O
                         net (fo=2, routed)           0.791     2.248    design_1_i/clk_div_0/inst/n_0_clk_out_i_5
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.372 r  design_1_i/clk_div_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.694     3.065    design_1_i/clk_div_0/inst/clear
    SLICE_X62Y16         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.512     8.517    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y16                                                      r  design_1_i/clk_div_0/inst/count_reg[11]/C
                         clock pessimism              0.578     9.094    
                         clock uncertainty           -0.074     9.020    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429     8.591    design_1_i/clk_div_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  5.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.595    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y20                                                      r  design_1_i/clk_div_0/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/clk_div_0/inst/count_reg[26]/Q
                         net (fo=3, routed)           0.076    -0.378    design_1_i/clk_div_0/inst/count_reg[26]
    SLICE_X63Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  design_1_i/clk_div_0/inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/clk_div_0/inst/n_0_clk_out_i_1
    SLICE_X63Y20         FDRE                                         r  design_1_i/clk_div_0/inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.835    design_1_i/clk_div_0/inst/clk_in
    SLICE_X63Y20                                                      r  design_1_i/clk_div_0/inst/clk_out_reg/C
                         clock pessimism              0.252    -0.582    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.091    -0.491    design_1_i/clk_div_0/inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y15                                                      r  design_1_i/clk_div_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/clk_div_0/inst/count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.328    design_1_i/clk_div_0/inst/count_reg[6]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  design_1_i/clk_div_0/inst/count_reg[5]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.217    design_1_i/clk_div_0/inst/n_0_count_reg[6]_i_1
    SLICE_X62Y15         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y15                                                      r  design_1_i/clk_div_0/inst/count_reg[6]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y15         FDRE (Hold_fdre_C_D)         0.105    -0.485    design_1_i/clk_div_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.587    -0.594    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/clk_div_0/inst/count_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.321    design_1_i/clk_div_0/inst/count_reg[22]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.210 r  design_1_i/clk_div_0/inst/count_reg[21]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.210    design_1_i/clk_div_0/inst/n_0_count_reg[22]_i_1
    SLICE_X62Y19         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.834    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[22]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105    -0.489    design_1_i/clk_div_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y21                                                      r  design_1_i/clk_div_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/clk_div_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.133    -0.323    design_1_i/clk_div_0/inst/count_reg[30]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.212 r  design_1_i/clk_div_0/inst/count_reg[29]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.212    design_1_i/clk_div_0/inst/n_0_count_reg[30]_i_1
    SLICE_X62Y21         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y21                                                      r  design_1_i/clk_div_0/inst/count_reg[30]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/clk_div_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.595    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y20                                                      r  design_1_i/clk_div_0/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/clk_div_0/inst/count_reg[26]/Q
                         net (fo=3, routed)           0.144    -0.311    design_1_i/clk_div_0/inst/count_reg[26]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  design_1_i/clk_div_0/inst/count_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.200    design_1_i/clk_div_0/inst/n_0_count_reg[26]_i_1
    SLICE_X62Y20         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.835    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y20                                                      r  design_1_i/clk_div_0/inst/count_reg[26]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/clk_div_0/inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.515%)  route 0.145ns (36.485%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.593    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y18                                                      r  design_1_i/clk_div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/clk_div_0/inst/count_reg[18]/Q
                         net (fo=3, routed)           0.145    -0.308    design_1_i/clk_div_0/inst/count_reg[18]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  design_1_i/clk_div_0/inst/count_reg[17]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.197    design_1_i/clk_div_0/inst/n_0_count_reg[18]_i_1
    SLICE_X62Y18         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.833    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y18                                                      r  design_1_i/clk_div_0/inst/count_reg[18]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.105    -0.488    design_1_i/clk_div_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y15                                                      r  design_1_i/clk_div_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/clk_div_0/inst/count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.328    design_1_i/clk_div_0/inst/count_reg[6]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.184 r  design_1_i/clk_div_0/inst/count_reg[5]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.184    design_1_i/clk_div_0/inst/n_0_count_reg[7]_i_1
    SLICE_X62Y15         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y15                                                      r  design_1_i/clk_div_0/inst/count_reg[7]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X62Y15         FDRE (Hold_fdre_C_D)         0.105    -0.485    design_1_i/clk_div_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.587    -0.594    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/clk_div_0/inst/count_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.321    design_1_i/clk_div_0/inst/count_reg[22]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.177 r  design_1_i/clk_div_0/inst/count_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.177    design_1_i/clk_div_0/inst/n_0_count_reg[23]_i_1
    SLICE_X62Y19         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.834    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y19                                                      r  design_1_i/clk_div_0/inst/count_reg[23]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105    -0.489    design_1_i/clk_div_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y21                                                      r  design_1_i/clk_div_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/clk_div_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.133    -0.323    design_1_i/clk_div_0/inst/count_reg[30]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.179 r  design_1_i/clk_div_0/inst/count_reg[29]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.179    design_1_i/clk_div_0/inst/n_0_count_reg[31]_i_1
    SLICE_X62Y21         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y21                                                      r  design_1_i/clk_div_0/inst/count_reg[31]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/clk_div_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/clk_div_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_div_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y14                                                      r  design_1_i/clk_div_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  design_1_i/clk_div_0/inst/count_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.277    design_1_i/clk_div_0/inst/count_reg[0]
    SLICE_X62Y14         LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  design_1_i/clk_div_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/clk_div_0/inst/n_0_count[0]_i_3
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.162 r  design_1_i/clk_div_0/inst/count_reg[1]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.162    design_1_i/clk_div_0/inst/n_0_count_reg[0]_i_2
    SLICE_X62Y14         FDRE                                         r  design_1_i/clk_div_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.861    -0.829    design_1_i/clk_div_0/inst/clk_in
    SLICE_X62Y14                                                      r  design_1_i/clk_div_0/inst/count_reg[0]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X62Y14         FDRE (Hold_fdre_C_D)         0.105    -0.485    design_1_i/clk_div_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                              
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X63Y20     design_1_i/clk_div_0/inst/clk_out_reg/C          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X62Y14     design_1_i/clk_div_0/inst/count_reg[0]/C         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X62Y16     design_1_i/clk_div_0/inst/count_reg[10]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X62Y16     design_1_i/clk_div_0/inst/count_reg[11]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[12]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[13]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[14]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[15]/C        
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y14     design_1_i/clk_div_0/inst/count_reg[0]/C         
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y16     design_1_i/clk_div_0/inst/count_reg[10]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y16     design_1_i/clk_div_0/inst/count_reg[10]/C        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y16     design_1_i/clk_div_0/inst/count_reg[11]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y16     design_1_i/clk_div_0/inst/count_reg[11]/C        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[12]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[12]/C        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[13]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[13]/C        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[14]/C        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y14     design_1_i/clk_div_0/inst/count_reg[0]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y16     design_1_i/clk_div_0/inst/count_reg[10]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y16     design_1_i/clk_div_0/inst/count_reg[11]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[12]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[13]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[14]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y17     design_1_i/clk_div_0/inst/count_reg[15]/C        
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y14     design_1_i/clk_div_0/inst/count_reg[1]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y21     design_1_i/clk_div_0/inst/count_reg[28]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X62Y21     design_1_i/clk_div_0/inst/count_reg[29]/C        



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.580ns (16.881%)  route 2.856ns (83.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.625    -0.887    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.856     2.425    design_1_i/seg7decimal_0/inst/s[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I2_O)        0.124     2.549 r  design_1_i/seg7decimal_0/inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     2.549    design_1_i/seg7decimal_0/inst/n_0_digit[3]_i_1
    SLICE_X65Y18         FDRE                                         r  design_1_i/seg7decimal_0/inst/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509     8.514    design_1_i/seg7decimal_0/inst/clk
    SLICE_X65Y18                                                      r  design_1_i/seg7decimal_0/inst/digit_reg[3]/C
                         clock pessimism              0.492     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.029     8.960    design_1_i/seg7decimal_0/inst/digit_reg[3]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -2.549    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.580ns (18.414%)  route 2.570ns (81.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.625    -0.887    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.570     2.139    design_1_i/seg7decimal_0/inst/s[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I2_O)        0.124     2.263 r  design_1_i/seg7decimal_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     2.263    design_1_i/seg7decimal_0/inst/n_0_digit[0]_i_1
    SLICE_X63Y18         FDRE                                         r  design_1_i/seg7decimal_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509     8.514    design_1_i/seg7decimal_0/inst/clk
    SLICE_X63Y18                                                      r  design_1_i/seg7decimal_0/inst/digit_reg[0]/C
                         clock pessimism              0.492     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X63Y18         FDRE (Setup_fdre_C_D)        0.031     8.962    design_1_i/seg7decimal_0/inst/digit_reg[0]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -2.263    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.580ns (20.182%)  route 2.294ns (79.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.625    -0.887    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.294     1.863    design_1_i/seg7decimal_0/inst/s[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I2_O)        0.124     1.987 r  design_1_i/seg7decimal_0/inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.987    design_1_i/seg7decimal_0/inst/n_0_digit[1]_i_1
    SLICE_X63Y18         FDRE                                         r  design_1_i/seg7decimal_0/inst/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509     8.514    design_1_i/seg7decimal_0/inst/clk
    SLICE_X63Y18                                                      r  design_1_i/seg7decimal_0/inst/digit_reg[1]/C
                         clock pessimism              0.492     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X63Y18         FDRE (Setup_fdre_C_D)        0.029     8.960    design_1_i/seg7decimal_0/inst/digit_reg[1]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.580ns (20.203%)  route 2.291ns (79.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.625    -0.887    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           2.291     1.860    design_1_i/seg7decimal_0/inst/s[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I2_O)        0.124     1.984 r  design_1_i/seg7decimal_0/inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.984    design_1_i/seg7decimal_0/inst/n_0_digit[2]_i_1
    SLICE_X63Y18         FDRE                                         r  design_1_i/seg7decimal_0/inst/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509     8.514    design_1_i/seg7decimal_0/inst/clk
    SLICE_X63Y18                                                      r  design_1_i/seg7decimal_0/inst/digit_reg[2]/C
                         clock pessimism              0.492     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X63Y18         FDRE (Setup_fdre_C_D)        0.031     8.962    design_1_i/seg7decimal_0/inst/digit_reg[2]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.657ns (68.822%)  route 0.751ns (31.178%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.630    -0.882    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y16                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.751     0.325    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[3]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.850 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.850    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[4]_i_2
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.964 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.964    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[8]_i_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.078 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.078    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[12]_i_2
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.192    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[16]_i_2
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.526 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.526    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[17]_i_1
    SLICE_X0Y20          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.508     8.513    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062     9.078    design_1_i/seg7decimal_0/inst/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.634ns (68.521%)  route 0.751ns (31.479%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.630    -0.882    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y16                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.751     0.325    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[3]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.850 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.850    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[4]_i_2
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.964 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.964    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[8]_i_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.078 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.078    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[12]_i_2
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.192    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[16]_i_2
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.503 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.503    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[19]_i_1
    SLICE_X0Y20          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.508     8.513    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[19]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062     9.078    design_1_i/seg7decimal_0/inst/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.562ns (67.541%)  route 0.751ns (32.459%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.630    -0.882    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y16                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.751     0.325    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[3]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.850 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.850    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[4]_i_2
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.964 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.964    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[8]_i_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.078 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.078    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[12]_i_2
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.192    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[16]_i_2
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.431 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.431    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[18]_i_1
    SLICE_X0Y20          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.508     8.513    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062     9.078    design_1_i/seg7decimal_0/inst/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 1.546ns (67.315%)  route 0.751ns (32.685%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.630    -0.882    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y16                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.751     0.325    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[3]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.850 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.850    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[4]_i_2
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.964 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.964    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[8]_i_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.078 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.078    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[12]_i_2
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.192    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[16]_i_2
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.415 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.415    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[16]_i_1
    SLICE_X0Y20          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.508     8.513    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[16]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062     9.078    design_1_i/seg7decimal_0/inst/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.543ns (67.272%)  route 0.751ns (32.728%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.630    -0.882    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y16                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.751     0.325    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[3]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.850 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.850    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[4]_i_2
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.964 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.964    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[8]_i_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.078 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.078    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[12]_i_2
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.412 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[13]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.412    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[13]_i_1
    SLICE_X0Y19          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.508     8.513    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y19                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[13]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062     9.078    design_1_i/seg7decimal_0/inst/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 1.520ns (66.941%)  route 0.751ns (33.059%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.630    -0.882    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y16                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.426 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.751     0.325    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[3]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.850 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.850    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[4]_i_2
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.964 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.964    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[8]_i_2
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.078 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.078    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[12]_i_2
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.389 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[13]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.389    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[15]_i_1
    SLICE_X0Y19          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.508     8.513    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y19                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[15]/C
                         clock pessimism              0.578     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062     9.078    design_1_i/seg7decimal_0/inst/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  7.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.588    -0.593    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y18                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.331    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[10]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.220 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[9]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.220    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[10]_i_1
    SLICE_X0Y18          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.857    -0.833    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y18                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105    -0.488    design_1_i/seg7decimal_0/inst/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.589    -0.592    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y17                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.330    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[6]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.219 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[5]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.219    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[6]_i_1
    SLICE_X0Y17          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.858    -0.832    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y17                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[6]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105    -0.487    design_1_i/seg7decimal_0/inst/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.587    -0.594    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y19                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121    -0.332    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[14]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.221 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[13]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.221    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[14]_i_1
    SLICE_X0Y19          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.856    -0.834    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y19                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[14]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105    -0.489    design_1_i/seg7decimal_0/inst/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.117%)  route 0.135ns (34.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.586    -0.595    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.135    -0.319    design_1_i/seg7decimal_0/inst/s[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[18]_i_1
    SLICE_X0Y20          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.855    -0.835    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105    -0.490    design_1_i/seg7decimal_0/inst/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.588    -0.593    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y18                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.331    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[10]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.187 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[9]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[11]_i_1
    SLICE_X0Y18          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.857    -0.833    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y18                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[11]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105    -0.488    design_1_i/seg7decimal_0/inst/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.589    -0.592    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y17                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.330    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[6]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.186 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[5]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[7]_i_1
    SLICE_X0Y17          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.858    -0.832    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y17                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[7]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105    -0.487    design_1_i/seg7decimal_0/inst/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.587    -0.594    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y19                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121    -0.332    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[14]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.188 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[13]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.188    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[15]_i_1
    SLICE_X0Y19          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.856    -0.834    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y19                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[15]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105    -0.489    design_1_i/seg7decimal_0/inst/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.285ns (67.858%)  route 0.135ns (32.142%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.586    -0.595    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.135    -0.319    design_1_i/seg7decimal_0/inst/s[0]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.175 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.175    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[19]_i_1
    SLICE_X0Y20          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.855    -0.835    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[19]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105    -0.490    design_1_i/seg7decimal_0/inst/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.590    -0.591    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y16                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141    -0.450 f  design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.278    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[0]
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.045    -0.233 r  design_1_i/seg7decimal_0/inst/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/seg7decimal_0/inst/n_0_clkdiv[0]_i_2
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.163 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[1]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[0]_i_1
    SLICE_X0Y16          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.859    -0.831    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y16                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105    -0.486    design_1_i/seg7decimal_0/inst/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/seg7decimal_0/inst/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7decimal_0/inst/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.586    -0.595    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]/Q
                         net (fo=1, routed)           0.180    -0.275    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[17]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.165    design_1_i/seg7decimal_0/inst/n_0_clkdiv_reg[17]_i_1
    SLICE_X0Y20          FDCE                                         r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.855    -0.835    design_1_i/seg7decimal_0/inst/clk
    SLICE_X0Y20                                                       r  design_1_i/seg7decimal_0/inst/clkdiv_reg[17]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105    -0.490    design_1_i/seg7decimal_0/inst/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                              
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1  
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y16      design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/C    
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y18      design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/C   
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y18      design_1_i/seg7decimal_0/inst/clkdiv_reg[11]/C   
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y19      design_1_i/seg7decimal_0/inst/clkdiv_reg[12]/C   
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y19      design_1_i/seg7decimal_0/inst/clkdiv_reg[13]/C   
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y19      design_1_i/seg7decimal_0/inst/clkdiv_reg[14]/C   
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y19      design_1_i/seg7decimal_0/inst/clkdiv_reg[15]/C   
Min Period        n/a     FDCE/C              n/a            1.000     10.000  9.000    SLICE_X0Y20      design_1_i/seg7decimal_0/inst/clkdiv_reg[16]/C   
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1  
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y16      design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/C    
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y16      design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/C    
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y18      design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/C   
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y18      design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/C   
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y18      design_1_i/seg7decimal_0/inst/clkdiv_reg[11]/C   
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y18      design_1_i/seg7decimal_0/inst/clkdiv_reg[11]/C   
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y19      design_1_i/seg7decimal_0/inst/clkdiv_reg[12]/C   
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y19      design_1_i/seg7decimal_0/inst/clkdiv_reg[12]/C   
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y19      design_1_i/seg7decimal_0/inst/clkdiv_reg[13]/C   
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y19      design_1_i/seg7decimal_0/inst/clkdiv_reg[13]/C   
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y16      design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/C    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y16      design_1_i/seg7decimal_0/inst/clkdiv_reg[1]/C    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y16      design_1_i/seg7decimal_0/inst/clkdiv_reg[2]/C    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y16      design_1_i/seg7decimal_0/inst/clkdiv_reg[3]/C    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y17      design_1_i/seg7decimal_0/inst/clkdiv_reg[4]/C    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y17      design_1_i/seg7decimal_0/inst/clkdiv_reg[5]/C    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y17      design_1_i/seg7decimal_0/inst/clkdiv_reg[6]/C    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y17      design_1_i/seg7decimal_0/inst/clkdiv_reg[7]/C    
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y16      design_1_i/seg7decimal_0/inst/clkdiv_reg[0]/C    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X0Y18      design_1_i/seg7decimal_0/inst/clkdiv_reg[10]/C   



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                               
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



