
# å‰è¨€
æœ¬æ–‡ä¸ºç¬”è€…é¡¹ç›®å‰å¤„ç†æ‰€éœ€ç®—æ³•ï¼Œä»…ä¾›å‚è€ƒå­¦ä¹ ï¼Œè¯·éµé¡¼GPL-3.0åè®®ï¼Œè½¬è½½è¯·å¤‡æ³¨ç½²åã€‚
> This project is licensed under the GNU General Public License v3.0 (GPL-3.0).  See the [LICENSE ](https://www.gnu.org/licenses/gpl-3.0.txt)file for details.

---
FPGAå›¾åƒå¤„ç†ä¸­å¸¸ç”¨çš„å›¾åƒç¼©æ”¾ç®—æ³•ï¼ŒåŒ…æ‹¬æœ€è¿‘é‚»æ’å€¼ç®—æ³•ã€åŒçº¿æ€§é‚»æ’å€¼ç®—æ³•ã€åŒä¸‰æ¬¡é‚»æ’å€¼ç®—æ³•ï¼Œä»¥åŠåŒçº¿æ€§çš„MATLABä¸FPGAå®ç°ã€‚

# åŒçº¿æ€§é‚»åŸŸæ’å€¼ç®—æ³•

## åŸºç¡€ç†è®º
**æ ¸å¿ƒæ€æƒ³ï¼š** æ ‡å‡†çš„çº¿æ€§æ’å€¼æ˜¯åœ¨ä¸€ç»´ç›´çº¿ä¸Šï¼Œæ ¹æ®å·²çŸ¥ä¸¤ç‚¹çš„åæ ‡å’Œå€¼ï¼Œæ¥è®¡ç®—ä¸­é—´æŸä¸ªæœªçŸ¥ç‚¹çš„å€¼ã€‚è€ŒåŒçº¿æ€§æ’å€¼æŒ‡çš„æ˜¯åšäº†ä¸¤æ¬¡çº¿æ€§æ’å€¼ï¼Œæ˜¯åœ¨ä¸€ä¸ªäºŒç»´å¹³é¢ä¸Šçš„ã€‚è€Œ **åŒçº¿æ€§æ’å€¼ (Bilinear Interpolation)**ï¼Œé¡¾åæ€ä¹‰ï¼Œå°±æ˜¯åšäº†ä¸¤æ¬¡çº¿æ€§æ’å€¼ï¼Œä½†å®ƒæ˜¯åœ¨ä¸€ä¸ªäºŒç»´å¹³é¢ä¸Šã€‚å½“æˆ‘ä»¬è¦è®¡ç®—ç›®æ ‡å›¾åƒä¸­æŸä¸ªç‚¹ `(x, y)` çš„åƒç´ å€¼æ—¶ï¼Œæˆ‘ä»¬å…ˆæ‰¾åˆ°å®ƒå¯¹åº”åœ¨æºå›¾åƒä¸­çš„ä½ç½® `(src_x, src_y)`ã€‚è¿™ä¸ªä½ç½®é€šå¸¸æ˜¯æµ®ç‚¹æ•°ï¼Œè½åœ¨å››ä¸ªçœŸå®åƒç´ ç‚¹ä¹‹é—´ã€‚
![image.png](https://obsidian-picturebed-1256135654.cos.ap-nanjing.myqcloud.com/obsidion/20250725153727827.png?imageSlim)
**ç®—æ³•æ­¥éª¤ï¼š**
1. **åæ ‡æ˜ å°„**ï¼šå°†ç›®æ ‡å›¾åƒçš„åæ ‡ `(dst_x, dst_y)` æ˜ å°„å›æºå›¾åƒçš„åæ ‡ `(src_x, src_y)`ã€‚
2. **æ‰¾åˆ°å››ä¸ªé‚»è¿‘ç‚¹**ï¼šæ ¹æ® `(src_x, src_y)` æ‰¾åˆ°å®ƒå‘¨å›´çš„å››ä¸ªåƒç´ ç‚¹ï¼Œå³ä¸Šå›¾çš„ `Q11, Q12, Q21, Q22`ã€‚ï¼ˆå¦‚ä¸Šå›¾ï¼‰
3. **ç¬¬ä¸€æ¬¡çº¿æ€§æ’å€¼**ï¼šåœ¨ x æ–¹å‘ä¸Šï¼Œåˆ†åˆ«å¯¹ä¸Šä¸‹ä¸¤è¡Œè¿›è¡Œçº¿æ€§æ’å€¼ï¼Œè®¡ç®—å‡ºä¸¤ä¸ªä¸´æ—¶ç‚¹ `R1` å’Œ `R2` çš„å€¼ã€‚
4. **ç¬¬äºŒæ¬¡çº¿æ€§æ’å€¼**ï¼šåœ¨ y æ–¹å‘ä¸Šï¼Œå¯¹ `R1` å’Œ `R2` è¿›è¡Œçº¿æ€§æ’å€¼ï¼Œæœ€ç»ˆå¾—åˆ° `P` ç‚¹çš„åƒç´ å€¼ã€‚

**å…¬å¼ï¼š** 


$$
f(P) = (1 - d_x)(1 - d_y) f(Q_{11}) + d_x(1 - d_y) f(Q_{21}) + (1 - d_x)d_y f(Q_{12}) + d_x d_y f(Q_{22})
$$

**åŸç†å®ä¾‹åŒ–ï¼š**
![[ISPä¹‹å¸¸ç”¨å›¾åƒç¼©æ”¾ç®—æ³• 2025-07-25 20.53.47.excalidraw|1000]]

## ç¬”è€…ç†è®ºæ”¹è¿›
ç¬”è€…æœ€ç»ˆç›®æ ‡æ˜¯å®ç°å†FPGAå¯ä»¥é«˜æ•ˆè¿è¡Œçš„åŒçº¿æ€§æ’å€¼ï¼Œä¸ºæ­¤éœ€è¦åœ¨ä¸€å¼€å§‹ä»ç®—æ³•å±‚é¢å»æ”¹è¿›ã€‚å‡ºäºä¹ æƒ¯ï¼Œä¸ªäººè§‰å¾—ä»¥ä¸‹å…¬å¼æ›´æ¸…æ™°ï¼š
$$
I(i, j) = [1 - y(i)] \times \left\{ [(1 - x(j)) \times T_A(r) + x(j) \times T_B(r)] \right\} + y(i) \times \left\{ [(1 - x(j)) \times T_C(r) + x(j) \times T_D(r)] \right\}
$$
ä¸ºäº†æ¸…æ™°åœ°è¡¨è¾¾ï¼Œçº¦å®šä»¥ä¸‹ç¬¦å·ï¼š
- **Wsâ€‹,Hsâ€‹**ï¼šæºå›¾åƒçš„å®½åº¦å’Œé«˜åº¦ã€‚
- **Wdâ€‹,Hdâ€‹**ï¼šç›®æ ‡å›¾åƒçš„å®½åº¦å’Œé«˜åº¦ã€‚
- **(dstxâ€‹,dstyâ€‹)**ï¼šç›®æ ‡å›¾åƒä¸­çš„åƒç´ åæ ‡ã€‚
- **(srcxâ€‹,srcyâ€‹)**ï¼šé€šè¿‡æ˜ å°„åœ¨æºå›¾åƒä¸­å¾—åˆ°çš„æµ®ç‚¹åæ ‡ã€‚
- **(x1â€‹,y1â€‹)**ï¼šåŒ…å›´ (srcxâ€‹,srcyâ€‹) çš„å››ç‚¹çŸ©é˜µçš„å·¦ä¸Šè§’æ•´æ•°åæ ‡ï¼Œå³ x1â€‹=âŒŠsrcxâ€‹âŒ‹,y1â€‹=âŒŠsrcyâ€‹âŒ‹ã€‚
- **dx,dy**ï¼šæµ®ç‚¹åæ ‡çš„å°æ•°éƒ¨åˆ†ï¼Œå³ dx=srcxâ€‹âˆ’x1â€‹,dy=srcyâ€‹âˆ’y1â€‹ã€‚
- **N**ï¼šå®šç‚¹è¿ç®—çš„å°æ•°ä½æ•°ï¼Œè¿™é‡Œ N=10ã€‚
- **S**ï¼šç¼©æ”¾å› å­ (Scale)ï¼ŒS=2N=1024ã€‚
- **Xfixedâ€‹**ï¼šè¡¨ç¤ºå˜é‡ X çš„å®šç‚¹æ•´æ•°å½¢å¼ã€‚
- **TA,TB,TC,TD**ï¼šåˆ†åˆ«ä»£è¡¨æºå›¾åƒä¸­å››ä¸ªé‚»è¿‘åƒç´  f(x1â€‹,y1â€‹), f(x1â€‹+1,y1â€‹), f(x1â€‹,y1â€‹+1), f(x1â€‹+1,y1â€‹+1) çš„å€¼ã€‚
- **â‰ªN**ï¼šä»£è¡¨é€»è¾‘å·¦ç§»Nä½ï¼ˆä¹˜ä»¥ S=2Nï¼‰ã€‚
- **â‰«N**ï¼šä»£è¡¨ç®—æœ¯å³ç§»Nä½ï¼ˆé™¤ä»¥ S=2N å¹¶å‘ä¸‹å–æ•´ï¼‰ã€‚


**æ”¹è¿›1ï¼š**
å°æ•°åœ¨FPGAä¸­æ˜¯éš¾ä»¥æ¥å—çš„ï¼Œæ‰€ä»¥å°†1æ‰©å¤§1024å€ï¼Œä¸ºæ­¤å¾—åˆ°
$$
I(i, j) = [1024 - y(i)] \times \left\{ [(1024 - x(j)) \times T_A(r) + x(j) \times T_B(r)] \right\} + y(i) \times \left\{ [(1024 - x(j)) \times T_C(r) + x(j) \times T_D(r)] \right\}
$$

**æ”¹è¿›2ï¼š**
ä¸Šè¿°å…¬å¼å­˜åœ¨6æ¬¡ä¹˜æ³•ï¼Œè€Œä¸”åœ¨å®é™…ä¸­ä½å®½è¾ƒå¤§ï¼Œæ¯”è¾ƒæ¶ˆè€—èµ„æºï¼Œä¸ºæ­¤é‡‡å–å·®åˆ†æ–¹å¼æ¥ä»£æ›¿ä¸Šè¿°è¡¨è¾¾å¼ï¼Œå·®åˆ†æƒ…å†µä¸‹åªéœ€è¦åšä¸‰æ¬¡ä¹˜æ³•ï¼Œå¯¹äº1024çš„é™¤æ³•é‡‡ç”¨ç§»ä½å³å¯ã€‚
$$
I(i,j)\;=\;
\bigl(1024-y(i)\bigr)\Bigl[T_A(r)+\bigl(T_B(r)-T_A(r)\bigr)\tfrac{x(j)}{1024}\Bigr]
\;+\;
y(i)\Bigl[T_C(r)+\bigl(T_D(r)-T_C(r)\bigr)\tfrac{x(j)}{1024}\Bigr]
$$
## åˆ†æ­¥æ•°å­¦æ¨å¯¼
### å‰å¤„ç† / åœ°å€ç”Ÿæˆå•å…ƒ
è¿™éƒ¨åˆ†çš„ç›®æ ‡æ˜¯æ ¹æ®ç›®æ ‡åƒç´ åæ ‡ `(dst_x, dst_y)`ï¼Œè®¡ç®—å‡ºæ’å€¼æ‰€éœ€çš„å››ä¸ªæºåƒç´ ä½ç½®å’Œä¸¤ä¸ªæƒé‡ã€‚
**1. åæ ‡æ˜ å°„ï¼š**
å°†ç›®æ ‡åæ ‡èŒƒå›´ `[0, Wd-1]` æ˜ å°„åˆ°æºåæ ‡èŒƒå›´ `[0, Ws-1]`ã€‚
æ ‡å‡†æµ®ç‚¹å…¬å¼ï¼š
$$
\begin{align*}
src_x &= dst_x \cdot \frac{W_s - 1}{W_d - 1} \\
src_y &= dst_y \cdot \frac{H_s - 1}{H_d - 1}
\end{align*}
$$
å®šç‚¹å®ç°å…¬å¼:
$$
\begin{align*}
src\_x_{fixed} &= \left\lfloor \frac{dst_x \cdot (W_s - 1) \cdot S}{W_d - 1} \right\rfloor \\
src\_y_{fixed} &= \left\lfloor \frac{dst_y \cdot (H_s - 1) \cdot S}{H_d - 1} \right\rfloor
\end{align*}
$$
**2. åˆ†è§£æ•´æ•°åæ ‡ä¸å°æ•°æƒé‡**
ä»å®šç‚¹åæ ‡ `src_x_fixed` ä¸­åˆ†ç¦»å‡ºæ•´æ•°éƒ¨åˆ† `x1` å’Œå½’ä¸€åŒ–çš„å°æ•°æƒé‡ `x_norm`ã€‚
æ•´æ•°åæ ‡ `x1,y1` å…¬å¼ï¼š 
$$
\begin{align*}
x_1 &= \left\lfloor \frac{src\_x_{fixed}}{S} \right\rfloor \quad \Leftrightarrow \quad x_1 = src\_x_{fixed} \gg N \\
y_1 &= \left\lfloor \frac{src\_y_{fixed}}{S} \right\rfloor \quad \Leftrightarrow \quad y_1 = src\_y_{fixed} \gg N
\end{align*}
$$
å°æ•°åæ ‡`x_norm` ,`y_norm`å…¬å¼ï¼š
$$
\begin{align*}
dx &= src_x - x_1 \implies dx_{fixed} = (src_x - x_1) \cdot S = src\_x_{fixed} - x_1 \cdot S \\
x_{norm} &= src\_x_{fixed} \pmod{S} \quad \Leftrightarrow \quad x_{norm} = src\_x_{fixed} \,\&\, (S - 1)
\end{align*}
$$

`y_norm` åŒç†
### æ’å€¼è®¡ç®—æ ¸å¿ƒ
çœæµï¼šä¸ºä»€ä¹ˆè¿™ä¹ˆåšï¼Ÿå› ä¸ºè¿™ä¸ªç‰ˆæœ¬é€»è¾‘å¯¹äºfpgaæ¥è¯´æ—¢èƒ½ä¿æŒç²¾åº¦ï¼ˆä¸æµ®ç‚¹å­˜åœ¨Â±1è¯¯å·®ï¼‰ï¼Œåˆç¬¦åˆè®¡ç®—é€»è¾‘
```
// R1 = TA << 10 + x * (TB - TA)
// R2 = TC << 10 + x * (TD - TC)
// I Â = R1 >> 10 + [y * (R2 - R1)] >> 20
```
**1. Xæ–¹å‘çš„çº¿æ€§æ’å€¼**
è®¡ç®—ä¸­é—´ç‚¹ R1â€‹ (åœ¨ y1â€‹ è¡Œ) å’Œ R2â€‹ (åœ¨ y1â€‹+1 è¡Œ) çš„å€¼ã€‚
æ ‡å‡†æµ®ç‚¹å…¬å¼ï¼š
$$
\begin{align*}
R_1 &= (1 - dx) \cdot TA + dx \cdot TB \\
R_2 &= (1 - dx) \cdot TC + dx \cdot TD
\end{align*}
$$
å®šç‚¹å…¬å¼ï¼š
$$
R_{1_{fixed}} = (S - x_{norm}) \cdot TA + x_{norm} \cdot TB
$$
å±•å¼€
$$ 
R\_1_{fixed} = S \cdot TA - x_{norm} \cdot TA + x_{norm} \cdot TB = (TA \ll N) + x_{norm} \cdot (TB - TA)
$$
R_2fixåŒç†
**2. Yæ–¹å‘çš„çº¿æ€§æ’å€¼**
åˆ©ç”¨ R1â€‹ å’Œ R2â€‹ è®¡ç®—æœ€ç»ˆåƒç´ å€¼ Iã€‚
æ ‡å‡†æµ®ç‚¹å…¬å¼ï¼š
$$
I = (1 - dy) \cdot R_1 + dy \cdot R_2
$$
å®šç‚¹å®ç°å…¬å¼:
$$
I_{final} = \left\lfloor \frac{(S - y_{norm}) \cdot R_{1_{fixed}} + y_{norm} \cdot R_{2_{fixed}}}{S^2} \right\rfloor
$$
æ‹†åˆ†å±•å¼€ï¼š
$$
\begin{align*}
I_{final} &= \left\lfloor \frac{S \cdot R_{1_{fixed}} + y_{norm} \cdot (R_{2_{fixed}} - R_{1_{fixed}})}{S^2} \right\rfloor \\
I_{final} &= \left\lfloor \frac{R_{1_{fixed}}}{S} + \frac{y_{norm} \cdot (R_{2_{fixed}} - R_{1_{fixed}})}{S^2} \right\rfloor
\end{align*}
$$
**3. æœ€ç»ˆæ­¥éª¤**
$$
I_{final} = (R_{1_{fixed}} \gg N) + \left( (y_{norm} \cdot (R_{2_{fixed}} - R_{1_{fixed}})) \gg 2N \right)
$$
## pythonå®šç‚¹å®ç°
### code
```python
import cv2  
import numpy as np  
import numpy as ny  
import matplotlib.pyplot as plt  
from scipy.stats import yeojohnson_normmax  
  
# --- Matplotlib ä¸­æ–‡æ˜¾ç¤ºè®¾ç½® ---import matplotlib  
  
matplotlib.rcParams['font.sans-serif'] = ['SimHei']  # ä½¿ç”¨é»‘ä½“  
matplotlib.rcParams['axes.unicode_minus'] = False  # æ­£å¸¸æ˜¾ç¤ºè´Ÿå·  
  
def bilinear_verilog(src_img,dst_shape):  
    FRAC_BITS = 10  
    SCALE = 1 << FRAC_BITS # 1024  
  
    src_h,src_w = src_img.shape[:2]  
    dst_h,dst_w = dst_shape  
  
    if len(src_img.shape) == 3:  
        channels = src_img.shape[2]  
    else:  
        channels =1  
  
    dst_img = np.zeros((dst_h,dst_w,channels),np.uint8)  
  
    for dst_y in range(dst_h):  
        for dst_x in range(dst_w):  
            # åæ ‡æ˜ å°„  
            src_x_fixed = (dst_x * (src_w-1) * SCALE)//(dst_w-1)  
            src_h_fixed = (dst_y * (src_h-1) * SCALE)//(dst_h-1)  
  
            # åˆ†è§£åæ ‡å’Œæƒé‡  
            x1 = src_x_fixed >> FRAC_BITS  
            y1 = src_h_fixed >> FRAC_BITS  
            x_norm = src_x_fixed & (SCALE-1)  
            y_norm = src_h_fixed & (SCALE-1)  
  
            # è¾¹ç•Œå¤„ç†  
            x2 = x1 + 1  
            y2 = y1 + 1  
            x1 = max(0, x1);x2 = min(src_w - 1, x2)  
            y1 = max(0, y1);y2 = min(src_h - 1, y2)  
  
            # æ ¸å¿ƒå…¬å¼  
            # R1 = TA << 10 + x * (TB - TA)  
            # R2 = TC << 10 + x * (TD - TC)            # I = R1 >> 10 + [y * (R2 - R1)] >> 20  
            for c in range(channels):  
                # è·å–4ä¸ªä¸´è¿‘ç‚¹  
                TA = int(src_img[y1,x1,c])  
                TB = int(src_img[y1,x2,c])  
                TC = int(src_img[y2, x1, c])  
                TD = int(src_img[y2, x2, c])  
  
                # xæ–¹å‘æ’å€¼  
                diff1 = TB - TA  
                diff2 = TD - TC  
                R1 = (TA << FRAC_BITS) + x_norm * diff1  
                R2 = (TB << FRAC_BITS) + x_norm * diff2  
  
                # yæ–¹å‘æ’å€¼  
                term1 = R1 >> FRAC_BITS  
  
                diff_R = R2 - R1  
                mult_v = y_norm * diff_R  
  
                rounding_offset = 1 << (2 * FRAC_BITS - 1)  
                term2 = (mult_v + rounding_offset) >> (2 * FRAC_BITS)  
  
                final_pixel_val = term1 + term2  
  
                dst_img[dst_y, dst_x, c] = np.clip(final_pixel_val,0,255)  
  
        if channels == 1:  
            dst_img = np.squeeze(dst_img, axis=2)  
  
    return dst_img  
  
# mian  
if __name__=='__main__':  
    img = cv2.imread('tenshu.jpg')  
    img = cv2.cvtColor(img,cv2.COLOR_BGR2RGB)  
  
  
    target_shape = (480,640) # é«˜åº¦ã€å®½åº¦  
  
    zoomed_verilog = bilinear_verilog(img,target_shape)  
  
    target_size_cv2 = (target_shape[1], target_shape[0])  
    zoomed_cv2 = cv2.resize(img,target_size_cv2,interpolation=cv2.INTER_LINEAR)  
  
    # æ˜¾ç¤ºç»“æœ  
    plt.figure(figsize=(15, 7))  
    plt.suptitle("Verilogé£æ ¼å®šç‚¹å®ç° vs OpenCVå®ç°", fontsize=16)  
  
    plt.subplot(1, 3, 1)  
    plt.imshow(img)  
    plt.title(f"åŸå§‹å›¾åƒ ({img.shape[1]}x{img.shape[0]})")  
  
    plt.subplot(1, 3, 2)  
    plt.imshow(zoomed_verilog)  
    plt.title(f"Verilogé£æ ¼å®šç‚¹å®ç° ({target_shape[1]}x{target_shape[0]})")  
  
    plt.subplot(1, 3, 3)  
    plt.imshow(zoomed_cv2)  
    plt.title(f"OpenCV cv2.resize")  
  
    plt.tight_layout(rect=[0, 0.03, 1, 0.95])  
    plt.show()
```


### result
![image.png](https://obsidian-picturebed-1256135654.cos.ap-nanjing.myqcloud.com/obsidion/20250726191459555.png?imageSlim)

### ä¼˜åŒ–
é™¤æ³•è®¡ç®—è¿‡äºå¤šï¼Œæ¯ä¸ªåƒç´ éƒ½è¿›è¡Œä¸€æ¬¡é™¤æ³•ï¼Œè¿™æ˜¯æå…¶åä¼˜åŒ–çš„ã€‚ä¸ºæ­¤ä¼˜åŒ–åªåšä¸€æ¬¡ï¼Œé¢„å…ˆè®¡ç®—ä¸€ä¸ªé«˜ç²¾åº¦çš„â€œç»„åˆç¼©æ”¾å› å­â€ï¼Œè¿™ä¸ªå› å­åŒ…å«äº†åŸå§‹çš„ç¼©æ”¾æ¯”ä¾‹å’Œç”¨äºæœ€ç»ˆç»“æœçš„SCALEã€‚
```python
# -*- coding: utf-8 -*-  
import cv2  
import numpy as np  
import matplotlib.pyplot as plt  
  
# --- Matplotlib ä¸­æ–‡æ˜¾ç¤ºè®¾ç½® ---import matplotlib  
matplotlib.rcParams['font.sans-serif'] = ['SimHei']  # ä½¿ç”¨é»‘ä½“  
matplotlib.rcParams['axes.unicode_minus'] = False  # æ­£å¸¸æ˜¾ç¤ºè´Ÿå·  
  
def bilinear_verilog_optimized(src_img, dst_shape):  
    # --- å®šç‚¹æ•°å’Œç²¾åº¦å®šä¹‰ ---    FRAC_BITS = 10  
    SCALE = 1 << FRAC_BITS  # 1024  
  
    # --- å›¾åƒåŸºæœ¬ä¿¡æ¯ ---    src_h, src_w = src_img.shape[:2]  
    dst_h, dst_w = dst_shape  

    if len(src_img.shape) == 3:  
        channels = src_img.shape[2]  
    else:  
        channels = 1  
        # ç»Ÿä¸€å°†ç°åº¦å›¾ä¹Ÿå¤„ç†ä¸º3ç»´ï¼Œæ–¹ä¾¿è®¡ç®—  
        src_img = np.expand_dims(src_img, axis=-1)  
  
    dst_img = np.zeros((dst_h, dst_w, channels), np.uint8)  
  

    RATIO_PRECISION_BITS = 16  
    RATIO_SCALE = 1 << RATIO_PRECISION_BITS  
  
    if dst_w > 1:  
        combined_scale_x = ((src_w - 1) * SCALE * RATIO_SCALE) // (dst_w - 1)  
    else:  
        combined_scale_x = 0  
  
    if dst_h > 1:  
        combined_scale_y = ((src_h - 1) * SCALE * RATIO_SCALE) // (dst_h - 1)  
    else:  
        combined_scale_y = 0  
  
    # --- éå†ç›®æ ‡å›¾åƒ ---    for dst_y in range(dst_h):  
        for dst_x in range(dst_w):  
            # --- åæ ‡æ˜ å°„ (ä¼˜åŒ–å) ---  
            src_x_fixed = (dst_x * combined_scale_x) >> RATIO_PRECISION_BITS  
            src_y_fixed = (dst_y * combined_scale_y) >> RATIO_PRECISION_BITS  
  
            # --- åˆ†è§£åæ ‡å’Œæƒé‡ ---            x1 = src_x_fixed >> FRAC_BITS  
            y1 = src_y_fixed >> FRAC_BITS  
            x_norm = src_x_fixed & (SCALE - 1)  
            y_norm = src_y_fixed & (SCALE - 1)  
  
            # --- è¾¹ç•Œå¤„ç† ---            x2 = x1 + 1  
            y2 = y1 + 1  
            x1 = max(0, x1); x2 = min(src_w - 1, x2)  
            y1 = max(0, y1); y2 = min(src_h - 1, y2)  
  
            # --- æ ¸å¿ƒæ’å€¼å…¬å¼ ---            # R1 = (TA << 10) + x_norm * (TB - TA)            # R2 = (TC << 10) + x_norm * (TD - TC)            # I  = (R1 >> 10) + [y_norm * (R2 - R1)] >> 20            for c in range(channels):  
                # è·å–4ä¸ªä¸´è¿‘ç‚¹  
                TA = int(src_img[y1, x1, c])  
                TB = int(src_img[y1, x2, c])  
                TC = int(src_img[y2, x1, c])  
                TD = int(src_img[y2, x2, c])  
  
                # Xæ–¹å‘æ’å€¼  
                diff1 = TB - TA  
                diff2 = TD - TC  
                R1 = (TA << FRAC_BITS) + x_norm * diff1  
                # *** ä¿®æ­£ç‚¹: R2çš„è®¡ç®—åº”åŸºäºTCå’ŒTD ***  
                R2 = (TC << FRAC_BITS) + x_norm * diff2  
  
                # Yæ–¹å‘æ’å€¼  
                term1 = R1 >> FRAC_BITS  
                diff_R = R2 - R1  
                mult_v = y_norm * diff_R  
  
                # æ·»åŠ èˆå…¥å€¼ä»¥æé«˜ç²¾åº¦  
                rounding_offset = 1 << (2 * FRAC_BITS - 1)  
                term2 = (mult_v + rounding_offset) >> (2 * FRAC_BITS)  
  
                final_pixel_val = term1 + term2  
  
                dst_img[dst_y, dst_x, c] = np.clip(final_pixel_val, 0, 255)  
  
    if channels == 1:  
        dst_img = np.squeeze(dst_img, axis=-1)  
  
    return dst_img  
  
# --- ä¸»ç¨‹åº ---if __name__ == '__main__':  
    try:  
        img = cv2.imread('tenshu.jpg')  
        img = cv2.cvtColor(img, cv2.COLOR_BGR2RGB)  
    except Exception as e:  
        print(f"æ— æ³•åŠ è½½å›¾åƒ 'tenshu.jpg'ï¼Œè¯·ç¡®ä¿æ–‡ä»¶å­˜åœ¨ã€‚é”™è¯¯: {e}")  
        # åˆ›å»ºä¸€ä¸ªå¤‡ç”¨æµ‹è¯•å›¾åƒ  
        img = np.zeros((100, 100, 3), dtype=np.uint8)  
        img[0:50, 0:50] = [255, 0, 0]  
        img[50:100, 0:50] = [0, 255, 0]  
        img[0:50, 50:100] = [0, 0, 255]  
        img[50:100, 50:100] = [255, 255, 0]  
  
  
    target_shape = (480, 640)  # é«˜åº¦ã€å®½åº¦  
  
    zoomed_verilog = bilinear_verilog_optimized(img, target_shape)  
  
    target_size_cv2 = (target_shape[1], target_shape[0])  
    zoomed_cv2 = cv2.resize(img, target_size_cv2, interpolation=cv2.INTER_LINEAR)  
  
    # æ˜¾ç¤ºç»“æœ  
    plt.figure(figsize=(15, 7))  
    plt.suptitle("ä¼˜åŒ–åçš„å®šç‚¹å®ç° vs OpenCVå®ç°", fontsize=16)  
  
    plt.subplot(1, 3, 1)  
    plt.imshow(img)  
    plt.title(f"åŸå§‹å›¾åƒ ({img.shape[1]}x{img.shape[0]})")  
  
    plt.subplot(1, 3, 2)  
    plt.imshow(zoomed_verilog)  
    plt.title(f"ä¼˜åŒ–åçš„å®šç‚¹å®ç° ({target_shape[1]}x{target_shape[0]})")  
  
    plt.subplot(1, 3, 3)  
    plt.imshow(zoomed_cv2)  
    plt.title(f"OpenCV cv2.resize")  
  
    plt.tight_layout(rect=[0, 0.03, 1, 0.95])  
    plt.show()
```


## FPGAå®ç°
### æ¨¡å—è®¾è®¡
![[ISPä¹‹å¸¸ç”¨å›¾åƒç¼©æ”¾ç®—æ³• 2025-07-26 19.32.04.excalidraw|2000]]


#### Verilogå®ç°
å‚è€ƒï¼šéŸ©å†° ã€ŠåŸºäºMATLABå’ŒFPGAçš„å›¾åƒå¤„ç†æ•™ç¨‹ã€‹
ï¼ˆè‡ªå·±å†™ä¸€å‘¨ï¼Œå¤„ç†å¿«æ…¢é—®é¢˜æä¸å®šã€‚ã€‚ã€‚ï¼‰
```Verilog
module bilinear_interpolation
#(
    // è¾“å…¥æ”¹ä¸º 1024Ã—768ï¼Œè¾“å‡ºæ”¹ä¸º 640Ã—480
        parameter          C_SRC_IMG_WIDTH  = 11'd1024             ,
        parameter          C_SRC_IMG_HEIGHT = 11'd768              ,
        parameter          C_DST_IMG_WIDTH  = 11'd640              ,
        parameter          C_DST_IMG_HEIGHT = 11'd480              ,
    // ratio = floor(1024/640 * 2^16) = floor(1.6 * 65536) = 104857
        parameter          C_X_RATIO        = 18'd104857           ,  // æ‰©å®½åˆ° 18 ä½ä»¥å…æº¢å‡º
        parameter          C_Y_RATIO        = 18'd104857           
)
(
        input  wire                                       clk_in1             ,
        input  wire                                       clk_in2             ,
        input  wire                                       rst_n               ,
    
    //  Image data prepared to be processed
        input  wire                                       per_img_vsync       ,//  Prepared Image data vsync valid signal
        input  wire                                       per_img_href        ,//  Prepared Image data href vaild  signal
        input  wire         [               7: 0]         per_img_gray        ,//  Prepared Image brightness input
    
    //  Image data has been processed
        output reg                                        post_img_vsync      ,//  processed Image data vsync valid signal
        output reg                                        post_img_href       ,//  processed Image data href vaild  signal
        output reg          [               7: 0]         post_img_gray        //  processed Image brightness output
);
//----------------------------------------------------------------------
reg                                      per_img_href_dly       ;

always @(posedge clk_in1)
begin
    if(rst_n == 1'b0)
        per_img_href_dly <= 1'b0;
    else
        per_img_href_dly <= per_img_href;
end

wire                                     per_img_href_neg       ;

assign   per_img_href_neg = per_img_href_dly & ~per_img_href;

reg            [              10: 0]     img_vs_cnt             ;//  from 0 to C_SRC_IMG_HEIGHT - 1

always @(posedge clk_in1)
begin
    if(rst_n == 1'b0)
        img_vs_cnt <= 11'b0;
    else
    begin
        if(per_img_vsync == 1'b0)
            img_vs_cnt <= 11'b0;
        else
        begin
            if(per_img_href_neg == 1'b1)
                img_vs_cnt <= img_vs_cnt + 1'b1;
            else
                img_vs_cnt <= img_vs_cnt;
        end
    end
end

reg            [              10: 0]     img_hs_cnt             ;//  from 0 to C_SRC_IMG_WIDTH - 1

always @(posedge clk_in1)
begin
    if(rst_n == 1'b0)
        img_hs_cnt <= 11'b0;
    else
    begin
        if((per_img_vsync == 1'b1)&&(per_img_href == 1'b1))
            img_hs_cnt <= img_hs_cnt + 1'b1;
        else
            img_hs_cnt <= 11'b0;
    end
end

//----------------------------------------------------------------------
reg            [               7: 0]     bram_a_wdata           ;

always @(posedge clk_in1)
begin
    bram_a_wdata <= per_img_gray;
end

reg            [              11: 0]     bram_a_waddr           ;

always @(posedge clk_in1)
begin
    bram_a_waddr <= {img_vs_cnt[2:1],10'b0} + img_hs_cnt;
end

reg                                      bram1_a_wenb           ;

always @(posedge clk_in1)
begin
    if(rst_n == 1'b0)
        bram1_a_wenb <= 1'b0;
    else
        bram1_a_wenb <= per_img_vsync & per_img_href & ~img_vs_cnt[0];
end

reg                                      bram2_a_wenb           ;

always @(posedge clk_in1)
begin
    if(rst_n == 1'b0)
        bram2_a_wenb <= 1'b0;
    else
        bram2_a_wenb <= per_img_vsync & per_img_href & img_vs_cnt[0];
end

reg            [              10: 0]     fifo_wdata             ;

always @(posedge clk_in1)
begin
    fifo_wdata <= img_vs_cnt;
end

reg                                      fifo_wenb              ;

always @(posedge clk_in1)
begin
    if(rst_n == 1'b0)
        fifo_wenb <= 1'b0;
    else
    begin
        if((per_img_vsync == 1'b1)&&(per_img_href == 1'b1)&&(img_hs_cnt == C_SRC_IMG_WIDTH - 1'b1))
            fifo_wenb <= 1'b1;
        else
            fifo_wenb <= 1'b0;
    end
end

//----------------------------------------------------------------------
//  bram & fifo rw
reg            [              11: 0]     even_bram1_b_raddr     ;
reg            [              11: 0]     odd_bram1_b_raddr      ;
reg            [              11: 0]     even_bram2_b_raddr     ;
reg            [              11: 0]     odd_bram2_b_raddr      ;
wire           [               7: 0]     even_bram1_b_rdata     ;
wire           [               7: 0]     odd_bram1_b_rdata      ;
wire           [               7: 0]     even_bram2_b_rdata     ;
wire           [               7: 0]     odd_bram2_b_rdata      ;

bram_ture_dual_port
#(
        .C_ADDR_WIDTH                      (12                             ),
        .C_DATA_WIDTH                      (8                              ) 
)
u0_image_data_bram1
(
        .clka                              (clk_in1                        ),
        .wea                               (bram1_a_wenb                   ),
        .addra                             (bram_a_waddr                   ),
        .dina                              (bram_a_wdata                   ),
        .douta                             (                               ),
        .clkb                              (clk_in2                        ),
        .web                               (1'b0                           ),
        .addrb                             (even_bram1_b_raddr             ),
        .dinb                              (8'b0                           ),
        .doutb                             (even_bram1_b_rdata             ) 
);

bram_ture_dual_port
#(
        .C_ADDR_WIDTH                      (12                             ),
        .C_DATA_WIDTH                      (8                              ) 
)
u1_image_data_bram1
(
        .clka                              (clk_in1                        ),
        .wea                               (bram1_a_wenb                   ),
        .addra                             (bram_a_waddr                   ),
        .dina                              (bram_a_wdata                   ),
        .douta                             (                               ),
        .clkb                              (clk_in2                        ),
        .web                               (1'b0                           ),
        .addrb                             (odd_bram1_b_raddr              ),
        .dinb                              (8'b0                           ),
        .doutb                             (odd_bram1_b_rdata              ) 
);

bram_ture_dual_port
#(
        .C_ADDR_WIDTH                      (12                             ),
        .C_DATA_WIDTH                      (8                              ) 
)
u2_image_data_bram2
(
        .clka                              (clk_in1                        ),
        .wea                               (bram2_a_wenb                   ),
        .addra                             (bram_a_waddr                   ),
        .dina                              (bram_a_wdata                   ),
        .douta                             (                               ),
        .clkb                              (clk_in2                        ),
        .web                               (1'b0                           ),
        .addrb                             (even_bram2_b_raddr             ),
        .dinb                              (8'b0                           ),
        .doutb                             (even_bram2_b_rdata             ) 
);

bram_ture_dual_port
#(
        .C_ADDR_WIDTH                      (12                             ),
        .C_DATA_WIDTH                      (8                              ) 
)
u3_image_data_bram2
(
        .clka                              (clk_in1                        ),
        .wea                               (bram2_a_wenb                   ),
        .addra                             (bram_a_waddr                   ),
        .dina                              (bram_a_wdata                   ),
        .douta                             (                               ),
        .clkb                              (clk_in2                        ),
        .web                               (1'b0                           ),
        .addrb                             (odd_bram2_b_raddr              ),
        .dinb                              (8'b0                           ),
        .doutb                             (odd_bram2_b_rdata              ) 
);

wire                                     fifo_renb              ;
wire           [              10: 0]     fifo_rdata             ;
wire                                     fifo_empty             ;
wire                                     fifo_full              ;

asyn_fifo
#(
        .C_DATA_WIDTH                      (11                             ),
        .C_FIFO_DEPTH_WIDTH                (4                              ) 
)
u_tag_fifo
(
        .wr_rst_n                          (rst_n                          ),
        .wr_clk                            (clk_in1                        ),
        .wr_en                             (fifo_wenb                      ),
        .wr_data                           (fifo_wdata                     ),
        .wr_full                           (fifo_full                      ),
        .wr_cnt                            (                               ),
        .rd_rst_n                          (rst_n                          ),
        .rd_clk                            (clk_in2                        ),
        .rd_en                             (fifo_renb                      ),
        .rd_data                           (fifo_rdata                     ),
        .rd_empty                          (fifo_empty                     ),
        .rd_cnt                            (                               ) 
);

        localparam         S_IDLE           = 3'd0                 ;
        localparam         S_Y_LOAD         = 3'd1                 ;
        localparam         S_BRAM_ADDR      = 3'd2                 ;
        localparam         S_Y_INC          = 3'd3                 ;
        localparam         S_RD_FIFO        = 3'd4                 ;

reg            [               2: 0]     state                  ;
reg            [              26: 0]     y_dec                  ;
reg            [              26: 0]     x_dec                  ;
reg            [              10: 0]     y_cnt                  ;
reg            [              10: 0]     x_cnt                  ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
        state <= S_IDLE;
    else
    begin
        case(state)
            S_IDLE :
            begin
                if(fifo_empty == 1'b0)
                begin
                    if((fifo_rdata != 11'b0)&&(y_cnt == C_DST_IMG_HEIGHT))
                        state <= S_RD_FIFO;
                    else
                        state <= S_Y_LOAD;
                end
                else
                    state <= S_IDLE;
            end
            S_Y_LOAD :
            begin
                if((y_dec[26:16] + 1'b1 <= fifo_rdata)||(y_cnt == C_DST_IMG_HEIGHT - 1'b1))
                    state <= S_BRAM_ADDR;
                else
                    state <= S_RD_FIFO;
            end
            S_BRAM_ADDR :
            begin
                if(x_cnt == C_DST_IMG_WIDTH - 1'b1)
                    state <= S_Y_INC;
                else
                    state <= S_BRAM_ADDR;
            end
            S_Y_INC :
            begin
                if(y_cnt == C_DST_IMG_HEIGHT - 1'b1)
                    state <= S_RD_FIFO;
                else
                    state <= S_Y_LOAD;
            end
            S_RD_FIFO :
            begin
                state <= S_IDLE;
            end
            default :
            begin
                state <= S_IDLE;
            end
        endcase
    end
end

assign   fifo_renb        = (state == S_RD_FIFO) ? 1'b1 : 1'b0;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
        y_dec <= 27'b0;
    else
    begin
        if((state == S_IDLE)&&(fifo_empty == 1'b0)&&(fifo_rdata == 11'b0))
            y_dec <= 27'b0;
        else if(state == S_Y_INC)
            y_dec <= y_dec + C_Y_RATIO;
        else
            y_dec <= y_dec;
    end
end

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
        y_cnt <= 11'b0;
    else
    begin
        if((state == S_IDLE)&&(fifo_empty == 1'b0)&&(fifo_rdata == 11'b0))
            y_cnt <= 11'b0;
        else if(state == S_Y_INC)
            y_cnt <= y_cnt + 1'b1;
        else
            y_cnt <= y_cnt;
    end
end

always @(posedge clk_in2)
begin
    if(state == S_BRAM_ADDR)
        x_dec <= x_dec + C_X_RATIO;
    else
        x_dec <= 27'b0;
end

always @(posedge clk_in2)
begin
    if(state == S_BRAM_ADDR)
        x_cnt <= x_cnt + 1'b1;
    else
        x_cnt <= 11'b0;
end

//----------------------------------------------------------------------
//  c1
reg                                      img_vs_c1              ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
        img_vs_c1 <= 1'b0;
    else
    begin
        if((state == S_BRAM_ADDR)&&(x_cnt == 11'b0)&&(y_cnt == 11'b0))
            img_vs_c1 <= 1'b1;
        else if((state == S_Y_INC)&&(y_cnt == C_DST_IMG_HEIGHT - 1'b1))
            img_vs_c1 <= 1'b0;
        else
            img_vs_c1 <= img_vs_c1;
    end
end

reg                                      img_hs_c1              ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
        img_hs_c1 <= 1'b0;
    else
    begin
        if(state == S_BRAM_ADDR)
            img_hs_c1 <= 1'b1;
        else
            img_hs_c1 <= 1'b0;
    end
end

reg            [              10: 0]     x_int_c1               ;
reg            [              10: 0]     y_int_c1               ;
reg            [              16: 0]     x_fra_c1               ;
reg            [              16: 0]     inv_x_fra_c1           ;
reg            [              16: 0]     y_fra_c1               ;
reg            [              16: 0]     inv_y_fra_c1           ;

always @(posedge clk_in2)
begin
    x_int_c1     <= x_dec[25:16];
    y_int_c1     <= y_dec[25:16];
    x_fra_c1     <= {1'b0,x_dec[15:0]};
    inv_x_fra_c1 <= 17'h10000 - {1'b0,x_dec[15:0]};
    y_fra_c1     <= {1'b0,y_dec[15:0]};
    inv_y_fra_c1 <= 17'h10000 - {1'b0,y_dec[15:0]};
end

//----------------------------------------------------------------------
//  c2
reg                                      img_vs_c2              ;
reg                                      img_hs_c2              ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
    begin
        img_vs_c2 <= 1'b0;
        img_hs_c2 <= 1'b0;
    end
    else
    begin
        img_vs_c2 <= img_vs_c1;
        img_hs_c2 <= img_hs_c1;
    end
end

reg            [              11: 0]     bram_addr_c2           ;
reg            [              33: 0]     frac_00_c2             ;
reg            [              33: 0]     frac_01_c2             ;
reg            [              33: 0]     frac_10_c2             ;
reg            [              33: 0]     frac_11_c2             ;
reg                                      bram_mode_c2           ;

always @(posedge clk_in2)
begin
    bram_addr_c2 <= {y_int_c1[2:1],10'b0} + x_int_c1;
    frac_00_c2   <= inv_x_fra_c1 * inv_y_fra_c1;
    frac_01_c2   <= x_fra_c1 * inv_y_fra_c1;
    frac_10_c2   <= inv_x_fra_c1 * y_fra_c1;
    frac_11_c2   <= x_fra_c1 * y_fra_c1;
    bram_mode_c2 <= y_int_c1[0];
end

reg                                      right_pixel_extand_flag_c2  ;
reg                                      bottom_pixel_extand_flag_c2  ;

always @(posedge clk_in2)
begin
    if(x_int_c1 == C_SRC_IMG_WIDTH - 1'b1)
        right_pixel_extand_flag_c2 <= 1'b1;
    else
        right_pixel_extand_flag_c2 <= 1'b0;
    if(y_int_c1 == C_SRC_IMG_HEIGHT - 1'b1)
        bottom_pixel_extand_flag_c2 <= 1'b1;
    else
        bottom_pixel_extand_flag_c2 <= 1'b0;
end

//----------------------------------------------------------------------
//  c3
reg                                      img_vs_c3              ;
reg                                      img_hs_c3              ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
    begin
        img_vs_c3 <= 1'b0;
        img_hs_c3 <= 1'b0;
    end
    else
    begin
        img_vs_c3 <= img_vs_c2;
        img_hs_c3 <= img_hs_c2;
    end
end

always @(posedge clk_in2)
begin
    if(bram_mode_c2 == 1'b0)
    begin
        even_bram1_b_raddr <= bram_addr_c2;
        odd_bram1_b_raddr  <= bram_addr_c2 + 1'b1;
        even_bram2_b_raddr <= bram_addr_c2;
        odd_bram2_b_raddr  <= bram_addr_c2 + 1'b1;
    end
    else
    begin
        even_bram1_b_raddr <= bram_addr_c2 + 11'd1024;
        odd_bram1_b_raddr  <= bram_addr_c2 + 11'd1025;
        even_bram2_b_raddr <= bram_addr_c2;
        odd_bram2_b_raddr  <= bram_addr_c2 + 1'b1;
    end
end

reg            [              33: 0]     frac_00_c3             ;
reg            [              33: 0]     frac_01_c3             ;
reg            [              33: 0]     frac_10_c3             ;
reg            [              33: 0]     frac_11_c3             ;
reg                                      bram_mode_c3           ;
reg                                      right_pixel_extand_flag_c3  ;
reg                                      bottom_pixel_extand_flag_c3  ;

always @(posedge clk_in2)
begin
    frac_00_c3                  <= frac_00_c2;
    frac_01_c3                  <= frac_01_c2;
    frac_10_c3                  <= frac_10_c2;
    frac_11_c3                  <= frac_11_c2;
    bram_mode_c3                <= bram_mode_c2;
    right_pixel_extand_flag_c3  <= right_pixel_extand_flag_c2;
    bottom_pixel_extand_flag_c3 <= bottom_pixel_extand_flag_c2;
end

//----------------------------------------------------------------------
//  c4
reg                                      img_vs_c4              ;
reg                                      img_hs_c4              ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
    begin
        img_vs_c4 <= 1'b0;
        img_hs_c4 <= 1'b0;
    end
    else
    begin
        img_vs_c4 <= img_vs_c3;
        img_hs_c4 <= img_hs_c3;
    end
end

reg            [              33: 0]     frac_00_c4             ;
reg            [              33: 0]     frac_01_c4             ;
reg            [              33: 0]     frac_10_c4             ;
reg            [              33: 0]     frac_11_c4             ;
reg                                      bram_mode_c4           ;
reg                                      right_pixel_extand_flag_c4  ;
reg                                      bottom_pixel_extand_flag_c4  ;

always @(posedge clk_in2)
begin
    frac_00_c4                  <= frac_00_c3;
    frac_01_c4                  <= frac_01_c3;
    frac_10_c4                  <= frac_10_c3;
    frac_11_c4                  <= frac_11_c3;
    bram_mode_c4                <= bram_mode_c3;
    right_pixel_extand_flag_c4  <= right_pixel_extand_flag_c3;
    bottom_pixel_extand_flag_c4 <= bottom_pixel_extand_flag_c3;
end

//----------------------------------------------------------------------
//  c5
reg                                      img_vs_c5              ;
reg                                      img_hs_c5              ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
    begin
        img_vs_c5 <= 1'b0;
        img_hs_c5 <= 1'b0;
    end
    else
    begin
        img_vs_c5 <= img_vs_c4;
        img_hs_c5 <= img_hs_c4;
    end
end

reg            [               7: 0]     pixel_data00_c5        ;
reg            [               7: 0]     pixel_data01_c5        ;
reg            [               7: 0]     pixel_data10_c5        ;
reg            [               7: 0]     pixel_data11_c5        ;

always @(posedge clk_in2)
begin
    if(bram_mode_c4 == 1'b0)
    begin
        pixel_data00_c5 <= even_bram1_b_rdata;
        pixel_data01_c5 <= odd_bram1_b_rdata;
        pixel_data10_c5 <= even_bram2_b_rdata;
        pixel_data11_c5 <= odd_bram2_b_rdata;
    end
    else
    begin
        pixel_data00_c5 <= even_bram2_b_rdata;
        pixel_data01_c5 <= odd_bram2_b_rdata;
        pixel_data10_c5 <= even_bram1_b_rdata;
        pixel_data11_c5 <= odd_bram1_b_rdata;
    end
end

reg            [              33: 0]     frac_00_c5             ;
reg            [              33: 0]     frac_01_c5             ;
reg            [              33: 0]     frac_10_c5             ;
reg            [              33: 0]     frac_11_c5             ;
reg                                      right_pixel_extand_flag_c5  ;
reg                                      bottom_pixel_extand_flag_c5  ;

always @(posedge clk_in2)
begin
    frac_00_c5                  <= frac_00_c4;
    frac_01_c5                  <= frac_01_c4;
    frac_10_c5                  <= frac_10_c4;
    frac_11_c5                  <= frac_11_c4;
    right_pixel_extand_flag_c5  <= right_pixel_extand_flag_c4;
    bottom_pixel_extand_flag_c5 <= bottom_pixel_extand_flag_c4;
end

//----------------------------------------------------------------------
//  c6
reg                                      img_vs_c6              ;
reg                                      img_hs_c6              ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
    begin
        img_vs_c6 <= 1'b0;
        img_hs_c6 <= 1'b0;
    end
    else
    begin
        img_vs_c6 <= img_vs_c5;
        img_hs_c6 <= img_hs_c5;
    end
end

reg            [               7: 0]     pixel_data00_c6        ;
reg            [               7: 0]     pixel_data01_c6        ;
reg            [               7: 0]     pixel_data10_c6        ;
reg            [               7: 0]     pixel_data11_c6        ;

always @(posedge clk_in2)
begin
    case({right_pixel_extand_flag_c5,bottom_pixel_extand_flag_c5})
        2'b00 :
        begin
            pixel_data00_c6 <= pixel_data00_c5;
            pixel_data01_c6 <= pixel_data01_c5;
            pixel_data10_c6 <= pixel_data10_c5;
            pixel_data11_c6 <= pixel_data11_c5;
        end
        2'b01 :
        begin
            pixel_data00_c6 <= pixel_data00_c5;
            pixel_data01_c6 <= pixel_data01_c5;
            pixel_data10_c6 <= pixel_data00_c5;
            pixel_data11_c6 <= pixel_data01_c5;
        end
        2'b10 :
        begin
            pixel_data00_c6 <= pixel_data00_c5;
            pixel_data01_c6 <= pixel_data00_c5;
            pixel_data10_c6 <= pixel_data10_c5;
            pixel_data11_c6 <= pixel_data10_c5;
        end
        2'b11 :
        begin
            pixel_data00_c6 <= pixel_data00_c5;
            pixel_data01_c6 <= pixel_data00_c5;
            pixel_data10_c6 <= pixel_data00_c5;
            pixel_data11_c6 <= pixel_data00_c5;
        end
    endcase
end

reg            [              33: 0]     frac_00_c6             ;
reg            [              33: 0]     frac_01_c6             ;
reg            [              33: 0]     frac_10_c6             ;
reg            [              33: 0]     frac_11_c6             ;

always @(posedge clk_in2)
begin
    frac_00_c6 <= frac_00_c5;
    frac_01_c6 <= frac_01_c5;
    frac_10_c6 <= frac_10_c5;
    frac_11_c6 <= frac_11_c5;
end

//----------------------------------------------------------------------
//  c7
reg                                      img_vs_c7              ;
reg                                      img_hs_c7              ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
    begin
        img_vs_c7 <= 1'b0;
        img_hs_c7 <= 1'b0;
    end
    else
    begin
        img_vs_c7 <= img_vs_c6;
        img_hs_c7 <= img_hs_c6;
    end
end

reg            [              41: 0]     gray_data00_c7         ;
reg            [              41: 0]     gray_data01_c7         ;
reg            [              41: 0]     gray_data10_c7         ;
reg            [              41: 0]     gray_data11_c7         ;

always @(posedge clk_in2)
begin
    gray_data00_c7 <= frac_00_c6 * pixel_data00_c6;
    gray_data01_c7 <= frac_01_c6 * pixel_data01_c6;
    gray_data10_c7 <= frac_10_c6 * pixel_data10_c6;
    gray_data11_c7 <= frac_11_c6 * pixel_data11_c6;
end

//----------------------------------------------------------------------
//  c8
reg                                      img_vs_c8              ;
reg                                      img_hs_c8              ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
    begin
        img_vs_c8 <= 1'b0;
        img_hs_c8 <= 1'b0;
    end
    else
    begin
        img_vs_c8 <= img_vs_c7;
        img_hs_c8 <= img_hs_c7;
    end
end

reg            [              42: 0]     gray_data_tmp1_c8      ;
reg            [              42: 0]     gray_data_tmp2_c8      ;

always @(posedge clk_in2)
begin
    gray_data_tmp1_c8 <= gray_data00_c7 + gray_data01_c7;
    gray_data_tmp2_c8 <= gray_data10_c7 + gray_data11_c7;
end

//----------------------------------------------------------------------
//  c9
reg                                      img_vs_c9              ;
reg                                      img_hs_c9              ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
    begin
        img_vs_c9 <= 1'b0;
        img_hs_c9 <= 1'b0;
    end
    else
    begin
        img_vs_c9 <= img_vs_c8;
        img_hs_c9 <= img_hs_c8;
    end
end

reg            [              43: 0]     gray_data_c9           ;

always @(posedge clk_in2)
begin
    gray_data_c9 <= gray_data_tmp1_c8 + gray_data_tmp2_c8;
end

//----------------------------------------------------------------------
//  c10
reg                                      img_vs_c10             ;
reg                                      img_hs_c10             ;

always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
    begin
        img_vs_c10 <= 1'b0;
        img_hs_c10 <= 1'b0;
    end
    else
    begin
        img_vs_c10 <= img_vs_c9;
        img_hs_c10 <= img_hs_c9;
    end
end

reg            [              11: 0]     gray_data_c10          ;

always @(posedge clk_in2)
begin
    gray_data_c10 <= gray_data_c9[43:32] + gray_data_c9[31];
end

//----------------------------------------------------------------------
//  signals output
always @(posedge clk_in2)
begin
    if(rst_n == 1'b0)
    begin
        post_img_vsync <= 1'b0;
        post_img_href  <= 1'b0;
    end
    else
    begin
        post_img_vsync <= img_vs_c10;
        post_img_href  <= img_hs_c10;
    end
end

always @(posedge clk_in2)
begin
    if(gray_data_c10 > 12'd255)
        post_img_gray <= 8'd255;
    else
        post_img_gray <= gray_data_c10[7:0];
end

endmodule
```

#### ç¼“å­˜buffè®¾è®¡
![[ISPä¹‹å¸¸ç”¨å›¾åƒç¼©æ”¾ç®—æ³• 2025-08-03 19.57.35.excalidraw|1200]]
#### æ•ˆæœ
![image.png](https://obsidian-picturebed-1256135654.cos.ap-nanjing.myqcloud.com/obsidion/20250807111709516.png?imageSlim)


# BUGæ—¥å¿—
*â€œä»Šå¤©åˆåœ¨å¾ˆåŠªåŠ›çš„å†™bugäº†ï¼â€*
#### 1. åœ¨Verilogå®ç°åœ°å€ç”Ÿæˆçš„è¿‡ç¨‹ä¸­ï¼Œéš¾ä»¥é¿å…å¯¹äºé™¤æ³•ç²¾åº¦çš„å¤„ç† 
å¦‚ä¸‹å…¬å¼ï¼Œå¾€å¾€ä¼šå‡ºç°å°æ•°ï¼Œå°±ç®—å¯¹å…¶æ‰©å¤§ï¼Œç”±äºdstä¹Ÿæ˜¯è¾ƒå¤§çš„æ•°å­—ï¼Œä¸€æ—¦è¯¯å·®è¢«æ”¾å¤§1000ä¹Ÿæ˜¯å·¨å¤§çš„åç§»ï¼Œä¼šè¶Šæ¥è¶Šåï¼ŒèŠ±äº†å¤§åŠå¤©æ—¶é—´ï¼Œå¾ˆéš¾åœ¨èµ„æºå’Œæ•ˆç‡ä¹‹é—´å¹³è¡¡ï¼Œæ¯æ¬¡éƒ½ç”¨é™¤æ³•èµ„æºé‡æ˜¯å·¨å¤§çš„ï¼Œä¸å¯æ¥å—ï¼ï¼åˆæƒ³ç€å»ä¿®æ­£æ•°å€¼ï¼Œä½†æ˜¯è¿™æ ·åˆä¼šå†™æ­»ï¼Œéš¾ä»¥é€‚é…æ›´å¤šçš„å˜åŒ–ã€‚

æœ€åï¼Œå–æ¶ˆäº†`-1` ğŸ¤¤ï¼Œä¸å¯å¦è®¤çš„æ˜¯è¿™æ ·ä¹Ÿå­˜åœ¨éš¾ä»¥é€‚é…çš„é—®é¢˜ï¼Œä½†æ˜¯è¿™ä¹Ÿè®¸æ˜¯å½“å…ˆæœ€ç®€å•æœ€çœäº‹æœ€å¯é çš„åŠæ³•ï¼Œå¯¹äºå…¶å®ƒåˆ†è¾¨ç‡å˜åŒ–ï¼Œæˆ‘è®¤ä¸ºæ›´åº”è¯¥æ˜¯åœ¨ `localparam` éƒ¨åˆ†å°±è®©ä»–ä¸ºæ•´æ•°ã€‚

$$
\begin{align*}
src_x &= dst_x \cdot \frac{W_s - 1}{W_d - 1} \\
src_y &= dst_y \cdot \frac{H_s - 1}{H_d - 1}
\end{align*}
$$
#### 2. åå‹æœºåˆ¶å­˜åœ¨é—®é¢˜ï¼Œåœ¨æ¶ˆéšæœŸé—´å¯åŠ¨
åº”è¯¥éœ€è¦ä¸€ä¸ªç­‰å¾…æœºåˆ¶ï¼Œç”¨æ¥åŒ¹é…é€Ÿåº¦ã€‚

**æœºåˆ¶åŸç†ï¼š** å½“`addr_gen`éœ€è¦çš„æ•°æ®è¿˜æ²¡æœ‰è¢«è¾“å…¥è§†é¢‘æµå‡†å¤‡å¥½çš„æ—¶å€™ï¼Œç¼“å†²ï¼ˆ`line_buffer`ï¼‰å¿…é¡»é€šçŸ¥`addr_gen`ï¼Œ`addr_gen`åˆ™å¿…é¡»æš‚åœï¼Œç›´åˆ°æ•°æ®å°±ç»ªã€

