Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/nguyen2604/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/33-openroad-detailedplacement/des_core.odb'…
Reading design constraints file at '/home/nguyen2604/my_designs/des_core/des_core.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 129 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 129.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(7165, 12180), (170855, 172780)].
[INFO CTS-0024]  Normalized sink region: [(0.526838, 0.895588), (12.5629, 12.7044)].
[INFO CTS-0025]     Width:  12.0360.
[INFO CTS-0026]     Height: 11.8088.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 65
    Sub-region size: 6.0180 X 11.8088
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 33
    Sub-region size: 6.0180 X 5.9044
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 17
    Sub-region size: 3.0090 X 5.9044
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 3.0090 X 2.9522
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 129.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:3, 7:3, 8:7, 10:1, 12:2..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 144
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 288.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 15
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               122     457.94
  Tap cell                                378     472.95
  Clock buffer                             19     266.51
  Timing Repair Buffer                    256    1403.85
  Inverter                                  8      30.03
  Clock inverter                           13     259.00
  Sequential cell                         129    2666.31
  Multi-Input combinational cell         1100   10334.91
  Total                                  2025   15891.49
Writing OpenROAD database to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/34-openroad-cts/des_core.odb'…
Writing netlist to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/34-openroad-cts/des_core.nl.v'…
Writing powered netlist to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/34-openroad-cts/des_core.pnl.v'…
Writing layout to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/34-openroad-cts/des_core.def'…
Writing timing constraints to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/34-openroad-cts/des_core.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        595.8 u
average displacement        0.3 u
max displacement           17.9 u
original HPWL           37026.1 u
legalized HPWL          38401.1 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 551 instances
[INFO DPL-0021] HPWL before           38401.1 u
[INFO DPL-0022] HPWL after            37408.2 u
[INFO DPL-0023] HPWL delta               -2.6 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               122     457.94
  Tap cell                                378     472.95
  Clock buffer                             19     266.51
  Timing Repair Buffer                    256    1403.85
  Inverter                                  8      30.03
  Clock inverter                           13     259.00
  Sequential cell                         129    2666.31
  Multi-Input combinational cell         1100   10334.91
  Total                                  2025   15891.49
Writing OpenROAD database to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/34-openroad-cts/des_core.odb'…
Writing netlist to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/34-openroad-cts/des_core.nl.v'…
Writing powered netlist to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/34-openroad-cts/des_core.pnl.v'…
Writing layout to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/34-openroad-cts/des_core.def'…
Writing timing constraints to '/home/nguyen2604/my_designs/des_core/runs/RUN_2025-12-17_00-49-32/34-openroad-cts/des_core.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 17.
[INFO CTS-0005] Total number of Clock Subnets: 17.
[INFO CTS-0006] Total number of Sinks: 129.
%OL_END_REPORT
