Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,3689
design__instance__area,14301.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,72
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00004096068369108252
power__switching__total,0.000018673208614927717
power__leakage__total,1.8159743930823424E-8
power__total,0.000059652054915204644
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26342181959119587
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2611524126423764
timing__hold__ws__corner:nom_tt_025C_1v80,0.38747850469385653
timing__setup__ws__corner:nom_tt_025C_1v80,56.31489034493409
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.387479
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,98.011650
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,72
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.26783762077422735
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2655452322081482
timing__hold__ws__corner:nom_ss_100C_1v60,1.002638445092642
timing__setup__ws__corner:nom_ss_100C_1v60,52.79993836041593
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.002638
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,96.139809
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,72
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.261015966228791
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.258770984187204
timing__hold__ws__corner:nom_ff_n40C_1v95,0.15289470122731827
timing__setup__ws__corner:nom_ff_n40C_1v95,57.67287965992536
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.152895
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,98.619980
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,72
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2593466903529055
clock__skew__worst_setup,0.25774721975166753
timing__hold__ws,0.1475463126772263
timing__setup__ws,52.70464391871435
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.147546
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,96.135094
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 200.0
design__core__bbox,5.52 10.88 544.18 187.68
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,110000
design__core__area,95235.1
design__instance__count__stdcell,3689
design__instance__area__stdcell,14301.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.150168
design__instance__utilization__stdcell,0.150168
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,43471597
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,36208.9
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,4
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1649
route__net__special,2
route__drc_errors__iter:1,780
route__wirelength__iter:1,39887
route__drc_errors__iter:2,284
route__wirelength__iter:2,39639
route__drc_errors__iter:3,267
route__wirelength__iter:3,39488
route__drc_errors__iter:4,13
route__wirelength__iter:4,39406
route__drc_errors__iter:5,0
route__wirelength__iter:5,39407
route__drc_errors,0
route__wirelength,39407
route__vias,10192
route__vias__singlecut,10192
route__vias__multicut,0
design__disconnected_pin__count,153
design__critical_disconnected_pin__count,0
route__wirelength__max,461.03
timing__unannotated_net__count__corner:nom_tt_025C_1v80,275
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,275
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,275
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,72
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.261578544006855
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2599661115514379
timing__hold__ws__corner:min_tt_025C_1v80,0.37995446753202633
timing__setup__ws__corner:min_tt_025C_1v80,56.401487743303996
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.379954
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,98.015579
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,275
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,72
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2656404893463551
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.26401667710461374
timing__hold__ws__corner:min_ss_100C_1v60,0.9904644051941119
timing__setup__ws__corner:min_ss_100C_1v60,52.96502231159764
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.990464
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,96.146011
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,275
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,72
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2593466903529055
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25774721975166753
timing__hold__ws__corner:min_ff_n40C_1v95,0.1475463126772263
timing__setup__ws__corner:min_ff_n40C_1v95,57.739521464997054
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.147546
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,98.623566
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,275
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,72
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26695904575884244
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26336158999040654
timing__hold__ws__corner:max_tt_025C_1v80,0.39450993588572875
timing__setup__ws__corner:max_tt_025C_1v80,56.262988749332614
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.394510
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,98.008774
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,275
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,72
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.27190175880426315
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26785344145277573
timing__hold__ws__corner:max_ss_100C_1v60,1.0143711713264023
timing__setup__ws__corner:max_ss_100C_1v60,52.70464391871435
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.014371
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,96.135094
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,275
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,72
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.264527796044031
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2611261836226778
timing__hold__ws__corner:max_ff_n40C_1v95,0.15823026670111318
timing__setup__ws__corner:max_ff_n40C_1v95,57.62533724413105
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.158230
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,98.617531
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,275
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,275
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000053989
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000418074
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000132443
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000418074
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000001300000000000000047051663780439678674838432925753295421600341796875
ir__drop__worst,0.000053999999999999997979914512225008138557313941419124603271484375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
