==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'maxpool/max_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.059 ; gain = 92.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.059 ; gain = 92.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.059 ; gain = 92.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.059 ; gain = 92.621
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (maxpool/max_pool.cpp:21) in function 'max_pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (maxpool/max_pool.cpp:24) in function 'max_pool' completely with a factor of 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 7 to 6 for loop 'Col_Loop' in function 'max_pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 6 for loop 'Col_Loop' in function 'max_pool'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.059 ; gain = 92.621
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Row_Loop' (maxpool/max_pool.cpp:14:10) in function 'max_pool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (maxpool/max_pool.cpp:11:6) in function 'max_pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.059 ; gain = 92.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.289 seconds; current allocated memory: 103.100 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 103.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pool_fcmp_32ns_32ns_1_2_1' to 'max_pool_fcmp_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_fcmp_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 105.570 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 184.059 ; gain = 92.621
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool.
INFO: [HLS 200-112] Total elapsed time: 10.309 seconds; peak allocated memory: 105.570 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'maxpool/max_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.227 ; gain = 93.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.227 ; gain = 93.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.227 ; gain = 93.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.227 ; gain = 93.801
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (maxpool/max_pool.cpp:21) in function 'max_pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (maxpool/max_pool.cpp:24) in function 'max_pool' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'conv_out' (maxpool/max_pool.cpp:6) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxpool/max_pool.cpp:27:44) to (maxpool/max_pool.cpp:16:43) in function 'max_pool'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.227 ; gain = 93.801
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Row_Loop' (maxpool/max_pool.cpp:14:10) in function 'max_pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (maxpool/max_pool.cpp:11:6) in function 'max_pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.227 ; gain = 93.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_1_load_1', maxpool/max_pool.cpp:29) on array 'conv_out_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out_1'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.796 seconds; current allocated memory: 103.920 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 105.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pool_fcmp_32ns_32ns_1_2_1' to 'max_pool_fcmp_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool_urem_5ns_3ns_3_9_seq_1' to 'max_pool_urem_5nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_fcmp_32nbkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool_urem_5nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 107.143 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool_urem_5nscud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.227 ; gain = 93.801
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool.
INFO: [HLS 200-112] Total elapsed time: 9.214 seconds; peak allocated memory: 107.143 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'maxpool/max_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.031 ; gain = 93.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.031 ; gain = 93.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.031 ; gain = 93.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.031 ; gain = 93.477
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (maxpool/max_pool.cpp:21) in function 'max_pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (maxpool/max_pool.cpp:24) in function 'max_pool' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'conv_out' (maxpool/max_pool.cpp:6) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'max_pool_out' (maxpool/max_pool.cpp:6) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (maxpool/max_pool.cpp:27:44) to (maxpool/max_pool.cpp:36:17) in function 'max_pool'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.031 ; gain = 93.477
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Row_Loop' (maxpool/max_pool.cpp:14:10) in function 'max_pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (maxpool/max_pool.cpp:11:6) in function 'max_pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.031 ; gain = 93.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'max_pool' (Loop: Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('max_pool_out_12_add_write_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_7', maxpool/max_pool.cpp:29 on array 'max_pool_out_12' and 'store' operation ('max_pool_out_12_add_write_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_3', maxpool/max_pool.cpp:29 on array 'max_pool_out_12'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.879 seconds; current allocated memory: 104.583 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 106.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pool_fcmp_32ns_32ns_1_2_1' to 'max_pool_fcmp_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool_urem_5ns_3ns_3_9_seq_1' to 'max_pool_urem_5nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_fcmp_32nbkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool_urem_5nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 108.277 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool_urem_5nscud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 185.031 ; gain = 93.477
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool.
INFO: [HLS 200-112] Total elapsed time: 9.9 seconds; peak allocated memory: 108.277 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'maxpool/max_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.602 ; gain = 93.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.602 ; gain = 93.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.602 ; gain = 93.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.602 ; gain = 93.113
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (maxpool/max_pool.cpp:21) in function 'max_pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (maxpool/max_pool.cpp:24) in function 'max_pool' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'conv_out' (maxpool/max_pool.cpp:6) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_out' (maxpool/max_pool.cpp:6) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.602 ; gain = 93.113
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Row_Loop' (maxpool/max_pool.cpp:14:10) in function 'max_pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (maxpool/max_pool.cpp:11:6) in function 'max_pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.602 ; gain = 93.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_0_load_1', maxpool/max_pool.cpp:29) on array 'conv_out_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.748 seconds; current allocated memory: 103.936 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 105.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pool_fcmp_32ns_32ns_1_2_1' to 'max_pool_fcmp_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool_mux_63_32_1_1' to 'max_pool_mux_63_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_fcmp_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool_mux_63_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 106.864 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.602 ; gain = 93.113
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool.
INFO: [HLS 200-112] Total elapsed time: 9.478 seconds; peak allocated memory: 106.864 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'maxpool/max_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.617 ; gain = 94.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.617 ; gain = 94.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.617 ; gain = 94.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 184.617 ; gain = 94.199
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (maxpool/max_pool.cpp:21) in function 'max_pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (maxpool/max_pool.cpp:24) in function 'max_pool' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'conv_out' (maxpool/max_pool.cpp:6) in dimension 2 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'max_pool_out' (maxpool/max_pool.cpp:6) in dimension 2 with a cyclic factor 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 7 to 6 for loop 'Col_Loop' in function 'max_pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 6 for loop 'Col_Loop' in function 'max_pool'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 184.617 ; gain = 94.199
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Row_Loop' (maxpool/max_pool.cpp:14:10) in function 'max_pool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (maxpool/max_pool.cpp:11:6) in function 'max_pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 184.617 ; gain = 94.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_0_load_1', maxpool/max_pool.cpp:29) on array 'conv_out_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.051 seconds; current allocated memory: 102.890 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 103.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pool_fcmp_32ns_32ns_1_2_1' to 'max_pool_fcmp_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_fcmp_32nbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 105.171 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 184.617 ; gain = 94.199
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool.
INFO: [HLS 200-112] Total elapsed time: 11.144 seconds; peak allocated memory: 105.171 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'maxpool/max_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.461 ; gain = 95.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.461 ; gain = 95.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.461 ; gain = 95.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.461 ; gain = 95.379
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Col_Loop' (maxpool/max_pool.cpp:17) in function 'max_pool' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (maxpool/max_pool.cpp:21) in function 'max_pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (maxpool/max_pool.cpp:24) in function 'max_pool' completely with a factor of 2.
WARNING: [XFORM 203-561] Updating loop upper bound from 7 to 6 for loop 'Col_Loop' in function 'max_pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 7 to 6 for loop 'Col_Loop' in function 'max_pool'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.461 ; gain = 95.379
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Row_Loop' (maxpool/max_pool.cpp:14:10) in function 'max_pool' : 

the outer loop is not a perfect loop because there is nontrivial logic in the sub loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (maxpool/max_pool.cpp:11:6) in function 'max_pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.461 ; gain = 95.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.82 seconds; current allocated memory: 103.114 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 103.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pool_fcmp_32ns_32ns_1_2_1' to 'max_pool_fcmp_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_fcmp_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 105.553 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.461 ; gain = 95.379
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool.
INFO: [HLS 200-112] Total elapsed time: 8.692 seconds; peak allocated memory: 105.553 MB.
