vendor_name = ModelSim
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/proj-final.bdf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.vwf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.vwf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.vwf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont2bits.vwf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod2x4.bdf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod2x4.vwf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/regUser4bits.vwf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont1bit.vwf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/db/proj-final.cbx.xml
source_file = 1, d:/altera2/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera2/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera2/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera2/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = regUser4bits
instance = comp, \Q0~output , Q0~output, regUser4bits, 1
instance = comp, \Q1~output , Q1~output, regUser4bits, 1
instance = comp, \Q2~output , Q2~output, regUser4bits, 1
instance = comp, \Q3~output , Q3~output, regUser4bits, 1
instance = comp, \CLK~input , CLK~input, regUser4bits, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, regUser4bits, 1
instance = comp, \botaoInc~input , botaoInc~input, regUser4bits, 1
instance = comp, \btn_troca~input , btn_troca~input, regUser4bits, 1
instance = comp, \inst|pressed~feeder , inst|pressed~feeder, regUser4bits, 1
instance = comp, \inst|pressed , inst|pressed, regUser4bits, 1
instance = comp, \inst|count[0]~1 , inst|count[0]~1, regUser4bits, 1
instance = comp, \inst|count[0] , inst|count[0], regUser4bits, 1
instance = comp, \inst|count[1]~0 , inst|count[1]~0, regUser4bits, 1
instance = comp, \inst|count[1] , inst|count[1], regUser4bits, 1
instance = comp, \inst1|pressed~0 , inst1|pressed~0, regUser4bits, 1
instance = comp, \inst1|pressed~feeder , inst1|pressed~feeder, regUser4bits, 1
instance = comp, \inst1|pressed , inst1|pressed, regUser4bits, 1
instance = comp, \inst1|count[0]~0 , inst1|count[0]~0, regUser4bits, 1
instance = comp, \inst1|count[0] , inst1|count[0], regUser4bits, 1
instance = comp, \inst4|process_0~0 , inst4|process_0~0, regUser4bits, 1
instance = comp, \inst4|pressed~feeder , inst4|pressed~feeder, regUser4bits, 1
instance = comp, \inst4|pressed , inst4|pressed, regUser4bits, 1
instance = comp, \inst4|count[0]~0 , inst4|count[0]~0, regUser4bits, 1
instance = comp, \inst4|count[0] , inst4|count[0], regUser4bits, 1
instance = comp, \inst5|process_0~0 , inst5|process_0~0, regUser4bits, 1
instance = comp, \inst5|pressed~feeder , inst5|pressed~feeder, regUser4bits, 1
instance = comp, \inst5|pressed , inst5|pressed, regUser4bits, 1
instance = comp, \inst5|count[0]~0 , inst5|count[0]~0, regUser4bits, 1
instance = comp, \inst5|count[0] , inst5|count[0], regUser4bits, 1
instance = comp, \inst6|process_0~0 , inst6|process_0~0, regUser4bits, 1
instance = comp, \inst6|pressed~feeder , inst6|pressed~feeder, regUser4bits, 1
instance = comp, \inst6|pressed , inst6|pressed, regUser4bits, 1
instance = comp, \inst6|count[0]~0 , inst6|count[0]~0, regUser4bits, 1
instance = comp, \inst6|count[0] , inst6|count[0], regUser4bits, 1
