design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_bram_ctrl_0_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v,incdir="$ref_dir/../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_vip_0_0_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv,incdir="$ref_dir/../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_vip_0_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv,incdir="$ref_dir/../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_sim_clk_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v,incdir="$ref_dir/../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_VIP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
