#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed May 23 20:07:32 2018
# Process ID: 8372
# Current directory: F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.runs/synth_1
# Command line: vivado.exe -log Dynamic_seg_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Dynamic_seg_display.tcl
# Log file: F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.runs/synth_1/Dynamic_seg_display.vds
# Journal file: F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Dynamic_seg_display.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 300.594 ; gain = 66.668
Command: synth_design -top Dynamic_seg_display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2524 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 410.547 ; gain = 97.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Dynamic_seg_display' [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/Dynamic_seg_display.v:8]
	Parameter CNT_MAX bound to: 26'b00000000000000000000110001 
INFO: [Synth 8-6157] synthesizing module 'mux4' [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/Dynamic_seg_display.v:59]
INFO: [Synth 8-226] default block is never used [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/Dynamic_seg_display.v:65]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (1#1) [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/Dynamic_seg_display.v:59]
INFO: [Synth 8-6157] synthesizing module 'seg_display' [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/seg_display.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_display' [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/seg_display.v:28]
INFO: [Synth 8-226] default block is never used [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/seg_display.v:34]
INFO: [Synth 8-6155] done synthesizing module 'decoder_display' (2#1) [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/seg_display.v:28]
INFO: [Synth 8-6157] synthesizing module 'decoder2_4' [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/seg_display.v:56]
INFO: [Synth 8-226] default block is never used [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/seg_display.v:62]
INFO: [Synth 8-6155] done synthesizing module 'decoder2_4' (3#1) [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/seg_display.v:56]
INFO: [Synth 8-6155] done synthesizing module 'seg_display' (4#1) [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/seg_display.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Dynamic_seg_display' (5#1) [F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.srcs/sources_1/new/Dynamic_seg_display.v:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 464.996 ; gain = 151.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 464.996 ; gain = 151.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 464.996 ; gain = 151.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wei" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 481.305 ; gain = 168.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Dynamic_seg_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module decoder2_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "wei" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 603.313 ; gain = 290.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 603.313 ; gain = 290.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 603.313 ; gain = 290.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 603.313 ; gain = 290.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 603.313 ; gain = 290.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 603.313 ; gain = 290.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 603.313 ; gain = 290.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 603.313 ; gain = 290.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 603.313 ; gain = 290.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |    27|
|5     |LUT3   |     2|
|6     |LUT4   |    12|
|7     |LUT6   |     5|
|8     |FDCE   |    25|
|9     |IBUF   |    18|
|10    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   108|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 603.313 ; gain = 290.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 603.313 ; gain = 290.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 603.313 ; gain = 290.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 703.066 ; gain = 402.473
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/Basys3/project/10_Dynamic_seg_display/prj/Dynamic_seg_display.runs/synth_1/Dynamic_seg_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Dynamic_seg_display_utilization_synth.rpt -pb Dynamic_seg_display_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 703.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 23 20:08:59 2018...
