
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 330.371 ; gain = 99.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/debounce.vhd:6' bound to instance 'DEBL' of component 'debounce' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/new/top.vhd:60]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/debounce.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/debounce.vhd:16]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/debounce.vhd:6' bound to instance 'DEBR' of component 'debounce' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/new/top.vhd:67]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/new/top.vhd:94]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/new/top.vhd:94]
WARNING: [Synth 8-614] signal 'value' is read in the process but is not in the sensitivity list [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/new/top.vhd:45]
WARNING: [Synth 8-3917] design top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[8] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 382.629 ; gain = 152.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 382.629 ; gain = 152.227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/constrs_1/imports/Project 2/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/constrs_1/imports/Project 2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/constrs_1/imports/Project 2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 714.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 714.930 ; gain = 484.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 714.930 ; gain = 484.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 714.930 ; gain = 484.527
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
INFO: [Synth 8-5544] ROM "sglPulse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/debounce.vhd:34]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    rest |                              000 |                              000
                kounting |                              001 |                              001
               wait4zero |                              010 |                              010
             singlepulse |                              011 |                              011
                deadtime |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debounce'
WARNING: [Synth 8-327] inferring latch for variable 'led_15_reg' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/new/top.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'value_reg' [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/new/top.vhd:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 714.930 ; gain = 484.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DEBL/k_reg was removed.  [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/debounce.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element DEBR/k_reg was removed.  [C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/debounce.vhd:34]
WARNING: [Synth 8-3917] design top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 714.930 ; gain = 484.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 714.930 ; gain = 484.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 730.156 ; gain = 499.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 730.922 ; gain = 500.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 730.922 ; gain = 500.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 730.922 ; gain = 500.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 730.922 ; gain = 500.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 730.922 ; gain = 500.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 730.922 ; gain = 500.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 730.922 ; gain = 500.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |     6|
|7     |LUT5   |     2|
|8     |LUT6   |    12|
|9     |FDRE   |    48|
|10    |LD     |     9|
|11    |IBUF   |    11|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   124|
|2     |  DEBL   |debounce   |    42|
|3     |  DEBR   |debounce_0 |    42|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 730.922 ; gain = 500.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 730.922 ; gain = 168.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 730.922 ; gain = 500.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 731.426 ; gain = 504.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/Micaela/Downloads/Project_2/computer_assignment_5/computer_assignment_5.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 731.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 12:40:46 2017...
