# Compile of spart_tb.sv was successful.
vsim work.spart_tb -voptargs=+acc
# vsim work.spart_tb -voptargs="+acc" 
# Start time: 21:59:13 on Feb 21,2024
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file I:/win/554_git/Mini_1_1/work/@_opt/_deps (0:0 1:1 186 0 4623 1708469930 0x53:0x1)
# ** Warning: (vsim-56) Problem with optimized design dependency file "I:/win/554_git/Mini_1_1/work/@_opt/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "RemoteComm(fast)".
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
add wave -position insertpoint sim:/spart_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ramnarayanan  Hostname: WIN-8120  ProcessID: 12268
#           Attempting to use alternate WLF file "./wlftm3ssab".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm3ssab
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/spart_tb/comms/*
add wave -position insertpoint sim:/spart_tb/comms/iUART/*
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint sim:/spart_tb/iDUT/*
add wave -position insertpoint sim:/spart_tb/iDUT/iTxQueue/*
add wave -position insertpoint sim:/spart_tb/iDUT/iRxQueue/*
add wave -position insertpoint sim:/spart_tb/iDUT/iUART/*
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Status Registers working incorrectly
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(290)
#    Time: 808335 ns  Iteration: 2  Instance: /spart_tb
# Break in NamedBeginStat test4 at I:/win/554_git/Mini_1_1/spart_tb.sv line 290
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Status Registers working incorrectly
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(290)
#    Time: 808335 ns  Iteration: 2  Instance: /spart_tb
# Break in NamedBeginStat test4 at I:/win/554_git/Mini_1_1/spart_tb.sv line 290
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Status Registers working incorrectly. Got: 01
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(290)
#    Time: 808335 ns  Iteration: 2  Instance: /spart_tb
# Break in NamedBeginStat test4 at I:/win/554_git/Mini_1_1/spart_tb.sv line 290
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Status Registers working incorrectly. Got: 01
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(290)
#    Time: 808335 ns  Iteration: 2  Instance: /spart_tb
# Break in NamedBeginStat test4 at I:/win/554_git/Mini_1_1/spart_tb.sv line 290
restart
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Status Registers working incorrectly. Got: 01
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(298)
#    Time: 808415 ns  Iteration: 2  Instance: /spart_tb
# Break in NamedBeginStat test4 at I:/win/554_git/Mini_1_1/spart_tb.sv line 298
run
# Correct Data Recieved by spart
# All test passed
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(323)
#    Time: 808425 ns  Iteration: 1  Instance: /spart_tb
# Break in Module spart_tb at I:/win/554_git/Mini_1_1/spart_tb.sv line 323
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Status Registers working incorrectly. Got: 01
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(299)
#    Time: 808425 ns  Iteration: 1  Instance: /spart_tb
# Break in NamedBeginStat test4 at I:/win/554_git/Mini_1_1/spart_tb.sv line 299
# Compile of spart_tb.sv failed with 1 errors.
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# All test passed
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(327)
#    Time: 808435 ns  Iteration: 2  Instance: /spart_tb
# Break in Module spart_tb at I:/win/554_git/Mini_1_1/spart_tb.sv line 327
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Incorrect Data Recieved
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(337)
#    Time: 838035 ns  Iteration: 3  Instance: /spart_tb
# Break in NamedBeginStat test5 at I:/win/554_git/Mini_1_1/spart_tb.sv line 337
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Incorrect Data recieved
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(309)
#    Time: 808435 ns  Iteration: 1  Instance: /spart_tb
# Break in NamedBeginStat test4 at I:/win/554_git/Mini_1_1/spart_tb.sv line 309
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# All test passed
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(354)
#    Time: 838055 ns  Iteration: 4  Instance: /spart_tb
# Break in Module spart_tb at I:/win/554_git/Mini_1_1/spart_tb.sv line 354
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Status Registers working incorrectly. Got: 80
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(300)
#    Time: 782825 ns  Iteration: 1  Instance: /spart_tb
# Break in NamedBeginStat test4 at I:/win/554_git/Mini_1_1/spart_tb.sv line 300
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Status Registers working incorrectly. Got: 80
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(300)
#    Time: 782825 ns  Iteration: 1  Instance: /spart_tb
# Break in NamedBeginStat test4 at I:/win/554_git/Mini_1_1/spart_tb.sv line 300
# Compile of spart.sv failed with 2 errors.
# Compile of spart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Baud Rate Update failed
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(61)
#    Time: 55 ns  Iteration: 1  Instance: /spart_tb
# Break in Module spart_tb at I:/win/554_git/Mini_1_1/spart_tb.sv line 61
add wave -position insertpoint  \
sim:/spart_tb/iDUT/chng_sig1
add wave -position insertpoint  \
sim:/spart_tb/iDUT/chng_sig2
run -over
# Compile of spart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# First Baud Rate Change Works, Onto the next! Exciting!
# Status Registers working incorrectly. Got: 80
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(384)
#    Time: 899535 ns  Iteration: 1  Instance: /spart_tb
# Break in NamedBeginStat test6 at I:/win/554_git/Mini_1_1/spart_tb.sv line 384
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# First Baud Rate Change Works, Onto the next! Exciting!
# Status Registers working incorrectly. Got: 80
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(384)
#    Time: 899535 ns  Iteration: 1  Instance: /spart_tb
# Break in NamedBeginStat test6 at I:/win/554_git/Mini_1_1/spart_tb.sv line 384
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint sim:/spart_tb/iDUT/iUART/iRX/*
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# First Baud Rate Change Works, Onto the next! Exciting!
# Status Registers working incorrectly. Got: 80
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(384)
#    Time: 899535 ns  Iteration: 1  Instance: /spart_tb
# Break in NamedBeginStat test6 at I:/win/554_git/Mini_1_1/spart_tb.sv line 384
add wave -position insertpoint sim:/spart_tb/comms/iUART/iTX/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# First Baud Rate Change Works, Onto the next! Exciting!
# Status Registers working incorrectly. Got: 80
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(384)
#    Time: 899535 ns  Iteration: 1  Instance: /spart_tb
# Break in NamedBeginStat test6 at I:/win/554_git/Mini_1_1/spart_tb.sv line 384
# Compile of UART_tx.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# First Baud Rate Change Works, Onto the next! Exciting!
# Err: No Communication recieved
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(402)
#    Time: 988175 ns  Iteration: 1  Instance: /spart_tb
# Break in NamedBeginStat end6 at I:/win/554_git/Mini_1_1/spart_tb.sv line 402
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# First Baud Rate Change Works, Onto the next! Exciting!
# Random Test (not really anymore): Status Registers return correct value
# Correct Data Recieved by spart
# Err: No Communication recieved to RemoteComm
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(428)
#    Time: 1509145 ns  Iteration: 1  Instance: /spart_tb
# Break in NamedBeginStat end7 at I:/win/554_git/Mini_1_1/spart_tb.sv line 428
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# First Baud Rate Change Works, Onto the next! Exciting!
# Random Test (not really anymore): Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# All test passed
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(438)
#    Time: 1804075 ns  Iteration: 4  Instance: /spart_tb
# Break in Module spart_tb at I:/win/554_git/Mini_1_1/spart_tb.sv line 438
# Compile of spart_tb.sv failed with 1 errors.
# Compile of spart_tb.sv failed with 1 errors.
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# First Baud Rate Change Works, Onto the next! Exciting!
# Random Test (not really anymore): Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# Good, Different Baud Rates work. Now let us try to interleave them. In practcallity, who is actually going to do this?
# All test passed
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(481)
#    Time: 2361435 ns  Iteration: 4  Instance: /spart_tb
# Break in Module spart_tb at I:/win/554_git/Mini_1_1/spart_tb.sv line 481
# Compile of spart_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.spart_tb(fast)
# Loading work.RemoteComm(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
run -all
# Mini Test 1: Baud Rate Update worked
# Lower bits of DB are correctly set
# Upper bits of DB are correctly set
# Mini test 2: Databus correctly returns Upper and Lower bits of Baud Rate
# Mini Test 3: Status Registers work as expected
# All mini tests work! SPART by itself should not have issues. Hopefully (!?)
# Remote Comm Sent value of 8'hB5 and SPART recieved it. RX, TX lines are hooked right
# Test 1: Sucess! Remote Comm sent values. SPART has recieved and stored only 8
# Test 2: Sucess! TX Queue populated
# Spart sent 1st 8 bits of data properly
# Spart sent 2nd 8 bits of data properly
# Only 8 transactions were sent. No Garbage values
# Official Test 3: At the same Baud Rate, SPART is sending data to RemoteComm
# Good, This means at the same Baud Rate, Bidirectional communication has been setup
# We will start different baud rates
# Random Test: Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# First Baud Rate Change Works, Onto the next! Exciting!
# Random Test (not really anymore): Status Registers return correct value
# Correct Data Recieved by spart
# Correct Data Recieved by RemoteComm!
# Good, Different Baud Rates work. Now let us try to interleave them. In practicallity, who is actually going to do this?
# Test Bench sent ACDC in hex (not ascii) on different baud rates. Yipee!
# We have tested interleaving of different baud rates from SPART to RemoteComm,I think we are done for now. Don't jinx it!
# Yahoo! All test passed
# ** Note: $stop    : I:/win/554_git/Mini_1_1/spart_tb.sv(481)
#    Time: 2361435 ns  Iteration: 4  Instance: /spart_tb
# Break in Module spart_tb at I:/win/554_git/Mini_1_1/spart_tb.sv line 481
quit -sim
# End time: 23:30:41 on Feb 21,2024, Elapsed time: 1:31:28
# Errors: 0, Warnings: 1
# Compile of mini0tb.sv failed with 1 errors.
# Compile of data_mem.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of mini0tb.sv was successful.
# Compile of mini0tb.sv was successful.
# Load canceled
# Compile of mini0tb.sv was successful.
vsim -voptargs=+acc work.MiniLab1_tb
# vsim -voptargs="+acc" work.MiniLab1_tb 
# Start time: 00:39:08 on Feb 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "RemoteComm(fast)".
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'baud'. The port definition is at: I:/win/554_git/Mini_1_1/RemoteComm.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/comms File: I:/win/554_git/Mini_1_1/mini0tb.sv Line: 14
add wave -position insertpoint sim:/MiniLab1_tb/iDUT/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ramnarayanan  Hostname: WIN-8120  ProcessID: 12268
#           Attempting to use alternate WLF file "./wlftdnfjgd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdnfjgd
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint sim:/MiniLab1_tb/iDUT/iSpart/*
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/MiniLab1_tb/iDUT/iCPU/*
run -all
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(27)
#    Time: 1000005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 27
# Compile of MiniLab1.v was successful.
# Compile of mini0tb.sv was successful.
vsim -voptargs=+acc work.MiniLab1_tb
# End time: 00:50:24 on Feb 22,2024, Elapsed time: 0:11:16
# Errors: 0, Warnings: 12
# vsim -voptargs="+acc" work.MiniLab1_tb 
# Start time: 00:50:24 on Feb 22,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'baud'. The port definition is at: I:/win/554_git/Mini_1_1/RemoteComm.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/comms File: I:/win/554_git/Mini_1_1/mini0tb.sv Line: 14
add wave -position insertpoint sim:/MiniLab1_tb/iDUT/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ramnarayanan  Hostname: WIN-8120  ProcessID: 12268
#           Attempting to use alternate WLF file "./wlftaj3kgj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaj3kgj
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/MiniLab1_tb/iDUT/iSpart/*
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint sim:/MiniLab1_tb/iDUT/iCPU/*
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(27)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 27
# Compile of MiniLab1.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'baud'. The port definition is at: I:/win/554_git/Mini_1_1/RemoteComm.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/comms File: I:/win/554_git/Mini_1_1/mini0tb.sv Line: 14
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(27)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 27
# Compile of MiniLab1.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'baud'. The port definition is at: I:/win/554_git/Mini_1_1/RemoteComm.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/comms File: I:/win/554_git/Mini_1_1/mini0tb.sv Line: 14
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(27)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 27
# Compile of MiniLab1.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'baud'. The port definition is at: I:/win/554_git/Mini_1_1/RemoteComm.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/comms File: I:/win/554_git/Mini_1_1/mini0tb.sv Line: 14
# Compile of mini0tb.sv failed with 1 errors.
# Compile of RemoteComm.sv was successful.
# Compile of UART.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART_tx.sv was successful.
# Compile of UART_wrapper.sv was successful.
# Compile of spart.sv was successful.
# Compile of spart_tb.sv was successful.
# Compile of circular_queue.sv was successful.
# Compile of mini0tb.sv was successful.
# Compile of cpu.v was successful.
# Compile of br_bool.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of alu.v was successful.
# Compile of data_mem.v was successful.
# Compile of instr_mem.v was successful.
# Compile of id.v was successful.
# Compile of dst_mux.v was successful.
# Compile of src_mux.v was successful.
# Compile of rf.v was successful.
# Compile of MiniLab1.v was successful.
# Compile of prgm_cntr.v was successful.
# Compile of reset_synch.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
# Compile of MiniLab1.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
# Compile of MiniLab1.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
# Compile of MiniLab1.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# Compile of MiniLab1.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# Compile of data_mem.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# Compile of data_mem.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (8) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
# Compile of data_mem.v was successful.
# Compile of MiniLab1.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of MiniLab1.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (14) for port 'rdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (16) for port 'addr'. The port definition is at: I:/win/554_git/Mini_1_1/data_mem.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU/iDM File: I:/win/554_git/Mini_1_1/cpu.v Line: 95
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
# Compile of MiniLab1.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (16) for port 'addr'. The port definition is at: I:/win/554_git/Mini_1_1/data_mem.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU/iDM File: I:/win/554_git/Mini_1_1/cpu.v Line: 95
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (16) for port 'addr'. The port definition is at: I:/win/554_git/Mini_1_1/data_mem.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU/iDM File: I:/win/554_git/Mini_1_1/cpu.v Line: 95
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (16) for port 'addr'. The port definition is at: I:/win/554_git/Mini_1_1/data_mem.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU/iDM File: I:/win/554_git/Mini_1_1/cpu.v Line: 95
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (16) for port 'addr'. The port definition is at: I:/win/554_git/Mini_1_1/data_mem.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU/iDM File: I:/win/554_git/Mini_1_1/cpu.v Line: 95
# Compile of cpu.v was successful with warnings.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: I:/win/554_git/Mini_1_1/cpu.v(84): (vopt-2697) MSB 15 of part-select into 'dst_EX_DM' is out of bounds.
# ** Warning: I:/win/554_git/Mini_1_1/cpu.v(84): (vopt-2697) LSB 13 of part-select into 'dst_EX_DM' is out of bounds.
# ** Warning: I:/win/554_git/Mini_1_1/cpu.v(85): (vopt-2697) MSB 15 of part-select into 'dst_EX_DM' is out of bounds.
# ** Warning: I:/win/554_git/Mini_1_1/cpu.v(85): (vopt-2697) LSB 13 of part-select into 'dst_EX_DM' is out of bounds.
# ** Warning: I:/win/554_git/Mini_1_1/cpu.v(87): (vopt-2697) MSB 15 of part-select into 'dst_EX_DM' is out of bounds.
# ** Warning: I:/win/554_git/Mini_1_1/cpu.v(87): (vopt-2697) LSB 13 of part-select into 'dst_EX_DM' is out of bounds.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (13) for port 'dst_EX_DM'. The port definition is at: I:/win/554_git/Mini_1_1/src_mux.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU/ISRCMUX File: I:/win/554_git/Mini_1_1/cpu.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (13) for port 'dst_EX_DM'. The port definition is at: I:/win/554_git/Mini_1_1/alu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU/iALU File: I:/win/554_git/Mini_1_1/cpu.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (13) for port 'dst_EX_DM'. The port definition is at: I:/win/554_git/Mini_1_1/dst_mux.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU/iDSTMUX File: I:/win/554_git/Mini_1_1/cpu.v Line: 101
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# Compile of cpu.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# Compile of cpu.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# Compile of cpu.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
# Compile of cpu.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 10005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
# Compile of mini0tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(26)
#    Time: 1000005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 26
# End time: 03:52:50 on Feb 22,2024, Elapsed time: 3:02:26
# Errors: 0, Warnings: 2
