{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725477110183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725477110183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 20:11:50 2024 " "Processing started: Wed Sep 04 20:11:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725477110183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477110183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopModule -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopModule -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477110183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725477110371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725477110371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477121465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_TopModule " "Found entity 1: tb_TopModule" {  } { { "tb_TopModule.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/tb_TopModule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477121465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725477121529 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.v 1 1 " "Using design file mux21.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "mux21.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 Mux21:Mux21_selectPC " "Elaborating entity \"Mux21\" for hierarchy \"Mux21:Mux21_selectPC\"" {  } { { "TopModule.v" "Mux21_selectPC" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121561 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_pipo.v 1 1 " "Using design file register_pipo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_PIPO " "Found entity 1: Register_PIPO" {  } { { "register_pipo.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/register_pipo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_PIPO Register_PIPO:PC_Register " "Elaborating entity \"Register_PIPO\" for hierarchy \"Register_PIPO:PC_Register\"" {  } { { "TopModule.v" "PC_Register" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "adder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:AdderPcPLUS4 " "Elaborating entity \"Adder\" for hierarchy \"Adder:AdderPcPLUS4\"" {  } { { "TopModule.v" "AdderPcPLUS4" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121577 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.v 1 1 " "Using design file instruction_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/instruction_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IM\"" {  } { { "TopModule.v" "IM" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121593 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "InstMemArray instruction_memory.v(20) " "Verilog HDL warning at instruction_memory.v(20): initial value for variable InstMemArray should be constant" {  } { { "instruction_memory.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/instruction_memory.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1725477121608 "|TopModule|instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMemArray 0 instruction_memory.v(17) " "Net \"InstMemArray\" at instruction_memory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/instruction_memory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725477121608 "|TopModule|instruction_memory:IM"}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.v 1 1 " "Using design file controlunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlunit.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/controlunit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit0 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit0\"" {  } { { "TopModule.v" "ControlUnit0" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "maindecoder.v 1 1 " "Using design file maindecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121640 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder ControlUnit:ControlUnit0\|MainDecoder:MainDecoder0 " "Elaborating entity \"MainDecoder\" for hierarchy \"ControlUnit:ControlUnit0\|MainDecoder:MainDecoder0\"" {  } { { "controlunit.v" "MainDecoder0" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/controlunit.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_ImmSrc maindecoder.v(27) " "Verilog HDL Always Construct warning at maindecoder.v(27): inferring latch(es) for variable \"o_ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_AluSrc maindecoder.v(27) " "Verilog HDL Always Construct warning at maindecoder.v(27): inferring latch(es) for variable \"o_AluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_ResultSrc maindecoder.v(27) " "Verilog HDL Always Construct warning at maindecoder.v(27): inferring latch(es) for variable \"o_ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_AluOp maindecoder.v(27) " "Verilog HDL Always Construct warning at maindecoder.v(27): inferring latch(es) for variable \"o_AluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AluOp\[0\] maindecoder.v(27) " "Inferred latch for \"o_AluOp\[0\]\" at maindecoder.v(27)" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AluOp\[1\] maindecoder.v(27) " "Inferred latch for \"o_AluOp\[1\]\" at maindecoder.v(27)" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ResultSrc\[0\] maindecoder.v(27) " "Inferred latch for \"o_ResultSrc\[0\]\" at maindecoder.v(27)" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ResultSrc\[1\] maindecoder.v(27) " "Inferred latch for \"o_ResultSrc\[1\]\" at maindecoder.v(27)" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AluSrc maindecoder.v(27) " "Inferred latch for \"o_AluSrc\" at maindecoder.v(27)" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ImmSrc\[0\] maindecoder.v(27) " "Inferred latch for \"o_ImmSrc\[0\]\" at maindecoder.v(27)" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ImmSrc\[1\] maindecoder.v(27) " "Inferred latch for \"o_ImmSrc\[1\]\" at maindecoder.v(27)" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477121640 "|TopModule|ControlUnit:ControlUnit0|MainDecoder:MainDecoder0"}
{ "Warning" "WSGN_SEARCH_FILE" "aludecoder.v 1 1 " "Using design file aludecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AluDecoder " "Found entity 1: AluDecoder" {  } { { "aludecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/aludecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121656 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluDecoder ControlUnit:ControlUnit0\|AluDecoder:AluDecoder0 " "Elaborating entity \"AluDecoder\" for hierarchy \"ControlUnit:ControlUnit0\|AluDecoder:AluDecoder0\"" {  } { { "controlunit.v" "AluDecoder0" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/controlunit.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121656 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.v 1 1 " "Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regfile.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121672 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RF0 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RF0\"" {  } { { "TopModule.v" "RF0" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121672 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signextend.v 1 1 " "Using design file signextend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "signextend.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/signextend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121700 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtend0 " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtend0\"" {  } { { "TopModule.v" "SignExtend0" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121700 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "alu.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121700 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:Alu0 " "Elaborating entity \"Alu\" for hierarchy \"Alu:Alu0\"" {  } { { "TopModule.v" "Alu0" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121700 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cacheunit.v 1 1 " "Using design file cacheunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CacheUnit " "Found entity 1: CacheUnit" {  } { { "cacheunit.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/cacheunit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheUnit CacheUnit:memory_cache " "Elaborating entity \"CacheUnit\" for hierarchy \"CacheUnit:memory_cache\"" {  } { { "TopModule.v" "memory_cache" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cache_controller.v 1 1 " "Using design file cache_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/cache_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121733 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cache_controller cache_controller.v(31) " "Verilog HDL Parameter Declaration warning at cache_controller.v(31): Parameter Declaration in module \"cache_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cache_controller.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/cache_controller.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1725477121733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_controller CacheUnit:memory_cache\|cache_controller:CacheController0 " "Elaborating entity \"cache_controller\" for hierarchy \"CacheUnit:memory_cache\|cache_controller:CacheController0\"" {  } { { "cacheunit.v" "CacheController0" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/cacheunit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cache_controller.v(147) " "Verilog HDL assignment warning at cache_controller.v(147): truncated value with size 32 to match size of target (2)" {  } { { "cache_controller.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/cache_controller.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725477121748 "|TopModule|CacheUnit:memory_cache|cache_controller:CacheController0"}
{ "Warning" "WSGN_SEARCH_FILE" "cache_mem.v 1 1 " "Using design file cache_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Cache_mem " "Found entity 1: Cache_mem" {  } { { "cache_mem.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/cache_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121766 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache_mem CacheUnit:memory_cache\|Cache_mem:Cache_mem0 " "Elaborating entity \"Cache_mem\" for hierarchy \"CacheUnit:memory_cache\|Cache_mem:Cache_mem0\"" {  } { { "cacheunit.v" "Cache_mem0" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/cacheunit.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121766 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_loop_index cache_mem.v(56) " "Verilog HDL Always Construct warning at cache_mem.v(56): inferring latch(es) for variable \"r_loop_index\", which holds its previous value in one or more paths through the always construct" {  } { { "cache_mem.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/cache_mem.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725477121865 "|TopModule|CacheUnit:memory_cache|Cache_mem:Cache_mem0"}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX41 mux41.v " "Entity \"MUX41\" obtained from \"mux41.v\" instead of from Quartus Prime megafunction library" {  } { { "mux41.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/mux41.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1725477121881 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux41.v 1 1 " "Using design file mux41.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX41 " "Found entity 1: MUX41" {  } { { "mux41.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/mux41.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 CacheUnit:memory_cache\|Cache_mem:Cache_mem0\|MUX41:mux41_0 " "Elaborating entity \"MUX41\" for hierarchy \"CacheUnit:memory_cache\|Cache_mem:Cache_mem0\|MUX41:mux41_0\"" {  } { { "cache_mem.v" "mux41_0" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/cache_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121881 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mainmemory.v 1 1 " "Using design file mainmemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "mainmemory.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/mainmemory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725477121898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725477121898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory CacheUnit:memory_cache\|MainMemory:MainMemory0 " "Elaborating entity \"MainMemory\" for hierarchy \"CacheUnit:memory_cache\|MainMemory:MainMemory0\"" {  } { { "cacheunit.v" "MainMemory0" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/cacheunit.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477121898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:ControlUnit0\|MainDecoder:MainDecoder0\|o_AluSrc " "LATCH primitive \"ControlUnit:ControlUnit0\|MainDecoder:MainDecoder0\|o_AluSrc\" is permanently enabled" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725477128138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:ControlUnit0\|MainDecoder:MainDecoder0\|o_ImmSrc\[0\] " "LATCH primitive \"ControlUnit:ControlUnit0\|MainDecoder:MainDecoder0\|o_ImmSrc\[0\]\" is permanently enabled" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725477128138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:ControlUnit0\|MainDecoder:MainDecoder0\|o_ImmSrc\[1\] " "LATCH primitive \"ControlUnit:ControlUnit0\|MainDecoder:MainDecoder0\|o_ImmSrc\[1\]\" is permanently enabled" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725477128138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:ControlUnit0\|MainDecoder:MainDecoder0\|o_AluOp\[1\] " "LATCH primitive \"ControlUnit:ControlUnit0\|MainDecoder:MainDecoder0\|o_AluOp\[1\]\" is permanently enabled" {  } { { "maindecoder.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/maindecoder.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725477128153 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_overflow_flag_PC_Branch GND " "Pin \"o_overflow_flag_PC_Branch\" is stuck at GND" {  } { { "TopModule.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725477128870 "|TopModule|o_overflow_flag_PC_Branch"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_overflow_flag_ALU GND " "Pin \"o_overflow_flag_ALU\" is stuck at GND" {  } { { "TopModule.v" "" { Text "E:/RISC V processor/RISC V processor single cycle/Top_Module/TopModule.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725477128870 "|TopModule|o_overflow_flag_ALU"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725477128870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725477128933 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37037 " "37037 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725477129105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725477130022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725477130022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725477130915 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725477130915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725477130915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725477130915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725477130936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 20:12:10 2024 " "Processing ended: Wed Sep 04 20:12:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725477130936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725477130936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725477130936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725477130936 ""}
