#
# Yosys script to load a design and display the logic cone of a specified register or wire.
#
# Usage:
#   yosys -s logic_cone.ys
#
# Or run within the Yosys interactive shell:
#   yosys> script logic_cone.ys
#

#--------------------------------------------------------------------------
# --- User Configuration ---
#--------------------------------------------------------------------------

# Specify the Verilog source file(s) for your design.
# Add more `read_verilog` commands if your design is split across multiple files.
read_verilog -sv  rtl/i2cmaster/i2c_master_bit_ctrl.v
read_verilog -sv  rtl/i2cmaster/i2c_master_byte_ctrl.v
read_verilog -sv  rtl/i2cmaster/i2c_master_defines.v
read_verilog -sv  rtl/i2cmaster/i2c_master_top.v


hierarchy -top i2c_master_top

#--------------------------------------------------------------------------
# --- Script Logic ---
#--------------------------------------------------------------------------

# Run a coarse synthesis to resolve processes and simplify the design.
# This makes the logic cone analysis more meaningful.
prep -top i2c_master_top; memory; opt

# Select the target signal.
# The `select` command is used to specify the object of interest.
select i2c_master_top


# select -assert-none "No object named i2c_master_top.byte_controller.bit_controller.cmd found." %
# select %ci*


# Generate a graphical representation of the selected logic cone.
# The `show` command uses `xdot` by default to display the schematic.
# You can specify a different format with the `-format` option (e.g., -format svg).
show -prefix cone i2c_master_top/wb_inta_o %ci*

