# AXI4_Protocol

VHDL projects implementing and testing AXI4-Lite and AXI4-Stream protocols on FPGA. Designed using Xilinx Vivado.

## Projects
- AXI4_Lite_Slave
- AXI4_Lite_Master
- AXI4_Lite_LEDs_IP
- AXI4_Stream_Master_IP
- AXI4_Stream_Slave

## Requirements
- Xilinx Vivado (Tested on 2020.1 and later)
- VHDL knowledge
- FPGA board (e.g., PYNQ-Z2)

## License
This project is licensed under the MIT License.
