<stg><name>master</name>


<trans_list>

<trans id="239" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="9" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="11" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="19" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="20" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="21" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="29" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="30" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="47" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
:0 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:6 %conv1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:7 %max1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max1_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:8 %conv2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:9 %max2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:10 %den1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="den1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:11 %call_ln15 = call void @convolution1.1, i32 %input_r, i32 %conv1, i32 %firstKernel, i32 %firstBias

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:15 %store_ln103 = store i5 0, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:11 %call_ln15 = call void @convolution1.1, i32 %input_r, i32 %conv1, i32 %firstKernel, i32 %firstBias

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:12 %call_ln16 = call void @maxPool.1, i32 %conv1, i32 %max1_0

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:12 %call_ln16 = call void @maxPool.1, i32 %conv1, i32 %max1_0

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:13 %call_ln17 = call void @convolution2, i32 %max1_0, i32 %conv2_0, i32 %secondBias, i32 %secondKernel

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:13 %call_ln17 = call void @convolution2, i32 %max1_0, i32 %conv2_0, i32 %secondBias, i32 %secondKernel

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:14 %call_ln18 = call void @maxPool, i32 %conv2_0, i32 %max2_0

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:14 %call_ln18 = call void @maxPool, i32 %conv2_0, i32 %max2_0

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln103 = br void

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %d_3 = load i5 %d

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="5">
<![CDATA[
:1 %zext_ln103 = zext i5 %d_3

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln103 = icmp_eq  i5 %d_3, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln103 = add i5 %d_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln103 = br i1 %icmp_ln103, void %.split12, void %dense1.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:1 %thirdBias_addr = getelementptr i32 %thirdBias, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="thirdBias_addr"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
.split12:2 %thirdBias_load = load i4 %thirdBias_addr

]]></Node>
<StgValue><ssdm name="thirdBias_load"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:3 %den1_0_addr = getelementptr i32 %den1_0, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="den1_0_addr"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="5">
<![CDATA[
.split12:4 %empty_40 = trunc i5 %d_3

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="32">
<![CDATA[
dense1.exit.preheader:0 %d_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
dense1.exit.preheader:1 %den2_0_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_0_3"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
dense1.exit.preheader:2 %den2_0_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_0_3_1"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
dense1.exit.preheader:3 %den2_0_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_0_3_2"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
dense1.exit.preheader:4 %den2_0_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den2_0_3_3"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
dense1.exit.preheader:5 %store_ln124 = store i3 0, i3 %d_1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
dense1.exit.preheader:6 %br_ln124 = br void %dense1.exit

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
.split12:2 %thirdBias_load = load i4 %thirdBias_addr

]]></Node>
<StgValue><ssdm name="thirdBias_load"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.split12:5 %p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %empty_40, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.split12:6 %p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_40, i5 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="9">
<![CDATA[
.split12:7 %p_shl1_cast = zext i9 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:8 %empty_41 = sub i12 %p_shl, i12 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.split12:9 %br_ln106 = br void

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i = phi i4 %add_ln106, void, i4 0, void %.split12

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %add_lcssa_lcssa14_i = phi i32 %add11_i, void, i32 %thirdBias_load, void %.split12

]]></Node>
<StgValue><ssdm name="add_lcssa_lcssa14_i"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln106 = icmp_eq  i4 %i, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %add_ln106 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln106 = br i1 %icmp_ln106, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:1 %tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="8">
<![CDATA[
.split10:2 %zext_ln110 = zext i8 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.split10:3 %br_ln110 = br void

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_3 = fcmp_olt  i32 %add_lcssa_lcssa14_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:10 %store_ln103 = store i5 %add_ln103, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %h = phi i5 %add_ln110, void %.split8, i5 0, void %.split10

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %add11_i = phi i32 %add_i, void %.split8, i32 %add_lcssa_lcssa14_i, void %.split10

]]></Node>
<StgValue><ssdm name="add11_i"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="5">
<![CDATA[
:2 %zext_ln110_1 = zext i5 %h

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln110 = icmp_eq  i5 %h, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %add_ln110 = add i5 %h, i5 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln110 = br i1 %icmp_ln110, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:1 %add_ln112 = add i8 %zext_ln110_1, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
.split8:2 %zext_ln112 = zext i8 %add_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:3 %max2_0_addr = getelementptr i32 %max2_0, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="max2_0_addr"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
.split8:4 %max2_0_load = load i8 %max2_0_addr

]]></Node>
<StgValue><ssdm name="max2_0_load"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:5 %tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %empty_41, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.split8:6 %tmp5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_5, i5 %h

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8:7 %add_ln112_1 = add i12 %tmp5, i12 %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="12">
<![CDATA[
.split8:8 %zext_ln112_1 = zext i12 %add_ln112_1

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:9 %firstDense_addr = getelementptr i32 %firstDense, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="firstDense_addr"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
.split8:10 %firstDense_load = load i12 %firstDense_addr

]]></Node>
<StgValue><ssdm name="firstDense_load"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="124" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
.split8:4 %max2_0_load = load i8 %max2_0_addr

]]></Node>
<StgValue><ssdm name="max2_0_load"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
.split8:10 %firstDense_load = load i12 %firstDense_addr

]]></Node>
<StgValue><ssdm name="firstDense_load"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:11 %mul_i = fmul i32 %max2_0_load, i32 %firstDense_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:11 %mul_i = fmul i32 %max2_0_load, i32 %firstDense_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:11 %mul_i = fmul i32 %max2_0_load, i32 %firstDense_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="129" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:12 %add_i = fadd i32 %add11_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="130" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:12 %add_i = fadd i32 %add11_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="131" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:12 %add_i = fadd i32 %add11_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:12 %add_i = fadd i32 %add11_i, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.split8:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln116 = bitcast i32 %add_lcssa_lcssa14_i

]]></Node>
<StgValue><ssdm name="bitcast_ln116"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln116, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln116 = trunc i32 %bitcast_ln116

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln116 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln116_1 = icmp_eq  i23 %trunc_ln116, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln116_1"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln116 = or i1 %icmp_ln116_1, i1 %icmp_ln116

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_3 = fcmp_olt  i32 %add_lcssa_lcssa14_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln116 = and i1 %or_ln116, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln116"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8 %select_ln116 = select i1 %and_ln116, i32 0, i32 %add_lcssa_lcssa14_i

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9 %store_ln112 = store i32 %select_ln116, i4 %den1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
dense1.exit:0 %d_4 = load i3 %d_1

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
dense1.exit:1 %icmp_ln124 = icmp_eq  i3 %d_4, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
dense1.exit:2 %empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
dense1.exit:3 %add_ln124 = add i3 %d_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dense1.exit:4 %br_ln124 = br i1 %icmp_ln124, void %.split6, void %dense2.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="3">
<![CDATA[
.split6:1 %trunc_ln126 = trunc i3 %d_4

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split6:2 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -1.42657, i32 1.09009, i32 -1.20714, i32 -0.18485, i2 %trunc_ln126

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.split6:3 %tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln126, i4 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.split6:4 %br_ln127 = br void

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
dense2.exit.preheader:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="32">
<![CDATA[
dense2.exit.preheader:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
dense2.exit.preheader:2 %store_ln138 = store i3 0, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
dense2.exit.preheader:3 %store_ln138 = store i64 0, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
dense2.exit.preheader:4 %br_ln138 = br void %dense2.exit

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i5 %add_ln127, void %.split4, i5 0, void %.split6

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %den2_0_0 = phi i32 %add_i2, void %.split4, i32 %tmp_s, void %.split6

]]></Node>
<StgValue><ssdm name="den2_0_0"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="5">
<![CDATA[
:2 %zext_ln128 = zext i5 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="5">
<![CDATA[
:3 %zext_ln128_1 = zext i5 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %icmp_ln127 = icmp_eq  i5 %i_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %add_ln127 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln127 = br i1 %icmp_ln127, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:1 %den1_0_addr_1 = getelementptr i32 %den1_0, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="den1_0_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="4">
<![CDATA[
.split4:2 %den1_0_load = load i4 %den1_0_addr_1

]]></Node>
<StgValue><ssdm name="den1_0_load"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:3 %add_ln128 = add i6 %zext_ln128_1, i6 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="6">
<![CDATA[
.split4:4 %zext_ln128_2 = zext i6 %add_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128_2"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %secondDense_addr = getelementptr i32 %secondDense, i64 0, i64 %zext_ln128_2

]]></Node>
<StgValue><ssdm name="secondDense_addr"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
.split4:6 %secondDense_load = load i6 %secondDense_addr

]]></Node>
<StgValue><ssdm name="secondDense_load"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0 %switch_ln128 = switch i2 %trunc_ln126, void %branch3, i2 0, void %.branch0_crit_edge, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln128"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln126" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln128 = store i32 %den2_0_0, i32 %den2_0_3_2

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln126" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln128 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln128 = store i32 %den2_0_0, i32 %den2_0_3_1

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln128 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.branch0_crit_edge:0 %store_ln128 = store i32 %den2_0_0, i32 %den2_0_3

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.branch0_crit_edge:1 %br_ln128 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln126" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0 %store_ln128 = store i32 %den2_0_0, i32 %den2_0_3_3

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="trunc_ln126" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln128 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0:0 %store_ln124 = store i3 %add_ln124, i3 %d_1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln0 = br void %dense1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="186" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="4">
<![CDATA[
.split4:2 %den1_0_load = load i4 %den1_0_addr_1

]]></Node>
<StgValue><ssdm name="den1_0_load"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
.split4:6 %secondDense_load = load i6 %secondDense_addr

]]></Node>
<StgValue><ssdm name="secondDense_load"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:7 %mul_i9 = fmul i32 %den1_0_load, i32 %secondDense_load

]]></Node>
<StgValue><ssdm name="mul_i9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="189" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:7 %mul_i9 = fmul i32 %den1_0_load, i32 %secondDense_load

]]></Node>
<StgValue><ssdm name="mul_i9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="190" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:7 %mul_i9 = fmul i32 %den1_0_load, i32 %secondDense_load

]]></Node>
<StgValue><ssdm name="mul_i9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="191" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:8 %add_i2 = fadd i32 %den2_0_0, i32 %mul_i9

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="192" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:8 %add_i2 = fadd i32 %den2_0_0, i32 %mul_i9

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="193" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:8 %add_i2 = fadd i32 %den2_0_0, i32 %mul_i9

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:8 %add_i2 = fadd i32 %den2_0_0, i32 %mul_i9

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.split4:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
dense2.exit:0 %i_3 = load i3 %i_1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
dense2.exit:1 %icmp_ln138 = icmp_eq  i3 %i_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
dense2.exit:2 %empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
dense2.exit:3 %add_ln138 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dense2.exit:4 %br_ln138 = br i1 %icmp_ln138, void %.split2, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
.split2:1 %den2_0_3_load_1 = load i32 %den2_0_3

]]></Node>
<StgValue><ssdm name="den2_0_3_load_1"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
.split2:2 %den2_0_3_1_load_1 = load i32 %den2_0_3_1

]]></Node>
<StgValue><ssdm name="den2_0_3_1_load_1"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
.split2:3 %den2_0_3_2_load_1 = load i32 %den2_0_3_2

]]></Node>
<StgValue><ssdm name="den2_0_3_2_load_1"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
.split2:4 %den2_0_3_3_load_1 = load i32 %den2_0_3_3

]]></Node>
<StgValue><ssdm name="den2_0_3_3_load_1"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="3">
<![CDATA[
.split2:6 %trunc_ln140 = trunc i3 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split2:7 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %den2_0_3_load_1, i32 %den2_0_3_1_load_1, i32 %den2_0_3_2_load_1, i32 %den2_0_3_3_load_1, i2 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="32">
<![CDATA[
.split2:8 %conv_i = fpext i32 %tmp_4

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:11 %store_ln138 = store i3 %add_ln138, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %sum_load_1 = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="211" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1 %den2_0_3_load = load i32 %den2_0_3

]]></Node>
<StgValue><ssdm name="den2_0_3_load"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %den2_0_3_1_load = load i32 %den2_0_3_1

]]></Node>
<StgValue><ssdm name="den2_0_3_1_load"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:3 %den2_0_3_2_load = load i32 %den2_0_3_2

]]></Node>
<StgValue><ssdm name="den2_0_3_2_load"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:4 %den2_0_3_3_load = load i32 %den2_0_3_3

]]></Node>
<StgValue><ssdm name="den2_0_3_3_load"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="32">
<![CDATA[
.preheader.preheader:5 %call_ln0 = call void @master_Pipeline_VITIS_LOOP_143_2, i32 %den2_0_3_load, i32 %den2_0_3_1_load, i32 %den2_0_3_2_load, i32 %den2_0_3_3_load, i64 %sum_load_1, i32 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="216" st_id="31" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="32">
<![CDATA[
.split2:8 %conv_i = fpext i32 %tmp_4

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="217" st_id="32" stage="11" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="218" st_id="33" stage="10" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="219" st_id="34" stage="9" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="220" st_id="35" stage="8" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="221" st_id="36" stage="7" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="222" st_id="37" stage="6" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="223" st_id="38" stage="5" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="224" st_id="39" stage="4" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="225" st_id="40" stage="3" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="226" st_id="41" stage="2" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="227" st_id="42" stage="1" lat="11">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:9 %tmp = dexp i64 @llvm.exp.f64, i64 %conv_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="228" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split2:0 %sum_load = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="229" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:10 %sum_1 = dadd i64 %sum_load, i64 %tmp

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="230" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:10 %sum_1 = dadd i64 %sum_load, i64 %tmp

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="231" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:10 %sum_1 = dadd i64 %sum_load, i64 %tmp

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="232" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:10 %sum_1 = dadd i64 %sum_load, i64 %tmp

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="233" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:5 %specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="234" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:10 %sum_1 = dadd i64 %sum_load, i64 %tmp

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="235" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:12 %store_ln140 = store i64 %sum_1, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="236" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.split2:13 %br_ln0 = br void %dense2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="237" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="32">
<![CDATA[
.preheader.preheader:5 %call_ln0 = call void @master_Pipeline_VITIS_LOOP_143_2, i32 %den2_0_3_load, i32 %den2_0_3_1_load, i32 %den2_0_3_2_load, i32 %den2_0_3_3_load, i64 %sum_load_1, i32 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="238" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0">
<![CDATA[
.preheader.preheader:6 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="298" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="299" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="300" name="firstKernel" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="301" name="firstBias" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstBias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="302" name="secondBias" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondBias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="303" name="secondKernel" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="304" name="thirdBias" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="thirdBias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="305" name="firstDense" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstDense"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="306" name="secondDense" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondDense"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="308" from="StgValue_307" to="d" fromId="307" toId="49">
</dataflow>
<dataflow id="310" from="StgValue_309" to="conv1" fromId="309" toId="50">
</dataflow>
<dataflow id="311" from="StgValue_309" to="max1_0" fromId="309" toId="51">
</dataflow>
<dataflow id="312" from="StgValue_309" to="conv2_0" fromId="309" toId="52">
</dataflow>
<dataflow id="313" from="StgValue_309" to="max2_0" fromId="309" toId="53">
</dataflow>
<dataflow id="314" from="StgValue_309" to="den1_0" fromId="309" toId="54">
</dataflow>
<dataflow id="316" from="convolution1.1" to="call_ln15" fromId="315" toId="55">
</dataflow>
<dataflow id="317" from="input_r" to="call_ln15" fromId="298" toId="55">
</dataflow>
<dataflow id="318" from="conv1" to="call_ln15" fromId="50" toId="55">
</dataflow>
<dataflow id="319" from="firstKernel" to="call_ln15" fromId="300" toId="55">
</dataflow>
<dataflow id="320" from="firstBias" to="call_ln15" fromId="301" toId="55">
</dataflow>
<dataflow id="322" from="StgValue_321" to="store_ln103" fromId="321" toId="56">
</dataflow>
<dataflow id="323" from="d" to="store_ln103" fromId="49" toId="56">
</dataflow>
<dataflow id="324" from="convolution1.1" to="call_ln15" fromId="315" toId="57">
</dataflow>
<dataflow id="325" from="input_r" to="call_ln15" fromId="298" toId="57">
</dataflow>
<dataflow id="326" from="conv1" to="call_ln15" fromId="50" toId="57">
</dataflow>
<dataflow id="327" from="firstKernel" to="call_ln15" fromId="300" toId="57">
</dataflow>
<dataflow id="328" from="firstBias" to="call_ln15" fromId="301" toId="57">
</dataflow>
<dataflow id="330" from="maxPool.1" to="call_ln16" fromId="329" toId="58">
</dataflow>
<dataflow id="331" from="conv1" to="call_ln16" fromId="50" toId="58">
</dataflow>
<dataflow id="332" from="max1_0" to="call_ln16" fromId="51" toId="58">
</dataflow>
<dataflow id="333" from="maxPool.1" to="call_ln16" fromId="329" toId="59">
</dataflow>
<dataflow id="334" from="conv1" to="call_ln16" fromId="50" toId="59">
</dataflow>
<dataflow id="335" from="max1_0" to="call_ln16" fromId="51" toId="59">
</dataflow>
<dataflow id="337" from="convolution2" to="call_ln17" fromId="336" toId="60">
</dataflow>
<dataflow id="338" from="max1_0" to="call_ln17" fromId="51" toId="60">
</dataflow>
<dataflow id="339" from="conv2_0" to="call_ln17" fromId="52" toId="60">
</dataflow>
<dataflow id="340" from="secondBias" to="call_ln17" fromId="302" toId="60">
</dataflow>
<dataflow id="341" from="secondKernel" to="call_ln17" fromId="303" toId="60">
</dataflow>
<dataflow id="342" from="convolution2" to="call_ln17" fromId="336" toId="61">
</dataflow>
<dataflow id="343" from="max1_0" to="call_ln17" fromId="51" toId="61">
</dataflow>
<dataflow id="344" from="conv2_0" to="call_ln17" fromId="52" toId="61">
</dataflow>
<dataflow id="345" from="secondBias" to="call_ln17" fromId="302" toId="61">
</dataflow>
<dataflow id="346" from="secondKernel" to="call_ln17" fromId="303" toId="61">
</dataflow>
<dataflow id="348" from="maxPool" to="call_ln18" fromId="347" toId="62">
</dataflow>
<dataflow id="349" from="conv2_0" to="call_ln18" fromId="52" toId="62">
</dataflow>
<dataflow id="350" from="max2_0" to="call_ln18" fromId="53" toId="62">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="351" toId="63">
</dataflow>
<dataflow id="354" from="empty_11" to="spectopmodule_ln0" fromId="353" toId="63">
</dataflow>
<dataflow id="356" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="355" toId="64">
</dataflow>
<dataflow id="357" from="input_r" to="specinterface_ln0" fromId="298" toId="64">
</dataflow>
<dataflow id="359" from="empty_10" to="specinterface_ln0" fromId="358" toId="64">
</dataflow>
<dataflow id="361" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="64">
</dataflow>
<dataflow id="362" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="64">
</dataflow>
<dataflow id="364" from="empty_9" to="specinterface_ln0" fromId="363" toId="64">
</dataflow>
<dataflow id="366" from="StgValue_365" to="specinterface_ln0" fromId="365" toId="64">
</dataflow>
<dataflow id="367" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="64">
</dataflow>
<dataflow id="368" from="empty_9" to="specinterface_ln0" fromId="363" toId="64">
</dataflow>
<dataflow id="369" from="empty_9" to="specinterface_ln0" fromId="363" toId="64">
</dataflow>
<dataflow id="370" from="empty_9" to="specinterface_ln0" fromId="363" toId="64">
</dataflow>
<dataflow id="371" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="64">
</dataflow>
<dataflow id="372" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="64">
</dataflow>
<dataflow id="373" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="64">
</dataflow>
<dataflow id="374" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="64">
</dataflow>
<dataflow id="375" from="empty_9" to="specinterface_ln0" fromId="363" toId="64">
</dataflow>
<dataflow id="376" from="empty_9" to="specinterface_ln0" fromId="363" toId="64">
</dataflow>
<dataflow id="378" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="377" toId="65">
</dataflow>
<dataflow id="379" from="input_r" to="specbitsmap_ln0" fromId="298" toId="65">
</dataflow>
<dataflow id="380" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="355" toId="66">
</dataflow>
<dataflow id="381" from="out_r" to="specinterface_ln0" fromId="299" toId="66">
</dataflow>
<dataflow id="382" from="empty_10" to="specinterface_ln0" fromId="358" toId="66">
</dataflow>
<dataflow id="383" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="66">
</dataflow>
<dataflow id="384" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="66">
</dataflow>
<dataflow id="385" from="empty_9" to="specinterface_ln0" fromId="363" toId="66">
</dataflow>
<dataflow id="386" from="StgValue_365" to="specinterface_ln0" fromId="365" toId="66">
</dataflow>
<dataflow id="387" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="66">
</dataflow>
<dataflow id="388" from="empty_9" to="specinterface_ln0" fromId="363" toId="66">
</dataflow>
<dataflow id="389" from="empty_9" to="specinterface_ln0" fromId="363" toId="66">
</dataflow>
<dataflow id="390" from="empty_9" to="specinterface_ln0" fromId="363" toId="66">
</dataflow>
<dataflow id="391" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="66">
</dataflow>
<dataflow id="392" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="66">
</dataflow>
<dataflow id="393" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="66">
</dataflow>
<dataflow id="394" from="StgValue_360" to="specinterface_ln0" fromId="360" toId="66">
</dataflow>
<dataflow id="395" from="empty_9" to="specinterface_ln0" fromId="363" toId="66">
</dataflow>
<dataflow id="396" from="empty_9" to="specinterface_ln0" fromId="363" toId="66">
</dataflow>
<dataflow id="397" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="377" toId="67">
</dataflow>
<dataflow id="398" from="out_r" to="specbitsmap_ln0" fromId="299" toId="67">
</dataflow>
<dataflow id="399" from="maxPool" to="call_ln18" fromId="347" toId="68">
</dataflow>
<dataflow id="400" from="conv2_0" to="call_ln18" fromId="52" toId="68">
</dataflow>
<dataflow id="401" from="max2_0" to="call_ln18" fromId="53" toId="68">
</dataflow>
<dataflow id="402" from="d" to="d_3" fromId="49" toId="70">
</dataflow>
<dataflow id="403" from="d_3" to="zext_ln103" fromId="70" toId="71">
</dataflow>
<dataflow id="404" from="d_3" to="icmp_ln103" fromId="70" toId="72">
</dataflow>
<dataflow id="406" from="StgValue_405" to="icmp_ln103" fromId="405" toId="72">
</dataflow>
<dataflow id="408" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="407" toId="73">
</dataflow>
<dataflow id="410" from="StgValue_409" to="empty" fromId="409" toId="73">
</dataflow>
<dataflow id="411" from="StgValue_409" to="empty" fromId="409" toId="73">
</dataflow>
<dataflow id="412" from="StgValue_409" to="empty" fromId="409" toId="73">
</dataflow>
<dataflow id="413" from="d_3" to="add_ln103" fromId="70" toId="74">
</dataflow>
<dataflow id="415" from="StgValue_414" to="add_ln103" fromId="414" toId="74">
</dataflow>
<dataflow id="416" from="icmp_ln103" to="br_ln103" fromId="72" toId="75">
</dataflow>
<dataflow id="417" from="thirdBias" to="thirdBias_addr" fromId="304" toId="76">
</dataflow>
<dataflow id="419" from="StgValue_418" to="thirdBias_addr" fromId="418" toId="76">
</dataflow>
<dataflow id="420" from="zext_ln103" to="thirdBias_addr" fromId="71" toId="76">
</dataflow>
<dataflow id="421" from="thirdBias_addr" to="thirdBias_load" fromId="76" toId="77">
</dataflow>
<dataflow id="422" from="den1_0" to="den1_0_addr" fromId="54" toId="78">
</dataflow>
<dataflow id="423" from="StgValue_418" to="den1_0_addr" fromId="418" toId="78">
</dataflow>
<dataflow id="424" from="zext_ln103" to="den1_0_addr" fromId="71" toId="78">
</dataflow>
<dataflow id="425" from="d_3" to="empty_40" fromId="70" toId="79">
</dataflow>
<dataflow id="426" from="StgValue_307" to="d_1" fromId="307" toId="80">
</dataflow>
<dataflow id="427" from="StgValue_307" to="den2_0_3" fromId="307" toId="81">
</dataflow>
<dataflow id="428" from="StgValue_307" to="den2_0_3_1" fromId="307" toId="82">
</dataflow>
<dataflow id="429" from="StgValue_307" to="den2_0_3_2" fromId="307" toId="83">
</dataflow>
<dataflow id="430" from="StgValue_307" to="den2_0_3_3" fromId="307" toId="84">
</dataflow>
<dataflow id="432" from="StgValue_431" to="store_ln124" fromId="431" toId="85">
</dataflow>
<dataflow id="433" from="d_1" to="store_ln124" fromId="80" toId="85">
</dataflow>
<dataflow id="435" from="_ssdm_op_SpecLoopName" to="specloopname_ln101" fromId="434" toId="87">
</dataflow>
<dataflow id="437" from="empty_2" to="specloopname_ln101" fromId="436" toId="87">
</dataflow>
<dataflow id="438" from="thirdBias_addr" to="thirdBias_load" fromId="76" toId="88">
</dataflow>
<dataflow id="440" from="_ssdm_op_BitConcatenate.i12.i4.i8" to="p_shl" fromId="439" toId="89">
</dataflow>
<dataflow id="441" from="empty_40" to="p_shl" fromId="79" toId="89">
</dataflow>
<dataflow id="443" from="StgValue_442" to="p_shl" fromId="442" toId="89">
</dataflow>
<dataflow id="445" from="_ssdm_op_BitConcatenate.i9.i4.i5" to="p_shl1" fromId="444" toId="90">
</dataflow>
<dataflow id="446" from="empty_40" to="p_shl1" fromId="79" toId="90">
</dataflow>
<dataflow id="447" from="StgValue_321" to="p_shl1" fromId="321" toId="90">
</dataflow>
<dataflow id="448" from="p_shl1" to="p_shl1_cast" fromId="90" toId="91">
</dataflow>
<dataflow id="449" from="p_shl" to="empty_41" fromId="89" toId="92">
</dataflow>
<dataflow id="450" from="p_shl1_cast" to="empty_41" fromId="91" toId="92">
</dataflow>
<dataflow id="451" from="add_ln106" to="i" fromId="98" toId="94">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="452" from="br_ln0" to="i" fromId="123" toId="94">
<BackEdge/>
</dataflow>
<dataflow id="454" from="StgValue_453" to="i" fromId="453" toId="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="455" from="br_ln106" to="i" fromId="93" toId="94">
</dataflow>
<dataflow id="456" from="add11_i" to="add_lcssa_lcssa14_i" fromId="107" toId="95">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="457" from="br_ln0" to="add_lcssa_lcssa14_i" fromId="123" toId="95">
<BackEdge/>
</dataflow>
<dataflow id="458" from="thirdBias_load" to="add_lcssa_lcssa14_i" fromId="88" toId="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="459" from="br_ln106" to="add_lcssa_lcssa14_i" fromId="93" toId="95">
</dataflow>
<dataflow id="460" from="i" to="icmp_ln106" fromId="94" toId="96">
</dataflow>
<dataflow id="462" from="StgValue_461" to="icmp_ln106" fromId="461" toId="96">
</dataflow>
<dataflow id="463" from="_ssdm_op_SpecLoopTripCount" to="empty_42" fromId="407" toId="97">
</dataflow>
<dataflow id="465" from="StgValue_464" to="empty_42" fromId="464" toId="97">
</dataflow>
<dataflow id="466" from="StgValue_464" to="empty_42" fromId="464" toId="97">
</dataflow>
<dataflow id="467" from="StgValue_464" to="empty_42" fromId="464" toId="97">
</dataflow>
<dataflow id="468" from="i" to="add_ln106" fromId="94" toId="98">
</dataflow>
<dataflow id="470" from="StgValue_469" to="add_ln106" fromId="469" toId="98">
</dataflow>
<dataflow id="471" from="icmp_ln106" to="br_ln106" fromId="96" toId="99">
</dataflow>
<dataflow id="472" from="_ssdm_op_SpecLoopName" to="specloopname_ln101" fromId="434" toId="100">
</dataflow>
<dataflow id="474" from="empty_1" to="specloopname_ln101" fromId="473" toId="100">
</dataflow>
<dataflow id="476" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_6" fromId="475" toId="101">
</dataflow>
<dataflow id="477" from="i" to="tmp_6" fromId="94" toId="101">
</dataflow>
<dataflow id="478" from="StgValue_453" to="tmp_6" fromId="453" toId="101">
</dataflow>
<dataflow id="479" from="tmp_6" to="zext_ln110" fromId="101" toId="102">
</dataflow>
<dataflow id="480" from="add_lcssa_lcssa14_i" to="tmp_3" fromId="95" toId="104">
</dataflow>
<dataflow id="482" from="StgValue_481" to="tmp_3" fromId="481" toId="104">
</dataflow>
<dataflow id="483" from="add_ln103" to="store_ln103" fromId="74" toId="105">
</dataflow>
<dataflow id="484" from="d" to="store_ln103" fromId="49" toId="105">
</dataflow>
<dataflow id="485" from="add_ln110" to="h" fromId="111" toId="106">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="486" from="br_ln0" to="h" fromId="134" toId="106">
<BackEdge/>
</dataflow>
<dataflow id="487" from="StgValue_321" to="h" fromId="321" toId="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="488" from="br_ln110" to="h" fromId="103" toId="106">
</dataflow>
<dataflow id="489" from="add_i" to="add11_i" fromId="133" toId="107">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="490" from="br_ln0" to="add11_i" fromId="134" toId="107">
<BackEdge/>
</dataflow>
<dataflow id="491" from="add_lcssa_lcssa14_i" to="add11_i" fromId="95" toId="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="492" from="br_ln110" to="add11_i" fromId="103" toId="107">
</dataflow>
<dataflow id="493" from="h" to="zext_ln110_1" fromId="106" toId="108">
</dataflow>
<dataflow id="494" from="h" to="icmp_ln110" fromId="106" toId="109">
</dataflow>
<dataflow id="495" from="StgValue_405" to="icmp_ln110" fromId="405" toId="109">
</dataflow>
<dataflow id="496" from="_ssdm_op_SpecLoopTripCount" to="empty_43" fromId="407" toId="110">
</dataflow>
<dataflow id="497" from="StgValue_409" to="empty_43" fromId="409" toId="110">
</dataflow>
<dataflow id="498" from="StgValue_409" to="empty_43" fromId="409" toId="110">
</dataflow>
<dataflow id="499" from="StgValue_409" to="empty_43" fromId="409" toId="110">
</dataflow>
<dataflow id="500" from="h" to="add_ln110" fromId="106" toId="111">
</dataflow>
<dataflow id="501" from="StgValue_414" to="add_ln110" fromId="414" toId="111">
</dataflow>
<dataflow id="502" from="icmp_ln110" to="br_ln110" fromId="109" toId="112">
</dataflow>
<dataflow id="503" from="zext_ln110_1" to="add_ln112" fromId="108" toId="113">
</dataflow>
<dataflow id="504" from="tmp_6" to="add_ln112" fromId="101" toId="113">
</dataflow>
<dataflow id="505" from="add_ln112" to="zext_ln112" fromId="113" toId="114">
</dataflow>
<dataflow id="506" from="max2_0" to="max2_0_addr" fromId="53" toId="115">
</dataflow>
<dataflow id="507" from="StgValue_418" to="max2_0_addr" fromId="418" toId="115">
</dataflow>
<dataflow id="508" from="zext_ln112" to="max2_0_addr" fromId="114" toId="115">
</dataflow>
<dataflow id="509" from="max2_0_addr" to="max2_0_load" fromId="115" toId="116">
</dataflow>
<dataflow id="511" from="_ssdm_op_PartSelect.i7.i12.i32.i32" to="tmp_5" fromId="510" toId="117">
</dataflow>
<dataflow id="512" from="empty_41" to="tmp_5" fromId="92" toId="117">
</dataflow>
<dataflow id="514" from="StgValue_513" to="tmp_5" fromId="513" toId="117">
</dataflow>
<dataflow id="516" from="StgValue_515" to="tmp_5" fromId="515" toId="117">
</dataflow>
<dataflow id="518" from="_ssdm_op_BitConcatenate.i12.i7.i5" to="tmp5" fromId="517" toId="118">
</dataflow>
<dataflow id="519" from="tmp_5" to="tmp5" fromId="117" toId="118">
</dataflow>
<dataflow id="520" from="h" to="tmp5" fromId="106" toId="118">
</dataflow>
<dataflow id="521" from="tmp5" to="add_ln112_1" fromId="118" toId="119">
</dataflow>
<dataflow id="522" from="zext_ln110" to="add_ln112_1" fromId="102" toId="119">
</dataflow>
<dataflow id="523" from="add_ln112_1" to="zext_ln112_1" fromId="119" toId="120">
</dataflow>
<dataflow id="524" from="firstDense" to="firstDense_addr" fromId="305" toId="121">
</dataflow>
<dataflow id="525" from="StgValue_418" to="firstDense_addr" fromId="418" toId="121">
</dataflow>
<dataflow id="526" from="zext_ln112_1" to="firstDense_addr" fromId="120" toId="121">
</dataflow>
<dataflow id="527" from="firstDense_addr" to="firstDense_load" fromId="121" toId="122">
</dataflow>
<dataflow id="528" from="max2_0_addr" to="max2_0_load" fromId="115" toId="124">
</dataflow>
<dataflow id="529" from="firstDense_addr" to="firstDense_load" fromId="121" toId="125">
</dataflow>
<dataflow id="530" from="max2_0_load" to="mul_i" fromId="124" toId="126">
</dataflow>
<dataflow id="531" from="firstDense_load" to="mul_i" fromId="125" toId="126">
</dataflow>
<dataflow id="532" from="max2_0_load" to="mul_i" fromId="124" toId="127">
</dataflow>
<dataflow id="533" from="firstDense_load" to="mul_i" fromId="125" toId="127">
</dataflow>
<dataflow id="534" from="max2_0_load" to="mul_i" fromId="124" toId="128">
</dataflow>
<dataflow id="535" from="firstDense_load" to="mul_i" fromId="125" toId="128">
</dataflow>
<dataflow id="536" from="add11_i" to="add_i" fromId="107" toId="129">
</dataflow>
<dataflow id="537" from="mul_i" to="add_i" fromId="128" toId="129">
</dataflow>
<dataflow id="538" from="add11_i" to="add_i" fromId="107" toId="130">
</dataflow>
<dataflow id="539" from="mul_i" to="add_i" fromId="128" toId="130">
</dataflow>
<dataflow id="540" from="add11_i" to="add_i" fromId="107" toId="131">
</dataflow>
<dataflow id="541" from="mul_i" to="add_i" fromId="128" toId="131">
</dataflow>
<dataflow id="542" from="_ssdm_op_SpecLoopName" to="specloopname_ln101" fromId="434" toId="132">
</dataflow>
<dataflow id="544" from="empty_6" to="specloopname_ln101" fromId="543" toId="132">
</dataflow>
<dataflow id="545" from="add11_i" to="add_i" fromId="107" toId="133">
</dataflow>
<dataflow id="546" from="mul_i" to="add_i" fromId="128" toId="133">
</dataflow>
<dataflow id="547" from="add_lcssa_lcssa14_i" to="bitcast_ln116" fromId="95" toId="135">
</dataflow>
<dataflow id="549" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="548" toId="136">
</dataflow>
<dataflow id="550" from="bitcast_ln116" to="tmp_1" fromId="135" toId="136">
</dataflow>
<dataflow id="552" from="StgValue_551" to="tmp_1" fromId="551" toId="136">
</dataflow>
<dataflow id="554" from="StgValue_553" to="tmp_1" fromId="553" toId="136">
</dataflow>
<dataflow id="555" from="bitcast_ln116" to="trunc_ln116" fromId="135" toId="137">
</dataflow>
<dataflow id="556" from="tmp_1" to="icmp_ln116" fromId="136" toId="138">
</dataflow>
<dataflow id="558" from="StgValue_557" to="icmp_ln116" fromId="557" toId="138">
</dataflow>
<dataflow id="559" from="trunc_ln116" to="icmp_ln116_1" fromId="137" toId="139">
</dataflow>
<dataflow id="561" from="StgValue_560" to="icmp_ln116_1" fromId="560" toId="139">
</dataflow>
<dataflow id="562" from="icmp_ln116_1" to="or_ln116" fromId="139" toId="140">
</dataflow>
<dataflow id="563" from="icmp_ln116" to="or_ln116" fromId="138" toId="140">
</dataflow>
<dataflow id="564" from="add_lcssa_lcssa14_i" to="tmp_3" fromId="95" toId="141">
</dataflow>
<dataflow id="565" from="StgValue_481" to="tmp_3" fromId="481" toId="141">
</dataflow>
<dataflow id="566" from="or_ln116" to="and_ln116" fromId="140" toId="142">
</dataflow>
<dataflow id="567" from="tmp_3" to="and_ln116" fromId="141" toId="142">
</dataflow>
<dataflow id="568" from="and_ln116" to="select_ln116" fromId="142" toId="143">
</dataflow>
<dataflow id="569" from="StgValue_481" to="select_ln116" fromId="481" toId="143">
</dataflow>
<dataflow id="570" from="add_lcssa_lcssa14_i" to="select_ln116" fromId="95" toId="143">
</dataflow>
<dataflow id="571" from="select_ln116" to="store_ln112" fromId="143" toId="144">
</dataflow>
<dataflow id="572" from="den1_0_addr" to="store_ln112" fromId="78" toId="144">
</dataflow>
<dataflow id="573" from="d_1" to="d_4" fromId="80" toId="146">
</dataflow>
<dataflow id="574" from="d_4" to="icmp_ln124" fromId="146" toId="147">
</dataflow>
<dataflow id="576" from="StgValue_575" to="icmp_ln124" fromId="575" toId="147">
</dataflow>
<dataflow id="577" from="_ssdm_op_SpecLoopTripCount" to="empty_44" fromId="407" toId="148">
</dataflow>
<dataflow id="579" from="StgValue_578" to="empty_44" fromId="578" toId="148">
</dataflow>
<dataflow id="580" from="StgValue_578" to="empty_44" fromId="578" toId="148">
</dataflow>
<dataflow id="581" from="StgValue_578" to="empty_44" fromId="578" toId="148">
</dataflow>
<dataflow id="582" from="d_4" to="add_ln124" fromId="146" toId="149">
</dataflow>
<dataflow id="584" from="StgValue_583" to="add_ln124" fromId="583" toId="149">
</dataflow>
<dataflow id="585" from="icmp_ln124" to="br_ln124" fromId="147" toId="150">
</dataflow>
<dataflow id="586" from="_ssdm_op_SpecLoopName" to="specloopname_ln122" fromId="434" toId="151">
</dataflow>
<dataflow id="588" from="empty" to="specloopname_ln122" fromId="587" toId="151">
</dataflow>
<dataflow id="589" from="d_4" to="trunc_ln126" fromId="146" toId="152">
</dataflow>
<dataflow id="591" from="_ssdm_op_Mux.ap_auto.4float.i2" to="tmp_s" fromId="590" toId="153">
</dataflow>
<dataflow id="593" from="StgValue_592" to="tmp_s" fromId="592" toId="153">
</dataflow>
<dataflow id="595" from="StgValue_594" to="tmp_s" fromId="594" toId="153">
</dataflow>
<dataflow id="597" from="StgValue_596" to="tmp_s" fromId="596" toId="153">
</dataflow>
<dataflow id="599" from="StgValue_598" to="tmp_s" fromId="598" toId="153">
</dataflow>
<dataflow id="600" from="trunc_ln126" to="tmp_s" fromId="152" toId="153">
</dataflow>
<dataflow id="602" from="_ssdm_op_BitConcatenate.i6.i2.i4" to="tmp_2" fromId="601" toId="154">
</dataflow>
<dataflow id="603" from="trunc_ln126" to="tmp_2" fromId="152" toId="154">
</dataflow>
<dataflow id="604" from="StgValue_453" to="tmp_2" fromId="453" toId="154">
</dataflow>
<dataflow id="605" from="StgValue_307" to="sum" fromId="307" toId="156">
</dataflow>
<dataflow id="606" from="StgValue_307" to="i_1" fromId="307" toId="157">
</dataflow>
<dataflow id="607" from="StgValue_431" to="store_ln138" fromId="431" toId="158">
</dataflow>
<dataflow id="608" from="i_1" to="store_ln138" fromId="157" toId="158">
</dataflow>
<dataflow id="610" from="StgValue_609" to="store_ln138" fromId="609" toId="159">
</dataflow>
<dataflow id="611" from="sum" to="store_ln138" fromId="156" toId="159">
</dataflow>
<dataflow id="612" from="add_ln127" to="i_2" fromId="167" toId="161">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="613" from="br_ln0" to="i_2" fromId="196" toId="161">
<BackEdge/>
</dataflow>
<dataflow id="614" from="StgValue_321" to="i_2" fromId="321" toId="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="615" from="br_ln127" to="i_2" fromId="155" toId="161">
</dataflow>
<dataflow id="616" from="add_i2" to="den2_0_0" fromId="195" toId="162">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="617" from="br_ln0" to="den2_0_0" fromId="196" toId="162">
<BackEdge/>
</dataflow>
<dataflow id="618" from="tmp_s" to="den2_0_0" fromId="153" toId="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="619" from="br_ln127" to="den2_0_0" fromId="155" toId="162">
</dataflow>
<dataflow id="620" from="i_2" to="zext_ln128" fromId="161" toId="163">
</dataflow>
<dataflow id="621" from="i_2" to="zext_ln128_1" fromId="161" toId="164">
</dataflow>
<dataflow id="622" from="i_2" to="icmp_ln127" fromId="161" toId="165">
</dataflow>
<dataflow id="623" from="StgValue_405" to="icmp_ln127" fromId="405" toId="165">
</dataflow>
<dataflow id="624" from="_ssdm_op_SpecLoopTripCount" to="empty_45" fromId="407" toId="166">
</dataflow>
<dataflow id="625" from="StgValue_409" to="empty_45" fromId="409" toId="166">
</dataflow>
<dataflow id="626" from="StgValue_409" to="empty_45" fromId="409" toId="166">
</dataflow>
<dataflow id="627" from="StgValue_409" to="empty_45" fromId="409" toId="166">
</dataflow>
<dataflow id="628" from="i_2" to="add_ln127" fromId="161" toId="167">
</dataflow>
<dataflow id="629" from="StgValue_414" to="add_ln127" fromId="414" toId="167">
</dataflow>
<dataflow id="630" from="icmp_ln127" to="br_ln127" fromId="165" toId="168">
</dataflow>
<dataflow id="631" from="den1_0" to="den1_0_addr_1" fromId="54" toId="169">
</dataflow>
<dataflow id="632" from="StgValue_418" to="den1_0_addr_1" fromId="418" toId="169">
</dataflow>
<dataflow id="633" from="zext_ln128" to="den1_0_addr_1" fromId="163" toId="169">
</dataflow>
<dataflow id="634" from="den1_0_addr_1" to="den1_0_load" fromId="169" toId="170">
</dataflow>
<dataflow id="635" from="zext_ln128_1" to="add_ln128" fromId="164" toId="171">
</dataflow>
<dataflow id="636" from="tmp_2" to="add_ln128" fromId="154" toId="171">
</dataflow>
<dataflow id="637" from="add_ln128" to="zext_ln128_2" fromId="171" toId="172">
</dataflow>
<dataflow id="638" from="secondDense" to="secondDense_addr" fromId="306" toId="173">
</dataflow>
<dataflow id="639" from="StgValue_418" to="secondDense_addr" fromId="418" toId="173">
</dataflow>
<dataflow id="640" from="zext_ln128_2" to="secondDense_addr" fromId="172" toId="173">
</dataflow>
<dataflow id="641" from="secondDense_addr" to="secondDense_load" fromId="173" toId="174">
</dataflow>
<dataflow id="642" from="trunc_ln126" to="switch_ln128" fromId="152" toId="175">
</dataflow>
<dataflow id="644" from="StgValue_643" to="switch_ln128" fromId="643" toId="175">
</dataflow>
<dataflow id="646" from="StgValue_645" to="switch_ln128" fromId="645" toId="175">
</dataflow>
<dataflow id="648" from="StgValue_647" to="switch_ln128" fromId="647" toId="175">
</dataflow>
<dataflow id="649" from="den2_0_0" to="store_ln128" fromId="162" toId="176">
</dataflow>
<dataflow id="650" from="den2_0_3_2" to="store_ln128" fromId="83" toId="176">
</dataflow>
<dataflow id="651" from="den2_0_0" to="store_ln128" fromId="162" toId="178">
</dataflow>
<dataflow id="652" from="den2_0_3_1" to="store_ln128" fromId="82" toId="178">
</dataflow>
<dataflow id="653" from="den2_0_0" to="store_ln128" fromId="162" toId="180">
</dataflow>
<dataflow id="654" from="den2_0_3" to="store_ln128" fromId="81" toId="180">
</dataflow>
<dataflow id="655" from="den2_0_0" to="store_ln128" fromId="162" toId="182">
</dataflow>
<dataflow id="656" from="den2_0_3_3" to="store_ln128" fromId="84" toId="182">
</dataflow>
<dataflow id="657" from="add_ln124" to="store_ln124" fromId="149" toId="184">
</dataflow>
<dataflow id="658" from="d_1" to="store_ln124" fromId="80" toId="184">
</dataflow>
<dataflow id="659" from="den1_0_addr_1" to="den1_0_load" fromId="169" toId="186">
</dataflow>
<dataflow id="660" from="secondDense_addr" to="secondDense_load" fromId="173" toId="187">
</dataflow>
<dataflow id="661" from="den1_0_load" to="mul_i9" fromId="186" toId="188">
</dataflow>
<dataflow id="662" from="secondDense_load" to="mul_i9" fromId="187" toId="188">
</dataflow>
<dataflow id="663" from="den1_0_load" to="mul_i9" fromId="186" toId="189">
</dataflow>
<dataflow id="664" from="secondDense_load" to="mul_i9" fromId="187" toId="189">
</dataflow>
<dataflow id="665" from="den1_0_load" to="mul_i9" fromId="186" toId="190">
</dataflow>
<dataflow id="666" from="secondDense_load" to="mul_i9" fromId="187" toId="190">
</dataflow>
<dataflow id="667" from="den2_0_0" to="add_i2" fromId="162" toId="191">
</dataflow>
<dataflow id="668" from="mul_i9" to="add_i2" fromId="190" toId="191">
</dataflow>
<dataflow id="669" from="den2_0_0" to="add_i2" fromId="162" toId="192">
</dataflow>
<dataflow id="670" from="mul_i9" to="add_i2" fromId="190" toId="192">
</dataflow>
<dataflow id="671" from="den2_0_0" to="add_i2" fromId="162" toId="193">
</dataflow>
<dataflow id="672" from="mul_i9" to="add_i2" fromId="190" toId="193">
</dataflow>
<dataflow id="673" from="_ssdm_op_SpecLoopName" to="specloopname_ln122" fromId="434" toId="194">
</dataflow>
<dataflow id="675" from="empty_19" to="specloopname_ln122" fromId="674" toId="194">
</dataflow>
<dataflow id="676" from="den2_0_0" to="add_i2" fromId="162" toId="195">
</dataflow>
<dataflow id="677" from="mul_i9" to="add_i2" fromId="190" toId="195">
</dataflow>
<dataflow id="678" from="i_1" to="i_3" fromId="157" toId="197">
</dataflow>
<dataflow id="679" from="i_3" to="icmp_ln138" fromId="197" toId="198">
</dataflow>
<dataflow id="680" from="StgValue_575" to="icmp_ln138" fromId="575" toId="198">
</dataflow>
<dataflow id="681" from="_ssdm_op_SpecLoopTripCount" to="empty_46" fromId="407" toId="199">
</dataflow>
<dataflow id="682" from="StgValue_578" to="empty_46" fromId="578" toId="199">
</dataflow>
<dataflow id="683" from="StgValue_578" to="empty_46" fromId="578" toId="199">
</dataflow>
<dataflow id="684" from="StgValue_578" to="empty_46" fromId="578" toId="199">
</dataflow>
<dataflow id="685" from="i_3" to="add_ln138" fromId="197" toId="200">
</dataflow>
<dataflow id="686" from="StgValue_583" to="add_ln138" fromId="583" toId="200">
</dataflow>
<dataflow id="687" from="icmp_ln138" to="br_ln138" fromId="198" toId="201">
</dataflow>
<dataflow id="688" from="den2_0_3" to="den2_0_3_load_1" fromId="81" toId="202">
</dataflow>
<dataflow id="689" from="den2_0_3_1" to="den2_0_3_1_load_1" fromId="82" toId="203">
</dataflow>
<dataflow id="690" from="den2_0_3_2" to="den2_0_3_2_load_1" fromId="83" toId="204">
</dataflow>
<dataflow id="691" from="den2_0_3_3" to="den2_0_3_3_load_1" fromId="84" toId="205">
</dataflow>
<dataflow id="692" from="i_3" to="trunc_ln140" fromId="197" toId="206">
</dataflow>
<dataflow id="693" from="_ssdm_op_Mux.ap_auto.4float.i2" to="tmp_4" fromId="590" toId="207">
</dataflow>
<dataflow id="694" from="den2_0_3_load_1" to="tmp_4" fromId="202" toId="207">
</dataflow>
<dataflow id="695" from="den2_0_3_1_load_1" to="tmp_4" fromId="203" toId="207">
</dataflow>
<dataflow id="696" from="den2_0_3_2_load_1" to="tmp_4" fromId="204" toId="207">
</dataflow>
<dataflow id="697" from="den2_0_3_3_load_1" to="tmp_4" fromId="205" toId="207">
</dataflow>
<dataflow id="698" from="trunc_ln140" to="tmp_4" fromId="206" toId="207">
</dataflow>
<dataflow id="699" from="tmp_4" to="conv_i" fromId="207" toId="208">
</dataflow>
<dataflow id="700" from="add_ln138" to="store_ln138" fromId="200" toId="209">
</dataflow>
<dataflow id="701" from="i_1" to="store_ln138" fromId="157" toId="209">
</dataflow>
<dataflow id="702" from="sum" to="sum_load_1" fromId="156" toId="210">
</dataflow>
<dataflow id="703" from="den2_0_3" to="den2_0_3_load" fromId="81" toId="211">
</dataflow>
<dataflow id="704" from="den2_0_3_1" to="den2_0_3_1_load" fromId="82" toId="212">
</dataflow>
<dataflow id="705" from="den2_0_3_2" to="den2_0_3_2_load" fromId="83" toId="213">
</dataflow>
<dataflow id="706" from="den2_0_3_3" to="den2_0_3_3_load" fromId="84" toId="214">
</dataflow>
<dataflow id="708" from="master_Pipeline_VITIS_LOOP_143_2" to="call_ln0" fromId="707" toId="215">
</dataflow>
<dataflow id="709" from="den2_0_3_load" to="call_ln0" fromId="211" toId="215">
</dataflow>
<dataflow id="710" from="den2_0_3_1_load" to="call_ln0" fromId="212" toId="215">
</dataflow>
<dataflow id="711" from="den2_0_3_2_load" to="call_ln0" fromId="213" toId="215">
</dataflow>
<dataflow id="712" from="den2_0_3_3_load" to="call_ln0" fromId="214" toId="215">
</dataflow>
<dataflow id="713" from="sum_load_1" to="call_ln0" fromId="210" toId="215">
</dataflow>
<dataflow id="714" from="out_r" to="call_ln0" fromId="299" toId="215">
</dataflow>
<dataflow id="715" from="tmp_4" to="conv_i" fromId="207" toId="216">
</dataflow>
<dataflow id="717" from="llvm.exp.f64" to="tmp" fromId="716" toId="217">
</dataflow>
<dataflow id="718" from="conv_i" to="tmp" fromId="216" toId="217">
</dataflow>
<dataflow id="719" from="llvm.exp.f64" to="tmp" fromId="716" toId="218">
</dataflow>
<dataflow id="720" from="conv_i" to="tmp" fromId="216" toId="218">
</dataflow>
<dataflow id="721" from="llvm.exp.f64" to="tmp" fromId="716" toId="219">
</dataflow>
<dataflow id="722" from="conv_i" to="tmp" fromId="216" toId="219">
</dataflow>
<dataflow id="723" from="llvm.exp.f64" to="tmp" fromId="716" toId="220">
</dataflow>
<dataflow id="724" from="conv_i" to="tmp" fromId="216" toId="220">
</dataflow>
<dataflow id="725" from="llvm.exp.f64" to="tmp" fromId="716" toId="221">
</dataflow>
<dataflow id="726" from="conv_i" to="tmp" fromId="216" toId="221">
</dataflow>
<dataflow id="727" from="llvm.exp.f64" to="tmp" fromId="716" toId="222">
</dataflow>
<dataflow id="728" from="conv_i" to="tmp" fromId="216" toId="222">
</dataflow>
<dataflow id="729" from="llvm.exp.f64" to="tmp" fromId="716" toId="223">
</dataflow>
<dataflow id="730" from="conv_i" to="tmp" fromId="216" toId="223">
</dataflow>
<dataflow id="731" from="llvm.exp.f64" to="tmp" fromId="716" toId="224">
</dataflow>
<dataflow id="732" from="conv_i" to="tmp" fromId="216" toId="224">
</dataflow>
<dataflow id="733" from="llvm.exp.f64" to="tmp" fromId="716" toId="225">
</dataflow>
<dataflow id="734" from="conv_i" to="tmp" fromId="216" toId="225">
</dataflow>
<dataflow id="735" from="llvm.exp.f64" to="tmp" fromId="716" toId="226">
</dataflow>
<dataflow id="736" from="conv_i" to="tmp" fromId="216" toId="226">
</dataflow>
<dataflow id="737" from="llvm.exp.f64" to="tmp" fromId="716" toId="227">
</dataflow>
<dataflow id="738" from="conv_i" to="tmp" fromId="216" toId="227">
</dataflow>
<dataflow id="739" from="sum" to="sum_load" fromId="156" toId="228">
</dataflow>
<dataflow id="740" from="sum_load" to="sum_1" fromId="228" toId="229">
</dataflow>
<dataflow id="741" from="tmp" to="sum_1" fromId="227" toId="229">
</dataflow>
<dataflow id="742" from="sum_load" to="sum_1" fromId="228" toId="230">
</dataflow>
<dataflow id="743" from="tmp" to="sum_1" fromId="227" toId="230">
</dataflow>
<dataflow id="744" from="sum_load" to="sum_1" fromId="228" toId="231">
</dataflow>
<dataflow id="745" from="tmp" to="sum_1" fromId="227" toId="231">
</dataflow>
<dataflow id="746" from="sum_load" to="sum_1" fromId="228" toId="232">
</dataflow>
<dataflow id="747" from="tmp" to="sum_1" fromId="227" toId="232">
</dataflow>
<dataflow id="748" from="_ssdm_op_SpecLoopName" to="specloopname_ln135" fromId="434" toId="233">
</dataflow>
<dataflow id="750" from="empty_13" to="specloopname_ln135" fromId="749" toId="233">
</dataflow>
<dataflow id="751" from="sum_load" to="sum_1" fromId="228" toId="234">
</dataflow>
<dataflow id="752" from="tmp" to="sum_1" fromId="227" toId="234">
</dataflow>
<dataflow id="753" from="sum_1" to="store_ln140" fromId="234" toId="235">
</dataflow>
<dataflow id="754" from="sum" to="store_ln140" fromId="156" toId="235">
</dataflow>
<dataflow id="755" from="master_Pipeline_VITIS_LOOP_143_2" to="call_ln0" fromId="707" toId="237">
</dataflow>
<dataflow id="756" from="den2_0_3_load" to="call_ln0" fromId="211" toId="237">
</dataflow>
<dataflow id="757" from="den2_0_3_1_load" to="call_ln0" fromId="212" toId="237">
</dataflow>
<dataflow id="758" from="den2_0_3_2_load" to="call_ln0" fromId="213" toId="237">
</dataflow>
<dataflow id="759" from="den2_0_3_3_load" to="call_ln0" fromId="214" toId="237">
</dataflow>
<dataflow id="760" from="sum_load_1" to="call_ln0" fromId="210" toId="237">
</dataflow>
<dataflow id="761" from="out_r" to="call_ln0" fromId="299" toId="237">
</dataflow>
<dataflow id="762" from="icmp_ln103" to="StgValue_9" fromId="72" toId="9">
</dataflow>
<dataflow id="763" from="icmp_ln106" to="StgValue_11" fromId="96" toId="11">
</dataflow>
<dataflow id="764" from="icmp_ln110" to="StgValue_12" fromId="109" toId="12">
</dataflow>
<dataflow id="765" from="icmp_ln124" to="StgValue_21" fromId="147" toId="21">
</dataflow>
<dataflow id="766" from="icmp_ln127" to="StgValue_22" fromId="165" toId="22">
</dataflow>
<dataflow id="767" from="trunc_ln126" to="StgValue_22" fromId="152" toId="22">
</dataflow>
<dataflow id="768" from="icmp_ln138" to="StgValue_30" fromId="198" toId="30">
</dataflow>
</dataflows>


</stg>
