0.7
2020.2
May 21 2025
22:59:56
/home/Sol/Digital-System-Design-II/execute/execute.sim/sim_1/synth/timing/xsim/aluTB_time_synth.v,1762191387,verilog,,,,aluN;glbl,,,../../../../../../../Xilinx/Vivado/2025.1/data/rsb/busdef,,,,,
/home/Sol/Digital-System-Design-II/execute/execute.srcs/sim_1/new/aluTB.vhd,1762191105,vhdl,,,,alutb,,,,,,,,
/home/Sol/Digital-System-Design-II/execute/execute.srcs/sim_1/new/executeTB.vhd,1762190767,vhdl,,,,executetb,,,,,,,,
/home/Sol/Digital-System-Design-II/execute/execute.srcs/sim_1/new/multiplierTB.vhd,1760632431,vhdl,,,,multipliertb,,,,,,,,
/home/Sol/Digital-System-Design-II/execute/execute.srcs/sources_1/new/fullAdder.vhd,1760114077,vhdl,/home/Sol/Digital-System-Design-II/execute/execute.srcs/sources_1/new/multiplier.vhd,,,fulladder,,,,,,,,
/home/Sol/Digital-System-Design-II/execute/execute.srcs/sources_1/new/globals.vhd,1760308803,vhdl,,,,globals,,,,,,,,
/home/Sol/Digital-System-Design-II/execute/execute.srcs/sources_1/new/multiplier.vhd,1760735845,vhdl,,,,multiplier,,,,,,,,
