{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574490170974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574490170978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 15:22:50 2019 " "Processing started: Sat Nov 23 15:22:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574490170978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574490170978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574490170978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1574490171870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1574490171870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-RTL " "Found design unit 1: top-RTL" {  } { { "src/vhdl/top.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185043 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/vhdl/top.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574490185043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-RTL " "Found design unit 1: clock_divider-RTL" {  } { { "src/vhdl/clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/clock_divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185050 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/vhdl/clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574490185050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/chatter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/chatter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chatter-RTL " "Found design unit 1: chatter-RTL" {  } { { "src/vhdl/chatter.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/chatter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185060 ""} { "Info" "ISGN_ENTITY_NAME" "1 chatter " "Found entity 1: chatter" {  } { { "src/vhdl/chatter.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/chatter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574490185060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/led_key1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/led_key1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_KEY1-RTL " "Found design unit 1: LED_KEY1-RTL" {  } { { "src/vhdl/LED_KEY1.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185068 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_KEY1 " "Found entity 1: LED_KEY1" {  } { { "src/vhdl/LED_KEY1.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574490185068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/led_key2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/led_key2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_KEY2-RTL " "Found design unit 1: LED_KEY2-RTL" {  } { { "src/vhdl/LED_KEY2.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185080 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_KEY2 " "Found entity 1: LED_KEY2" {  } { { "src/vhdl/LED_KEY2.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574490185080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/led_key3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/led_key3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_KEY3-RTL " "Found design unit 1: LED_KEY3-RTL" {  } { { "src/vhdl/LED_KEY3.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185088 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_KEY3 " "Found entity 1: LED_KEY3" {  } { { "src/vhdl/LED_KEY3.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574490185088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/led_key4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/led_key4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_KEY4-RTL " "Found design unit 1: LED_KEY4-RTL" {  } { { "src/vhdl/LED_KEY4.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185096 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_KEY4 " "Found entity 1: LED_KEY4" {  } { { "src/vhdl/LED_KEY4.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574490185096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574490185096 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "led2_cnt2 LED_KEY2.vhd(42) " "VHDL error at LED_KEY2.vhd(42): object \"led2_cnt2\" is used but not declared" {  } { { "src/vhdl/LED_KEY2.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/DefaultDesign/src/vhdl/LED_KEY2.vhd" 42 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1574490185096 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574490185229 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 23 15:23:05 2019 " "Processing ended: Sat Nov 23 15:23:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574490185229 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574490185229 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574490185229 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574490185229 ""}
