ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	__NVIC_SystemReset:
  25              	.LFB39:
  26              		.file 2 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.9
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     21. August 2019
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  10:Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 2


  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0plus.h **** 
  47:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  59:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_FP
  85:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 3


  90:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0plus.h **** 
 113:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0plus.h **** 
 124:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 4


 147:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
 161:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 170:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:Drivers/CMSIS/Include/core_cm0plus.h **** 
 200:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 5


 204:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 205:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm0plus.h **** 
 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 238:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 6


 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm0plus.h **** 
 287:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 295:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 7


 318:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1[31U];
 334:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Drivers/CMSIS/Include/core_cm0plus.h **** 
 344:Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:Drivers/CMSIS/Include/core_cm0plus.h **** 
 352:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 371:Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 8


 375:Drivers/CMSIS/Include/core_cm0plus.h **** 
 376:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0plus.h **** 
 398:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** 
 401:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 9


 432:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 10


 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 515:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** 
 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 11


 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 12


 603:Drivers/CMSIS/Include/core_cm0plus.h **** 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Drivers/CMSIS/Include/core_cm0plus.h **** 
 629:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 13


 660:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 661:Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 674:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 686:Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 713:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 14


 717:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:Drivers/CMSIS/Include/core_cm0plus.h **** {
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 744:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 747:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 748:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 749:Drivers/CMSIS/Include/core_cm0plus.h **** }
 750:Drivers/CMSIS/Include/core_cm0plus.h **** 
 751:Drivers/CMSIS/Include/core_cm0plus.h **** 
 752:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 756:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 757:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 758:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 759:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 760:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 761:Drivers/CMSIS/Include/core_cm0plus.h **** {
 762:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 764:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 766:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 768:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 769:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 770:Drivers/CMSIS/Include/core_cm0plus.h **** }
 771:Drivers/CMSIS/Include/core_cm0plus.h **** 
 772:Drivers/CMSIS/Include/core_cm0plus.h **** 
 773:Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 15


 774:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 775:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 776:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 777:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 778:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 779:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 780:Drivers/CMSIS/Include/core_cm0plus.h **** {
 781:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 782:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 784:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 785:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 786:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 787:Drivers/CMSIS/Include/core_cm0plus.h **** }
 788:Drivers/CMSIS/Include/core_cm0plus.h **** 
 789:Drivers/CMSIS/Include/core_cm0plus.h **** 
 790:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 791:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 792:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 794:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 795:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 796:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 797:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 798:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 799:Drivers/CMSIS/Include/core_cm0plus.h **** {
 800:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 802:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 803:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 804:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 805:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 806:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 807:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 808:Drivers/CMSIS/Include/core_cm0plus.h **** }
 809:Drivers/CMSIS/Include/core_cm0plus.h **** 
 810:Drivers/CMSIS/Include/core_cm0plus.h **** 
 811:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 812:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 813:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 814:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 815:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 816:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 817:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 818:Drivers/CMSIS/Include/core_cm0plus.h **** {
 819:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 820:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 821:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 822:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 823:Drivers/CMSIS/Include/core_cm0plus.h **** }
 824:Drivers/CMSIS/Include/core_cm0plus.h **** 
 825:Drivers/CMSIS/Include/core_cm0plus.h **** 
 826:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 827:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 828:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 829:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 830:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 16


 831:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 832:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 833:Drivers/CMSIS/Include/core_cm0plus.h **** {
 834:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 835:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 836:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 837:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 838:Drivers/CMSIS/Include/core_cm0plus.h **** }
 839:Drivers/CMSIS/Include/core_cm0plus.h **** 
 840:Drivers/CMSIS/Include/core_cm0plus.h **** 
 841:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 842:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 843:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 844:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 845:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 846:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 847:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 848:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 849:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 850:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 851:Drivers/CMSIS/Include/core_cm0plus.h **** {
 852:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 853:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 854:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 855:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 856:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 857:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 858:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 859:Drivers/CMSIS/Include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 860:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 861:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 862:Drivers/CMSIS/Include/core_cm0plus.h **** }
 863:Drivers/CMSIS/Include/core_cm0plus.h **** 
 864:Drivers/CMSIS/Include/core_cm0plus.h **** 
 865:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 866:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Priority
 867:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
 868:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 869:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 870:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn  Interrupt number.
 871:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             Interrupt Priority.
 872:Drivers/CMSIS/Include/core_cm0plus.h ****                       Value is aligned automatically to the implemented priority bits of the microc
 873:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 874:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 875:Drivers/CMSIS/Include/core_cm0plus.h **** {
 876:Drivers/CMSIS/Include/core_cm0plus.h **** 
 877:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 878:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 879:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 880:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 881:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 882:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 883:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 884:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 885:Drivers/CMSIS/Include/core_cm0plus.h **** }
 886:Drivers/CMSIS/Include/core_cm0plus.h **** 
 887:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 17


 888:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 889:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Encode Priority
 890:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Encodes the priority for an interrupt with the given priority group,
 891:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value, and subpriority value.
 892:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 893:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
 894:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 895:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
 896:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
 897:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
 898:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 899:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 900:Drivers/CMSIS/Include/core_cm0plus.h **** {
 901:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 902:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 903:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 904:Drivers/CMSIS/Include/core_cm0plus.h **** 
 905:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 906:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 907:Drivers/CMSIS/Include/core_cm0plus.h **** 
 908:Drivers/CMSIS/Include/core_cm0plus.h ****   return (
 909:Drivers/CMSIS/Include/core_cm0plus.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 910:Drivers/CMSIS/Include/core_cm0plus.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 911:Drivers/CMSIS/Include/core_cm0plus.h ****          );
 912:Drivers/CMSIS/Include/core_cm0plus.h **** }
 913:Drivers/CMSIS/Include/core_cm0plus.h **** 
 914:Drivers/CMSIS/Include/core_cm0plus.h **** 
 915:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 916:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Decode Priority
 917:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Decodes an interrupt priority value with a given priority group to
 918:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value and subpriority value.
 919:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 920:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 921:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
 922:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 923:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
 924:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
 925:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 926:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
 927:Drivers/CMSIS/Include/core_cm0plus.h **** {
 928:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 929:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 930:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 931:Drivers/CMSIS/Include/core_cm0plus.h **** 
 932:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 933:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 934:Drivers/CMSIS/Include/core_cm0plus.h **** 
 935:Drivers/CMSIS/Include/core_cm0plus.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 936:Drivers/CMSIS/Include/core_cm0plus.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 937:Drivers/CMSIS/Include/core_cm0plus.h **** }
 938:Drivers/CMSIS/Include/core_cm0plus.h **** 
 939:Drivers/CMSIS/Include/core_cm0plus.h **** 
 940:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 941:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Vector
 942:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
 943:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 944:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 18


 945:Drivers/CMSIS/Include/core_cm0plus.h ****            VTOR must been relocated to SRAM before.
 946:Drivers/CMSIS/Include/core_cm0plus.h ****            If VTOR is not present address 0 must be mapped to SRAM.
 947:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number
 948:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   vector    Address of interrupt handler function
 949:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 950:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
 951:Drivers/CMSIS/Include/core_cm0plus.h **** {
 952:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 953:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 954:Drivers/CMSIS/Include/core_cm0plus.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
 955:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 956:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 957:Drivers/CMSIS/Include/core_cm0plus.h ****   *(vectors + (int32_t)IRQn) = vector;                              /* use pointer arithmetic to ac
 958:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 959:Drivers/CMSIS/Include/core_cm0plus.h ****   /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */
 960:Drivers/CMSIS/Include/core_cm0plus.h **** }
 961:Drivers/CMSIS/Include/core_cm0plus.h **** 
 962:Drivers/CMSIS/Include/core_cm0plus.h **** 
 963:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 964:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Vector
 965:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads an interrupt vector from interrupt vector table.
 966:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 967:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 968:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number.
 969:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                 Address of interrupt handler function
 970:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 971:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
 972:Drivers/CMSIS/Include/core_cm0plus.h **** {
 973:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 974:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 975:Drivers/CMSIS/Include/core_cm0plus.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
 976:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 977:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 978:Drivers/CMSIS/Include/core_cm0plus.h ****   return *(vectors + (int32_t)IRQn);                                /* use pointer arithmetic to ac
 979:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 980:Drivers/CMSIS/Include/core_cm0plus.h **** }
 981:Drivers/CMSIS/Include/core_cm0plus.h **** 
 982:Drivers/CMSIS/Include/core_cm0plus.h **** 
 983:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 984:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   System Reset
 985:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Initiates a system reset request to reset the MCU.
 986:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 987:Drivers/CMSIS/Include/core_cm0plus.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 988:Drivers/CMSIS/Include/core_cm0plus.h **** {
  27              		.loc 2 988 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 989:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure all outstanding memor
  33              		.loc 2 989 3 view .LVU1
  34              	.LBB8:
  35              	.LBI8:
  36              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 19


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 20


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 21


 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 22


 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 23


 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  37              		.loc 3 269 27 view .LVU2
  38              	.LBB9:
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  39              		.loc 3 271 3 view .LVU3
  40              		.syntax divided
  41              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 BFF34F8F 		dsb 0xF
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.LBE9:
  47              	.LBE8:
 990:Drivers/CMSIS/Include/core_cm0plus.h ****                                                                        buffered write are completed
 991:Drivers/CMSIS/Include/core_cm0plus.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  48              		.loc 2 991 3 view .LVU4
  49              		.loc 2 991 15 is_stmt 0 view .LVU5
  50 0004 034B     		ldr	r3, .L3
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 24


  51 0006 044A     		ldr	r2, .L3+4
  52 0008 DA60     		str	r2, [r3, #12]
 992:Drivers/CMSIS/Include/core_cm0plus.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
 993:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure completion of memory 
  53              		.loc 2 993 3 is_stmt 1 view .LVU6
  54              	.LBB10:
  55              	.LBI10:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  56              		.loc 3 269 27 view .LVU7
  57              	.LBB11:
  58              		.loc 3 271 3 view .LVU8
  59              		.syntax divided
  60              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  61 000a BFF34F8F 		dsb 0xF
  62              	@ 0 "" 2
  63              		.thumb
  64              		.syntax unified
  65              	.L2:
  66              	.LBE11:
  67              	.LBE10:
 994:Drivers/CMSIS/Include/core_cm0plus.h **** 
 995:Drivers/CMSIS/Include/core_cm0plus.h ****   for(;;)                                                           /* wait until reset */
  68              		.loc 2 995 3 view .LVU9
 996:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 997:Drivers/CMSIS/Include/core_cm0plus.h ****     __NOP();
  69              		.loc 2 997 5 discriminator 1 view .LVU10
  70              		.syntax divided
  71              	@ 997 "Drivers/CMSIS/Include/core_cm0plus.h" 1
  72 000e C046     		nop
  73              	@ 0 "" 2
 995:Drivers/CMSIS/Include/core_cm0plus.h ****   {
  74              		.loc 2 995 3 view .LVU11
  75              		.thumb
  76              		.syntax unified
  77 0010 FDE7     		b	.L2
  78              	.L4:
  79 0012 C046     		.align	2
  80              	.L3:
  81 0014 00ED00E0 		.word	-536810240
  82 0018 0400FA05 		.word	100270084
  83              		.cfi_endproc
  84              	.LFE39:
  86              		.section	.text.MX_DMA_Init,"ax",%progbits
  87              		.align	1
  88              		.syntax unified
  89              		.code	16
  90              		.thumb_func
  92              	MX_DMA_Init:
  93              	.LFB351:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c **** 
   4:Core/Src/main.c **** ---
   5:Core/Src/main.c **** 
   6:Core/Src/main.c **** * @file           : main.c
   7:Core/Src/main.c **** * @brief          : Main program body
   8:Core/Src/main.c **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 25


   9:Core/Src/main.c **** ---
  10:Core/Src/main.c **** 
  11:Core/Src/main.c **** * @attention
  12:Core/Src/main.c **** *
  13:Core/Src/main.c **** * Copyright (c) 2025 STMicroelectronics.
  14:Core/Src/main.c **** * All rights reserved.
  15:Core/Src/main.c **** *
  16:Core/Src/main.c **** * This software is licensed under terms that can be found in the LICENSE file
  17:Core/Src/main.c **** * in the root directory of this software component.
  18:Core/Src/main.c **** * If no LICENSE file comes with this software, it is provided AS-IS.
  19:Core/Src/main.c **** *
  20:Core/Src/main.c **** 
  21:Core/Src/main.c **** ---
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** */
  24:Core/Src/main.c **** /* USER CODE END Header */
  25:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  26:Core/Src/main.c **** #include "main.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** #include <stdio.h>
  31:Core/Src/main.c **** #include <string.h>
  32:Core/Src/main.c **** #include <stdlib.h>
  33:Core/Src/main.c **** /* USER CODE END Includes */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.c **** typedef enum { RAW, MOVING_AVERAGE, RANDOM_NOISE } FilterMode;
  37:Core/Src/main.c **** typedef enum {
  38:Core/Src/main.c **** STATE_INIT,
  39:Core/Src/main.c **** STATE_WAIT_REQUEST,
  40:Core/Src/main.c **** STATE_LISTENING,
  41:Core/Src/main.c **** STATE_PAUSE,
  42:Core/Src/main.c **** STATE_WARNING,
  43:Core/Src/main.c **** STATE_ERROR
  44:Core/Src/main.c **** } SystemState;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  47:Core/Src/main.c **** #define USER_BUTTON_Pin       GPIO_PIN_13
  48:Core/Src/main.c **** #define USER_BUTTON_GPIO_Port GPIOC
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** #define LED_GREEN_Pin         GPIO_PIN_5
  51:Core/Src/main.c **** #define LED_GREEN_GPIO_Port   GPIOA
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** #define MA_SIZE 150
  54:Core/Src/main.c **** #define POT_THRESHOLD 2000
  55:Core/Src/main.c **** #define POT_THRESHOLDERROR 3000
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  58:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  59:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  60:Core/Src/main.c **** UART_HandleTypeDef huart2;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** uint32_t adcBuffer[MA_SIZE] = {0};
  63:Core/Src/main.c **** uint16_t bufferIndex = 0;
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** volatile uint8_t buttonPressed = 0;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 26


  66:Core/Src/main.c **** FilterMode currentMode = RAW;
  67:Core/Src/main.c **** SystemState currentState = STATE_INIT;
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  70:Core/Src/main.c **** void SystemClock_Config(void);
  71:Core/Src/main.c **** static void MX_GPIO_Init(void);
  72:Core/Src/main.c **** static void MX_DMA_Init(void);
  73:Core/Src/main.c **** static void MX_ADC1_Init(void);
  74:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE BEGIN PV */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* Compute Moving Average */
  79:Core/Src/main.c **** uint32_t computeMovingAverage(uint32_t newSample) {
  80:Core/Src/main.c **** static uint64_t sum = 0;
  81:Core/Src/main.c **** sum -= adcBuffer[bufferIndex];
  82:Core/Src/main.c **** adcBuffer[bufferIndex] = newSample;
  83:Core/Src/main.c **** sum += newSample;
  84:Core/Src/main.c **** bufferIndex = (bufferIndex + 1) % MA_SIZE;
  85:Core/Src/main.c **** return (uint32_t)(sum / MA_SIZE);
  86:Core/Src/main.c **** }
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /* Add Random Noise */
  89:Core/Src/main.c **** uint32_t addRandomNoise(uint32_t value) {
  90:Core/Src/main.c **** int32_t noise = (rand() % 40) + 250;
  91:Core/Src/main.c **** int32_t result = value + noise;
  92:Core/Src/main.c **** if (result < 0) result = 0;
  93:Core/Src/main.c **** if (result > 4095) result = 4095;
  94:Core/Src/main.c **** return (uint32_t)result;
  95:Core/Src/main.c **** }
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /* USER CODE END PV */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** /**
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** * @brief  The application entry point.
 102:Core/Src/main.c **** * @retval int
 103:Core/Src/main.c ****   */
 104:Core/Src/main.c ****   int main(void)
 105:Core/Src/main.c ****   {
 106:Core/Src/main.c ****   HAL_Init();
 107:Core/Src/main.c ****   SystemClock_Config();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   MX_GPIO_Init();
 110:Core/Src/main.c ****   MX_DMA_Init();
 111:Core/Src/main.c ****   MX_ADC1_Init();
 112:Core/Src/main.c ****   MX_USART2_UART_Init();
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   uint8_t rx;
 115:Core/Src/main.c ****   uint8_t buttonPrevState = GPIO_PIN_SET;
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   while (1)
 118:Core/Src/main.c ****   {
 119:Core/Src/main.c ****   /* UART receive -> change filter mode */
 120:Core/Src/main.c ****   if (HAL_UART_Receive(&huart2, &rx, 1, 10) == HAL_OK)
 121:Core/Src/main.c ****   {
 122:Core/Src/main.c ****   if (rx == 'R') currentMode = RAW;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 27


 123:Core/Src/main.c ****   else if (rx == 'M') currentMode = MOVING_AVERAGE;
 124:Core/Src/main.c ****   else if (rx == 'N') currentMode = RANDOM_NOISE;
 125:Core/Src/main.c ****   }
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* Button polling */
 128:Core/Src/main.c ****   uint8_t buttonState = HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin);
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   if (buttonPrevState == GPIO_PIN_SET && buttonState == GPIO_PIN_RESET)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****       if(currentState == STATE_WAIT_REQUEST)
 133:Core/Src/main.c ****           currentState = STATE_LISTENING;
 134:Core/Src/main.c ****       else if(currentState == STATE_LISTENING)
 135:Core/Src/main.c ****           currentState = STATE_PAUSE;
 136:Core/Src/main.c ****       else if(currentState == STATE_PAUSE)
 137:Core/Src/main.c ****           currentState = STATE_LISTENING;
 138:Core/Src/main.c ****       else if(currentState == STATE_WARNING)
 139:Core/Src/main.c ****           currentState = STATE_WAIT_REQUEST;
 140:Core/Src/main.c ****       else if(currentState == STATE_ERROR)
 141:Core/Src/main.c ****           NVIC_SystemReset();
 142:Core/Src/main.c ****   }
 143:Core/Src/main.c ****   buttonPrevState = buttonState;
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   switch(currentState)
 146:Core/Src/main.c ****   {
 147:Core/Src/main.c ****       case STATE_INIT:
 148:Core/Src/main.c ****           currentState = STATE_WAIT_REQUEST;
 149:Core/Src/main.c ****           break;
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****       case STATE_WAIT_REQUEST:
 152:Core/Src/main.c ****           HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 153:Core/Src/main.c ****           HAL_Delay(100);
 154:Core/Src/main.c ****           break;
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****       case STATE_LISTENING:
 157:Core/Src/main.c ****       {
 158:Core/Src/main.c ****           HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****           /* Read ADC */
 161:Core/Src/main.c ****           HAL_ADC_Start(&hadc1);
 162:Core/Src/main.c ****           HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 163:Core/Src/main.c ****           uint32_t rawValue = HAL_ADC_GetValue(&hadc1);
 164:Core/Src/main.c ****           HAL_ADC_Stop(&hadc1);
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****           uint32_t maValue    = computeMovingAverage(rawValue);
 167:Core/Src/main.c ****           uint32_t noiseValue = addRandomNoise(rawValue);
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****           uint32_t raw_mv   = (rawValue   * 3300) / 4095;
 170:Core/Src/main.c ****           uint32_t ma_mv    = (maValue    * 3300) / 4095;
 171:Core/Src/main.c ****           uint32_t noise_mv = (noiseValue * 3300) / 4095;
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****           char msg[80];
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****           /* Send ONLY selected mode */
 176:Core/Src/main.c ****           switch(currentMode)
 177:Core/Src/main.c ****           {
 178:Core/Src/main.c ****               case RAW:
 179:Core/Src/main.c ****                   sprintf(msg, "RAW | %lu mV\r\n", raw_mv);
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 28


 180:Core/Src/main.c ****                   break;
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****               case MOVING_AVERAGE:
 183:Core/Src/main.c ****                   sprintf(msg, "MA | %lu mV\r\n", ma_mv);
 184:Core/Src/main.c ****                   break;
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****               case RANDOM_NOISE:
 187:Core/Src/main.c ****                   sprintf(msg, "NOISE | %lu mV\r\n", noise_mv);
 188:Core/Src/main.c ****                   break;
 189:Core/Src/main.c ****           }
 190:Core/Src/main.c ****           HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****           /* Threshold logic */
 193:Core/Src/main.c ****           static uint32_t highStart = 0;
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****           if(rawValue > POT_THRESHOLDERROR)
 196:Core/Src/main.c ****           {
 197:Core/Src/main.c ****               currentState = STATE_ERROR;
 198:Core/Src/main.c ****           }
 199:Core/Src/main.c ****           else if(rawValue > POT_THRESHOLD)
 200:Core/Src/main.c ****           {
 201:Core/Src/main.c ****               if(highStart == 0) highStart = HAL_GetTick();
 202:Core/Src/main.c ****               else if (HAL_GetTick() - highStart >= 5000)
 203:Core/Src/main.c ****               {
 204:Core/Src/main.c ****                   highStart = 0;
 205:Core/Src/main.c ****                   currentState = STATE_WARNING;
 206:Core/Src/main.c ****               }
 207:Core/Src/main.c ****           }
 208:Core/Src/main.c ****           else highStart = 0;
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****           HAL_Delay(100);
 211:Core/Src/main.c ****       }
 212:Core/Src/main.c ****       break;
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****       case STATE_PAUSE:
 215:Core/Src/main.c ****           HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 216:Core/Src/main.c ****           HAL_Delay(500);
 217:Core/Src/main.c ****           break;
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****       case STATE_WARNING:
 220:Core/Src/main.c ****           HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 221:Core/Src/main.c ****           HAL_UART_Transmit(&huart2, (uint8_t*)"WARNING\r\n", 9, HAL_MAX_DELAY);
 222:Core/Src/main.c ****           HAL_Delay(200);
 223:Core/Src/main.c ****           break;
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****       case STATE_ERROR:
 226:Core/Src/main.c ****           HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 227:Core/Src/main.c ****           HAL_UART_Transmit(&huart2, (uint8_t*)"ERROR\r\n", 7, HAL_MAX_DELAY);
 228:Core/Src/main.c ****           HAL_Delay(200);
 229:Core/Src/main.c ****           break;
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c ****   }
 232:Core/Src/main.c ****   }
 233:Core/Src/main.c **** 
 234:Core/Src/main.c **** /**
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** * @brief System Clock Configuration
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 29


 237:Core/Src/main.c ****   */
 238:Core/Src/main.c ****   void SystemClock_Config(void)
 239:Core/Src/main.c ****   {
 240:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 241:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 246:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 247:Core/Src/main.c ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|
 250:Core/Src/main.c ****   RCC_CLOCKTYPE_SYSCLK|
 251:Core/Src/main.c ****   RCC_CLOCKTYPE_PCLK1;
 252:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 253:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 254:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 255:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 258:Core/Src/main.c ****   }
 259:Core/Src/main.c **** 
 260:Core/Src/main.c **** /**
 261:Core/Src/main.c **** 
 262:Core/Src/main.c **** * @brief ADC1 Initialization Function
 263:Core/Src/main.c ****   */
 264:Core/Src/main.c ****   static void MX_ADC1_Init(void)
 265:Core/Src/main.c ****   {
 266:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   hadc1.Instance = ADC1;
 269:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 270:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 271:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 272:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 273:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 274:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 275:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 276:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 277:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 278:Core/Src/main.c ****   HAL_ADC_Init(&hadc1);
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 281:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 282:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 283:Core/Src/main.c ****   }
 284:Core/Src/main.c **** 
 285:Core/Src/main.c **** /**
 286:Core/Src/main.c **** 
 287:Core/Src/main.c **** * @brief USART2 Initialization
 288:Core/Src/main.c ****   */
 289:Core/Src/main.c ****   static void MX_USART2_UART_Init(void)
 290:Core/Src/main.c ****   {
 291:Core/Src/main.c ****   huart2.Instance = USART2;
 292:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 293:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 30


 294:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 295:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 296:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 297:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 298:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 299:Core/Src/main.c ****   HAL_UART_Init(&huart2);
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** /**
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** * Enable DMA controller clock
 305:Core/Src/main.c ****   */
 306:Core/Src/main.c ****   static void MX_DMA_Init(void)
 307:Core/Src/main.c ****   {
  94              		.loc 1 307 3 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		@ link register save eliminated.
  99 0000 82B0     		sub	sp, sp, #8
 100              		.cfi_def_cfa_offset 8
 308:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 101              		.loc 1 308 3 view .LVU13
 102              	.LBB12:
 103              		.loc 1 308 3 view .LVU14
 104              		.loc 1 308 3 view .LVU15
 105 0002 054A     		ldr	r2, .L6
 106 0004 916B     		ldr	r1, [r2, #56]
 107 0006 0123     		movs	r3, #1
 108 0008 1943     		orrs	r1, r3
 109 000a 9163     		str	r1, [r2, #56]
 110              		.loc 1 308 3 view .LVU16
 111 000c 926B     		ldr	r2, [r2, #56]
 112 000e 1340     		ands	r3, r2
 113 0010 0193     		str	r3, [sp, #4]
 114              		.loc 1 308 3 view .LVU17
 115 0012 019B     		ldr	r3, [sp, #4]
 116              	.LBE12:
 117              		.loc 1 308 3 view .LVU18
 309:Core/Src/main.c ****   }
 118              		.loc 1 309 3 is_stmt 0 view .LVU19
 119 0014 02B0     		add	sp, sp, #8
 120              		@ sp needed
 121 0016 7047     		bx	lr
 122              	.L7:
 123              		.align	2
 124              	.L6:
 125 0018 00100240 		.word	1073876992
 126              		.cfi_endproc
 127              	.LFE351:
 129              		.section	.text.MX_GPIO_Init,"ax",%progbits
 130              		.align	1
 131              		.syntax unified
 132              		.code	16
 133              		.thumb_func
 135              	MX_GPIO_Init:
 136              	.LFB352:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 31


 310:Core/Src/main.c **** 
 311:Core/Src/main.c **** /**
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** * @brief GPIO Initialization
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c ****   static void MX_GPIO_Init(void)
 316:Core/Src/main.c ****   {
 137              		.loc 1 316 3 is_stmt 1 view -0
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 32
 140              		@ frame_needed = 0, uses_anonymous_args = 0
 141 0000 30B5     		push	{r4, r5, lr}
 142              		.cfi_def_cfa_offset 12
 143              		.cfi_offset 4, -12
 144              		.cfi_offset 5, -8
 145              		.cfi_offset 14, -4
 146 0002 89B0     		sub	sp, sp, #36
 147              		.cfi_def_cfa_offset 48
 317:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 148              		.loc 1 317 3 view .LVU21
 149              		.loc 1 317 20 is_stmt 0 view .LVU22
 150 0004 03AC     		add	r4, sp, #12
 151 0006 1422     		movs	r2, #20
 152 0008 0021     		movs	r1, #0
 153 000a 2000     		movs	r0, r4
 154 000c FFF7FEFF 		bl	memset
 155              	.LVL0:
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 156              		.loc 1 319 3 is_stmt 1 view .LVU23
 157              	.LBB13:
 158              		.loc 1 319 3 view .LVU24
 159              		.loc 1 319 3 view .LVU25
 160 0010 1A4B     		ldr	r3, .L9
 161 0012 596B     		ldr	r1, [r3, #52]
 162 0014 0422     		movs	r2, #4
 163 0016 1143     		orrs	r1, r2
 164 0018 5963     		str	r1, [r3, #52]
 165              		.loc 1 319 3 view .LVU26
 166 001a 596B     		ldr	r1, [r3, #52]
 167 001c 0A40     		ands	r2, r1
 168 001e 0092     		str	r2, [sp]
 169              		.loc 1 319 3 view .LVU27
 170 0020 009A     		ldr	r2, [sp]
 171              	.LBE13:
 172              		.loc 1 319 3 view .LVU28
 320:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 173              		.loc 1 320 3 view .LVU29
 174              	.LBB14:
 175              		.loc 1 320 3 view .LVU30
 176              		.loc 1 320 3 view .LVU31
 177 0022 5A6B     		ldr	r2, [r3, #52]
 178 0024 0125     		movs	r5, #1
 179 0026 2A43     		orrs	r2, r5
 180 0028 5A63     		str	r2, [r3, #52]
 181              		.loc 1 320 3 view .LVU32
 182 002a 5A6B     		ldr	r2, [r3, #52]
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 32


 183 002c 2A40     		ands	r2, r5
 184 002e 0192     		str	r2, [sp, #4]
 185              		.loc 1 320 3 view .LVU33
 186 0030 019A     		ldr	r2, [sp, #4]
 187              	.LBE14:
 188              		.loc 1 320 3 view .LVU34
 321:Core/Src/main.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 189              		.loc 1 321 3 view .LVU35
 190              	.LBB15:
 191              		.loc 1 321 3 view .LVU36
 192              		.loc 1 321 3 view .LVU37
 193 0032 1A6C     		ldr	r2, [r3, #64]
 194 0034 2A43     		orrs	r2, r5
 195 0036 1A64     		str	r2, [r3, #64]
 196              		.loc 1 321 3 view .LVU38
 197 0038 1B6C     		ldr	r3, [r3, #64]
 198 003a 2B40     		ands	r3, r5
 199 003c 0293     		str	r3, [sp, #8]
 200              		.loc 1 321 3 view .LVU39
 201 003e 029B     		ldr	r3, [sp, #8]
 202              	.LBE15:
 203              		.loc 1 321 3 view .LVU40
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER BUTTON */
 324:Core/Src/main.c ****   GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 204              		.loc 1 324 3 view .LVU41
 205              		.loc 1 324 23 is_stmt 0 view .LVU42
 206 0040 8023     		movs	r3, #128
 207 0042 9B01     		lsls	r3, r3, #6
 208 0044 0393     		str	r3, [sp, #12]
 325:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 209              		.loc 1 325 3 is_stmt 1 view .LVU43
 210              		.loc 1 325 24 is_stmt 0 view .LVU44
 211 0046 0E4B     		ldr	r3, .L9+4
 212 0048 0493     		str	r3, [sp, #16]
 326:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 213              		.loc 1 326 3 is_stmt 1 view .LVU45
 327:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 214              		.loc 1 327 3 view .LVU46
 215 004a 2100     		movs	r1, r4
 216 004c 0D48     		ldr	r0, .L9+8
 217 004e FFF7FEFF 		bl	HAL_GPIO_Init
 218              	.LVL1:
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* LED */
 330:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_GREEN_Pin;
 219              		.loc 1 330 3 view .LVU47
 220              		.loc 1 330 23 is_stmt 0 view .LVU48
 221 0052 2023     		movs	r3, #32
 222 0054 0393     		str	r3, [sp, #12]
 331:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 223              		.loc 1 331 3 is_stmt 1 view .LVU49
 224              		.loc 1 331 24 is_stmt 0 view .LVU50
 225 0056 0495     		str	r5, [sp, #16]
 332:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 226              		.loc 1 332 3 is_stmt 1 view .LVU51
 227              		.loc 1 332 24 is_stmt 0 view .LVU52
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 33


 228 0058 0023     		movs	r3, #0
 229 005a 0593     		str	r3, [sp, #20]
 333:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 230              		.loc 1 333 3 is_stmt 1 view .LVU53
 231              		.loc 1 333 25 is_stmt 0 view .LVU54
 232 005c 0693     		str	r3, [sp, #24]
 334:Core/Src/main.c ****   HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 233              		.loc 1 334 3 is_stmt 1 view .LVU55
 234 005e A020     		movs	r0, #160
 235 0060 2100     		movs	r1, r4
 236 0062 C005     		lsls	r0, r0, #23
 237 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 238              	.LVL2:
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* EXTI IRQ */
 337:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_1_IRQn, 1, 0);
 239              		.loc 1 337 3 view .LVU56
 240 0068 0022     		movs	r2, #0
 241 006a 0121     		movs	r1, #1
 242 006c 0520     		movs	r0, #5
 243 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 244              	.LVL3:
 338:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 245              		.loc 1 338 3 view .LVU57
 246 0072 0520     		movs	r0, #5
 247 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 248              	.LVL4:
 339:Core/Src/main.c ****   }
 249              		.loc 1 339 3 is_stmt 0 view .LVU58
 250 0078 09B0     		add	sp, sp, #36
 251              		@ sp needed
 252 007a 30BD     		pop	{r4, r5, pc}
 253              	.L10:
 254              		.align	2
 255              	.L9:
 256 007c 00100240 		.word	1073876992
 257 0080 00001110 		.word	269549568
 258 0084 00080050 		.word	1342179328
 259              		.cfi_endproc
 260              	.LFE352:
 262              		.section	.text.MX_ADC1_Init,"ax",%progbits
 263              		.align	1
 264              		.syntax unified
 265              		.code	16
 266              		.thumb_func
 268              	MX_ADC1_Init:
 269              	.LFB349:
 265:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 270              		.loc 1 265 3 is_stmt 1 view -0
 271              		.cfi_startproc
 272              		@ args = 0, pretend = 0, frame = 16
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274 0000 70B5     		push	{r4, r5, r6, lr}
 275              		.cfi_def_cfa_offset 16
 276              		.cfi_offset 4, -16
 277              		.cfi_offset 5, -12
 278              		.cfi_offset 6, -8
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 34


 279              		.cfi_offset 14, -4
 280 0002 84B0     		sub	sp, sp, #16
 281              		.cfi_def_cfa_offset 32
 266:Core/Src/main.c **** 
 282              		.loc 1 266 3 view .LVU60
 266:Core/Src/main.c **** 
 283              		.loc 1 266 26 is_stmt 0 view .LVU61
 284 0004 01AD     		add	r5, sp, #4
 285 0006 0C22     		movs	r2, #12
 286 0008 0021     		movs	r1, #0
 287 000a 2800     		movs	r0, r5
 288 000c FFF7FEFF 		bl	memset
 289              	.LVL5:
 268:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 290              		.loc 1 268 3 is_stmt 1 view .LVU62
 268:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 291              		.loc 1 268 18 is_stmt 0 view .LVU63
 292 0010 0F4C     		ldr	r4, .L12
 293 0012 104B     		ldr	r3, .L12+4
 294 0014 2360     		str	r3, [r4]
 269:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 295              		.loc 1 269 3 is_stmt 1 view .LVU64
 269:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 296              		.loc 1 269 29 is_stmt 0 view .LVU65
 297 0016 8023     		movs	r3, #128
 298 0018 DB05     		lsls	r3, r3, #23
 299 001a 6360     		str	r3, [r4, #4]
 270:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 300              		.loc 1 270 3 is_stmt 1 view .LVU66
 270:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 301              		.loc 1 270 25 is_stmt 0 view .LVU67
 302 001c 0023     		movs	r3, #0
 303 001e A360     		str	r3, [r4, #8]
 271:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 304              		.loc 1 271 3 is_stmt 1 view .LVU68
 271:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 305              		.loc 1 271 24 is_stmt 0 view .LVU69
 306 0020 E360     		str	r3, [r4, #12]
 272:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 307              		.loc 1 272 3 is_stmt 1 view .LVU70
 272:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 308              		.loc 1 272 27 is_stmt 0 view .LVU71
 309 0022 8022     		movs	r2, #128
 310 0024 1206     		lsls	r2, r2, #24
 311 0026 2261     		str	r2, [r4, #16]
 273:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 312              		.loc 1 273 3 is_stmt 1 view .LVU72
 273:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 313              		.loc 1 273 27 is_stmt 0 view .LVU73
 314 0028 0422     		movs	r2, #4
 315 002a 6261     		str	r2, [r4, #20]
 274:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 316              		.loc 1 274 3 is_stmt 1 view .LVU74
 274:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 317              		.loc 1 274 33 is_stmt 0 view .LVU75
 318 002c A376     		strb	r3, [r4, #26]
 275:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 35


 319              		.loc 1 275 3 is_stmt 1 view .LVU76
 275:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 320              		.loc 1 275 30 is_stmt 0 view .LVU77
 321 002e 0126     		movs	r6, #1
 322 0030 E661     		str	r6, [r4, #28]
 276:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 323              		.loc 1 276 3 is_stmt 1 view .LVU78
 276:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 324              		.loc 1 276 31 is_stmt 0 view .LVU79
 325 0032 6362     		str	r3, [r4, #36]
 277:Core/Src/main.c ****   HAL_ADC_Init(&hadc1);
 326              		.loc 1 277 3 is_stmt 1 view .LVU80
 277:Core/Src/main.c ****   HAL_ADC_Init(&hadc1);
 327              		.loc 1 277 22 is_stmt 0 view .LVU81
 328 0034 2363     		str	r3, [r4, #48]
 278:Core/Src/main.c **** 
 329              		.loc 1 278 3 is_stmt 1 view .LVU82
 330 0036 2000     		movs	r0, r4
 331 0038 FFF7FEFF 		bl	HAL_ADC_Init
 332              	.LVL6:
 280:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 333              		.loc 1 280 3 view .LVU83
 280:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 334              		.loc 1 280 19 is_stmt 0 view .LVU84
 335 003c 064B     		ldr	r3, .L12+8
 336 003e 0193     		str	r3, [sp, #4]
 281:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 337              		.loc 1 281 3 is_stmt 1 view .LVU85
 281:Core/Src/main.c ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 338              		.loc 1 281 16 is_stmt 0 view .LVU86
 339 0040 0296     		str	r6, [sp, #8]
 282:Core/Src/main.c ****   }
 340              		.loc 1 282 3 is_stmt 1 view .LVU87
 341 0042 2900     		movs	r1, r5
 342 0044 2000     		movs	r0, r4
 343 0046 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 344              	.LVL7:
 283:Core/Src/main.c **** 
 345              		.loc 1 283 3 is_stmt 0 view .LVU88
 346 004a 04B0     		add	sp, sp, #16
 347              		@ sp needed
 348 004c 70BD     		pop	{r4, r5, r6, pc}
 349              	.L13:
 350 004e C046     		.align	2
 351              	.L12:
 352 0050 00000000 		.word	hadc1
 353 0054 00240140 		.word	1073816576
 354 0058 10000010 		.word	268435472
 355              		.cfi_endproc
 356              	.LFE349:
 358              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 359              		.align	1
 360              		.syntax unified
 361              		.code	16
 362              		.thumb_func
 364              	MX_USART2_UART_Init:
 365              	.LFB350:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 36


 290:Core/Src/main.c ****   huart2.Instance = USART2;
 366              		.loc 1 290 3 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370 0000 10B5     		push	{r4, lr}
 371              		.cfi_def_cfa_offset 8
 372              		.cfi_offset 4, -8
 373              		.cfi_offset 14, -4
 291:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 374              		.loc 1 291 3 view .LVU90
 291:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 375              		.loc 1 291 19 is_stmt 0 view .LVU91
 376 0002 0848     		ldr	r0, .L15
 377 0004 084B     		ldr	r3, .L15+4
 378 0006 0360     		str	r3, [r0]
 292:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 379              		.loc 1 292 3 is_stmt 1 view .LVU92
 292:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 380              		.loc 1 292 24 is_stmt 0 view .LVU93
 381 0008 E123     		movs	r3, #225
 382 000a 5B02     		lsls	r3, r3, #9
 383 000c 4360     		str	r3, [r0, #4]
 293:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 384              		.loc 1 293 3 is_stmt 1 view .LVU94
 293:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 385              		.loc 1 293 26 is_stmt 0 view .LVU95
 386 000e 0023     		movs	r3, #0
 387 0010 8360     		str	r3, [r0, #8]
 294:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 388              		.loc 1 294 3 is_stmt 1 view .LVU96
 294:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 389              		.loc 1 294 24 is_stmt 0 view .LVU97
 390 0012 C360     		str	r3, [r0, #12]
 295:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 391              		.loc 1 295 3 is_stmt 1 view .LVU98
 295:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 392              		.loc 1 295 22 is_stmt 0 view .LVU99
 393 0014 0361     		str	r3, [r0, #16]
 296:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 394              		.loc 1 296 3 is_stmt 1 view .LVU100
 296:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 395              		.loc 1 296 20 is_stmt 0 view .LVU101
 396 0016 0C22     		movs	r2, #12
 397 0018 4261     		str	r2, [r0, #20]
 297:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 398              		.loc 1 297 3 is_stmt 1 view .LVU102
 297:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 399              		.loc 1 297 25 is_stmt 0 view .LVU103
 400 001a 8361     		str	r3, [r0, #24]
 298:Core/Src/main.c ****   HAL_UART_Init(&huart2);
 401              		.loc 1 298 3 is_stmt 1 view .LVU104
 298:Core/Src/main.c ****   HAL_UART_Init(&huart2);
 402              		.loc 1 298 28 is_stmt 0 view .LVU105
 403 001c C361     		str	r3, [r0, #28]
 299:Core/Src/main.c ****   }
 404              		.loc 1 299 3 is_stmt 1 view .LVU106
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 37


 405 001e FFF7FEFF 		bl	HAL_UART_Init
 406              	.LVL8:
 300:Core/Src/main.c **** 
 407              		.loc 1 300 3 is_stmt 0 view .LVU107
 408              		@ sp needed
 409 0022 10BD     		pop	{r4, pc}
 410              	.L16:
 411              		.align	2
 412              	.L15:
 413 0024 00000000 		.word	huart2
 414 0028 00440040 		.word	1073759232
 415              		.cfi_endproc
 416              	.LFE350:
 418              		.section	.text.computeMovingAverage,"ax",%progbits
 419              		.align	1
 420              		.global	computeMovingAverage
 421              		.syntax unified
 422              		.code	16
 423              		.thumb_func
 425              	computeMovingAverage:
 426              	.LVL9:
 427              	.LFB345:
  79:Core/Src/main.c **** static uint64_t sum = 0;
 428              		.loc 1 79 51 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 8
 431              		@ frame_needed = 0, uses_anonymous_args = 0
  79:Core/Src/main.c **** static uint64_t sum = 0;
 432              		.loc 1 79 51 is_stmt 0 view .LVU109
 433 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 434              		.cfi_def_cfa_offset 20
 435              		.cfi_offset 4, -20
 436              		.cfi_offset 5, -16
 437              		.cfi_offset 6, -12
 438              		.cfi_offset 7, -8
 439              		.cfi_offset 14, -4
 440 0002 C646     		mov	lr, r8
 441 0004 00B5     		push	{lr}
 442              		.cfi_def_cfa_offset 24
 443              		.cfi_offset 8, -24
 444 0006 82B0     		sub	sp, sp, #8
 445              		.cfi_def_cfa_offset 32
 446 0008 0190     		str	r0, [sp, #4]
  80:Core/Src/main.c **** sum -= adcBuffer[bufferIndex];
 447              		.loc 1 80 1 is_stmt 1 view .LVU110
  81:Core/Src/main.c **** adcBuffer[bufferIndex] = newSample;
 448              		.loc 1 81 1 view .LVU111
  81:Core/Src/main.c **** adcBuffer[bufferIndex] = newSample;
 449              		.loc 1 81 17 is_stmt 0 view .LVU112
 450 000a 134F     		ldr	r7, .L18
 451 000c 3888     		ldrh	r0, [r7]
 452              	.LVL10:
  81:Core/Src/main.c **** adcBuffer[bufferIndex] = newSample;
 453              		.loc 1 81 17 view .LVU113
 454 000e 134E     		ldr	r6, .L18+4
 455 0010 8200     		lsls	r2, r0, #2
 456 0012 9046     		mov	r8, r2
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 38


 457 0014 B258     		ldr	r2, [r6, r2]
 458 0016 0023     		movs	r3, #0
  81:Core/Src/main.c **** adcBuffer[bufferIndex] = newSample;
 459              		.loc 1 81 5 view .LVU114
 460 0018 1149     		ldr	r1, .L18+8
 461 001a 0C68     		ldr	r4, [r1]
 462 001c 4D68     		ldr	r5, [r1, #4]
 463 001e A41A     		subs	r4, r4, r2
 464 0020 9D41     		sbcs	r5, r5, r3
 465 0022 0C60     		str	r4, [r1]
 466 0024 4D60     		str	r5, [r1, #4]
  82:Core/Src/main.c **** sum += newSample;
 467              		.loc 1 82 1 is_stmt 1 view .LVU115
  82:Core/Src/main.c **** sum += newSample;
 468              		.loc 1 82 24 is_stmt 0 view .LVU116
 469 0026 4246     		mov	r2, r8
 470 0028 019B     		ldr	r3, [sp, #4]
 471 002a 9351     		str	r3, [r2, r6]
  83:Core/Src/main.c **** bufferIndex = (bufferIndex + 1) % MA_SIZE;
 472              		.loc 1 83 1 is_stmt 1 view .LVU117
  83:Core/Src/main.c **** bufferIndex = (bufferIndex + 1) % MA_SIZE;
 473              		.loc 1 83 5 is_stmt 0 view .LVU118
 474 002c 019A     		ldr	r2, [sp, #4]
 475 002e 0023     		movs	r3, #0
 476 0030 A418     		adds	r4, r4, r2
 477 0032 5D41     		adcs	r5, r5, r3
 478 0034 0C60     		str	r4, [r1]
 479 0036 4D60     		str	r5, [r1, #4]
  84:Core/Src/main.c **** return (uint32_t)(sum / MA_SIZE);
 480              		.loc 1 84 1 is_stmt 1 view .LVU119
  84:Core/Src/main.c **** return (uint32_t)(sum / MA_SIZE);
 481              		.loc 1 84 28 is_stmt 0 view .LVU120
 482 0038 0130     		adds	r0, r0, #1
  84:Core/Src/main.c **** return (uint32_t)(sum / MA_SIZE);
 483              		.loc 1 84 33 view .LVU121
 484 003a 9621     		movs	r1, #150
 485 003c FFF7FEFF 		bl	__aeabi_idivmod
 486              	.LVL11:
  84:Core/Src/main.c **** return (uint32_t)(sum / MA_SIZE);
 487              		.loc 1 84 13 view .LVU122
 488 0040 3980     		strh	r1, [r7]
  85:Core/Src/main.c **** }
 489              		.loc 1 85 1 is_stmt 1 view .LVU123
  85:Core/Src/main.c **** }
 490              		.loc 1 85 23 is_stmt 0 view .LVU124
 491 0042 9622     		movs	r2, #150
 492 0044 0023     		movs	r3, #0
 493 0046 2000     		movs	r0, r4
 494 0048 2900     		movs	r1, r5
 495 004a FFF7FEFF 		bl	__aeabi_uldivmod
 496              	.LVL12:
  86:Core/Src/main.c **** 
 497              		.loc 1 86 1 view .LVU125
 498 004e 02B0     		add	sp, sp, #8
 499              		@ sp needed
 500 0050 80BC     		pop	{r7}
 501 0052 B846     		mov	r8, r7
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 39


 502 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 503              	.L19:
 504 0056 C046     		.align	2
 505              	.L18:
 506 0058 00000000 		.word	bufferIndex
 507 005c 00000000 		.word	adcBuffer
 508 0060 00000000 		.word	sum.1
 509              		.cfi_endproc
 510              	.LFE345:
 512              		.section	.text.addRandomNoise,"ax",%progbits
 513              		.align	1
 514              		.global	addRandomNoise
 515              		.syntax unified
 516              		.code	16
 517              		.thumb_func
 519              	addRandomNoise:
 520              	.LVL13:
 521              	.LFB346:
  89:Core/Src/main.c **** int32_t noise = (rand() % 40) + 250;
 522              		.loc 1 89 41 is_stmt 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 0
 525              		@ frame_needed = 0, uses_anonymous_args = 0
  89:Core/Src/main.c **** int32_t noise = (rand() % 40) + 250;
 526              		.loc 1 89 41 is_stmt 0 view .LVU127
 527 0000 10B5     		push	{r4, lr}
 528              		.cfi_def_cfa_offset 8
 529              		.cfi_offset 4, -8
 530              		.cfi_offset 14, -4
 531 0002 0400     		movs	r4, r0
  90:Core/Src/main.c **** int32_t result = value + noise;
 532              		.loc 1 90 1 is_stmt 1 view .LVU128
  90:Core/Src/main.c **** int32_t result = value + noise;
 533              		.loc 1 90 18 is_stmt 0 view .LVU129
 534 0004 FFF7FEFF 		bl	rand
 535              	.LVL14:
  90:Core/Src/main.c **** int32_t result = value + noise;
 536              		.loc 1 90 25 discriminator 1 view .LVU130
 537 0008 2821     		movs	r1, #40
 538 000a FFF7FEFF 		bl	__aeabi_idivmod
 539              	.LVL15:
  90:Core/Src/main.c **** int32_t result = value + noise;
 540              		.loc 1 90 9 discriminator 1 view .LVU131
 541 000e FA31     		adds	r1, r1, #250
 542              	.LVL16:
  91:Core/Src/main.c **** if (result < 0) result = 0;
 543              		.loc 1 91 1 is_stmt 1 view .LVU132
  92:Core/Src/main.c **** if (result > 4095) result = 4095;
 544              		.loc 1 92 1 view .LVU133
  92:Core/Src/main.c **** if (result > 4095) result = 4095;
 545              		.loc 1 92 4 is_stmt 0 view .LVU134
 546 0010 0819     		adds	r0, r1, r4
 547 0012 05D4     		bmi	.L22
 548              	.LVL17:
  93:Core/Src/main.c **** return (uint32_t)result;
 549              		.loc 1 93 1 is_stmt 1 view .LVU135
  93:Core/Src/main.c **** return (uint32_t)result;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 40


 550              		.loc 1 93 4 is_stmt 0 view .LVU136
 551 0014 8023     		movs	r3, #128
 552 0016 5B01     		lsls	r3, r3, #5
 553 0018 9842     		cmp	r0, r3
 554 001a 02DB     		blt	.L21
  93:Core/Src/main.c **** return (uint32_t)result;
 555              		.loc 1 93 27 discriminator 1 view .LVU137
 556 001c 0148     		ldr	r0, .L24
 557              	.LVL18:
  93:Core/Src/main.c **** return (uint32_t)result;
 558              		.loc 1 93 27 discriminator 1 view .LVU138
 559 001e 00E0     		b	.L21
 560              	.LVL19:
 561              	.L22:
  92:Core/Src/main.c **** if (result > 4095) result = 4095;
 562              		.loc 1 92 24 discriminator 1 view .LVU139
 563 0020 0020     		movs	r0, #0
 564              	.LVL20:
 565              	.L21:
  94:Core/Src/main.c **** }
 566              		.loc 1 94 1 is_stmt 1 view .LVU140
  95:Core/Src/main.c **** 
 567              		.loc 1 95 1 is_stmt 0 view .LVU141
 568              		@ sp needed
 569              	.LVL21:
  95:Core/Src/main.c **** 
 570              		.loc 1 95 1 view .LVU142
 571 0022 10BD     		pop	{r4, pc}
 572              	.L25:
 573              		.align	2
 574              	.L24:
 575 0024 FF0F0000 		.word	4095
 576              		.cfi_endproc
 577              	.LFE346:
 579              		.section	.text.SystemClock_Config,"ax",%progbits
 580              		.align	1
 581              		.global	SystemClock_Config
 582              		.syntax unified
 583              		.code	16
 584              		.thumb_func
 586              	SystemClock_Config:
 587              	.LFB348:
 239:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 588              		.loc 1 239 3 is_stmt 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 48
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 593              		.cfi_def_cfa_offset 20
 594              		.cfi_offset 4, -20
 595              		.cfi_offset 5, -16
 596              		.cfi_offset 6, -12
 597              		.cfi_offset 7, -8
 598              		.cfi_offset 14, -4
 599 0002 8DB0     		sub	sp, sp, #52
 600              		.cfi_def_cfa_offset 72
 240:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 41


 601              		.loc 1 240 3 view .LVU144
 240:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 602              		.loc 1 240 22 is_stmt 0 view .LVU145
 603 0004 05AE     		add	r6, sp, #20
 604 0006 1C22     		movs	r2, #28
 605 0008 0021     		movs	r1, #0
 606 000a 3000     		movs	r0, r6
 607 000c FFF7FEFF 		bl	memset
 608              	.LVL22:
 241:Core/Src/main.c **** 
 609              		.loc 1 241 3 is_stmt 1 view .LVU146
 241:Core/Src/main.c **** 
 610              		.loc 1 241 22 is_stmt 0 view .LVU147
 611 0010 1422     		movs	r2, #20
 612 0012 0021     		movs	r1, #0
 613 0014 6846     		mov	r0, sp
 614 0016 FFF7FEFF 		bl	memset
 615              	.LVL23:
 243:Core/Src/main.c **** 
 616              		.loc 1 243 3 is_stmt 1 view .LVU148
 617 001a 0D4A     		ldr	r2, .L27
 618 001c 1368     		ldr	r3, [r2]
 619 001e 0727     		movs	r7, #7
 620 0020 BB43     		bics	r3, r7
 621 0022 0125     		movs	r5, #1
 622 0024 2B43     		orrs	r3, r5
 623 0026 1360     		str	r3, [r2]
 245:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 624              		.loc 1 245 3 view .LVU149
 245:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 625              		.loc 1 245 36 is_stmt 0 view .LVU150
 626 0028 0595     		str	r5, [sp, #20]
 246:Core/Src/main.c ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
 627              		.loc 1 246 3 is_stmt 1 view .LVU151
 246:Core/Src/main.c ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
 628              		.loc 1 246 30 is_stmt 0 view .LVU152
 629 002a 8023     		movs	r3, #128
 630 002c 5B02     		lsls	r3, r3, #9
 631 002e 0693     		str	r3, [sp, #24]
 247:Core/Src/main.c **** 
 632              		.loc 1 247 3 is_stmt 1 view .LVU153
 633 0030 3000     		movs	r0, r6
 634 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 635              	.LVL24:
 249:Core/Src/main.c ****   RCC_CLOCKTYPE_SYSCLK|
 636              		.loc 1 249 3 view .LVU154
 249:Core/Src/main.c ****   RCC_CLOCKTYPE_SYSCLK|
 637              		.loc 1 249 31 is_stmt 0 view .LVU155
 638 0036 0097     		str	r7, [sp]
 252:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 639              		.loc 1 252 3 is_stmt 1 view .LVU156
 252:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 640              		.loc 1 252 34 is_stmt 0 view .LVU157
 641 0038 0195     		str	r5, [sp, #4]
 253:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 642              		.loc 1 253 3 is_stmt 1 view .LVU158
 253:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 42


 643              		.loc 1 253 35 is_stmt 0 view .LVU159
 644 003a 0023     		movs	r3, #0
 645 003c 0293     		str	r3, [sp, #8]
 254:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 646              		.loc 1 254 3 is_stmt 1 view .LVU160
 254:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 647              		.loc 1 254 35 is_stmt 0 view .LVU161
 648 003e 0393     		str	r3, [sp, #12]
 255:Core/Src/main.c **** 
 649              		.loc 1 255 3 is_stmt 1 view .LVU162
 255:Core/Src/main.c **** 
 650              		.loc 1 255 36 is_stmt 0 view .LVU163
 651 0040 0493     		str	r3, [sp, #16]
 257:Core/Src/main.c ****   }
 652              		.loc 1 257 3 is_stmt 1 view .LVU164
 653 0042 0121     		movs	r1, #1
 654 0044 6846     		mov	r0, sp
 655 0046 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 656              	.LVL25:
 258:Core/Src/main.c **** 
 657              		.loc 1 258 3 is_stmt 0 view .LVU165
 658 004a 0DB0     		add	sp, sp, #52
 659              		@ sp needed
 660 004c F0BD     		pop	{r4, r5, r6, r7, pc}
 661              	.L28:
 662 004e C046     		.align	2
 663              	.L27:
 664 0050 00200240 		.word	1073881088
 665              		.cfi_endproc
 666              	.LFE348:
 668              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 669              		.align	2
 670              	.LC11:
 671 0000 52415720 		.ascii	"RAW | %lu mV\015\012\000"
 671      7C20256C 
 671      75206D56 
 671      0D0A00
 672 000f 00       		.align	2
 673              	.LC13:
 674 0010 4D41207C 		.ascii	"MA | %lu mV\015\012\000"
 674      20256C75 
 674      206D560D 
 674      0A00
 675 001e 0000     		.align	2
 676              	.LC15:
 677 0020 4E4F4953 		.ascii	"NOISE | %lu mV\015\012\000"
 677      45207C20 
 677      256C7520 
 677      6D560D0A 
 677      00
 678 0031 000000   		.align	2
 679              	.LC18:
 680 0034 5741524E 		.ascii	"WARNING\015\012\000"
 680      494E470D 
 680      0A00
 681 003e 0000     		.align	2
 682              	.LC20:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 43


 683 0040 4552524F 		.ascii	"ERROR\015\012\000"
 683      520D0A00 
 684              		.section	.text.main,"ax",%progbits
 685              		.align	1
 686              		.global	main
 687              		.syntax unified
 688              		.code	16
 689              		.thumb_func
 691              	main:
 692              	.LFB347:
 105:Core/Src/main.c ****   HAL_Init();
 693              		.loc 1 105 3 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 96
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 698              		.cfi_def_cfa_offset 20
 699              		.cfi_offset 4, -20
 700              		.cfi_offset 5, -16
 701              		.cfi_offset 6, -12
 702              		.cfi_offset 7, -8
 703              		.cfi_offset 14, -4
 704 0002 C646     		mov	lr, r8
 705 0004 00B5     		push	{lr}
 706              		.cfi_def_cfa_offset 24
 707              		.cfi_offset 8, -24
 708 0006 98B0     		sub	sp, sp, #96
 709              		.cfi_def_cfa_offset 120
 106:Core/Src/main.c ****   SystemClock_Config();
 710              		.loc 1 106 3 view .LVU167
 711 0008 FFF7FEFF 		bl	HAL_Init
 712              	.LVL26:
 107:Core/Src/main.c **** 
 713              		.loc 1 107 3 view .LVU168
 714 000c FFF7FEFF 		bl	SystemClock_Config
 715              	.LVL27:
 109:Core/Src/main.c ****   MX_DMA_Init();
 716              		.loc 1 109 3 view .LVU169
 717 0010 FFF7FEFF 		bl	MX_GPIO_Init
 718              	.LVL28:
 110:Core/Src/main.c ****   MX_ADC1_Init();
 719              		.loc 1 110 3 view .LVU170
 720 0014 FFF7FEFF 		bl	MX_DMA_Init
 721              	.LVL29:
 111:Core/Src/main.c ****   MX_USART2_UART_Init();
 722              		.loc 1 111 3 view .LVU171
 723 0018 FFF7FEFF 		bl	MX_ADC1_Init
 724              	.LVL30:
 112:Core/Src/main.c **** 
 725              		.loc 1 112 3 view .LVU172
 726 001c FFF7FEFF 		bl	MX_USART2_UART_Init
 727              	.LVL31:
 114:Core/Src/main.c ****   uint8_t buttonPrevState = GPIO_PIN_SET;
 728              		.loc 1 114 3 view .LVU173
 115:Core/Src/main.c **** 
 729              		.loc 1 115 3 view .LVU174
 115:Core/Src/main.c **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 44


 730              		.loc 1 115 11 is_stmt 0 view .LVU175
 731 0020 0125     		movs	r5, #1
 732 0022 36E0     		b	.L30
 733              	.LVL32:
 734              	.L57:
 735              	.LBB16:
 122:Core/Src/main.c ****   else if (rx == 'M') currentMode = MOVING_AVERAGE;
 736              		.loc 1 122 18 is_stmt 1 discriminator 1 view .LVU176
 122:Core/Src/main.c ****   else if (rx == 'M') currentMode = MOVING_AVERAGE;
 737              		.loc 1 122 30 is_stmt 0 discriminator 1 view .LVU177
 738 0024 814B     		ldr	r3, .L59
 739 0026 0022     		movs	r2, #0
 740 0028 1A70     		strb	r2, [r3]
 741              	.L32:
 128:Core/Src/main.c **** 
 742              		.loc 1 128 3 is_stmt 1 view .LVU178
 128:Core/Src/main.c **** 
 743              		.loc 1 128 25 is_stmt 0 view .LVU179
 744 002a 8021     		movs	r1, #128
 745 002c 8901     		lsls	r1, r1, #6
 746 002e 8048     		ldr	r0, .L59+4
 747 0030 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 748              	.LVL33:
 749 0034 0400     		movs	r4, r0
 750              	.LVL34:
 130:Core/Src/main.c ****   {
 751              		.loc 1 130 3 is_stmt 1 view .LVU180
 130:Core/Src/main.c ****   {
 752              		.loc 1 130 6 is_stmt 0 view .LVU181
 753 0036 012D     		cmp	r5, #1
 754 0038 0BD0     		beq	.L56
 755              	.L35:
 143:Core/Src/main.c **** 
 756              		.loc 1 143 3 is_stmt 1 view .LVU182
 757              	.LVL35:
 145:Core/Src/main.c ****   {
 758              		.loc 1 145 3 view .LVU183
 759 003a 7E4B     		ldr	r3, .L59+8
 760 003c 1A78     		ldrb	r2, [r3]
 761 003e 052A     		cmp	r2, #5
 762 0040 26D8     		bhi	.L31
 763 0042 9300     		lsls	r3, r2, #2
 764 0044 7C4A     		ldr	r2, .L59+12
 765 0046 D358     		ldr	r3, [r2, r3]
 766 0048 9F46     		mov	pc, r3
 767              		.section	.rodata.main,"a",%progbits
 768              		.align	2
 769              	.L43:
 770 0000 8A000000 		.word	.L48
 771 0004 C4000000 		.word	.L47
 772 0008 D8000000 		.word	.L46
 773 000c D6010000 		.word	.L45
 774 0010 EA010000 		.word	.L44
 775 0014 0C020000 		.word	.L42
 776              		.section	.text.main
 777              	.LVL36:
 778              	.L58:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 45


 123:Core/Src/main.c ****   else if (rx == 'N') currentMode = RANDOM_NOISE;
 779              		.loc 1 123 23 discriminator 1 view .LVU184
 123:Core/Src/main.c ****   else if (rx == 'N') currentMode = RANDOM_NOISE;
 780              		.loc 1 123 35 is_stmt 0 discriminator 1 view .LVU185
 781 004a 784B     		ldr	r3, .L59
 782 004c 0122     		movs	r2, #1
 783 004e 1A70     		strb	r2, [r3]
 784 0050 EBE7     		b	.L32
 785              	.LVL37:
 786              	.L56:
 130:Core/Src/main.c ****   {
 787              		.loc 1 130 39 discriminator 1 view .LVU186
 788 0052 0028     		cmp	r0, #0
 789 0054 F1D1     		bne	.L35
 132:Core/Src/main.c ****           currentState = STATE_LISTENING;
 790              		.loc 1 132 7 is_stmt 1 view .LVU187
 132:Core/Src/main.c ****           currentState = STATE_LISTENING;
 791              		.loc 1 132 23 is_stmt 0 view .LVU188
 792 0056 774B     		ldr	r3, .L59+8
 793 0058 1B78     		ldrb	r3, [r3]
 794 005a 052B     		cmp	r3, #5
 795 005c EDD8     		bhi	.L35
 796 005e 9B00     		lsls	r3, r3, #2
 797 0060 764A     		ldr	r2, .L59+16
 798 0062 D358     		ldr	r3, [r2, r3]
 799 0064 9F46     		mov	pc, r3
 800              		.section	.rodata.main
 801              		.align	2
 802              	.L37:
 803 0018 3A000000 		.word	.L35
 804 001c 66000000 		.word	.L41
 805 0020 6E000000 		.word	.L40
 806 0024 76000000 		.word	.L39
 807 0028 7E000000 		.word	.L38
 808 002c 86000000 		.word	.L36
 809              		.section	.text.main
 810              	.L41:
 133:Core/Src/main.c ****       else if(currentState == STATE_LISTENING)
 811              		.loc 1 133 11 is_stmt 1 view .LVU189
 133:Core/Src/main.c ****       else if(currentState == STATE_LISTENING)
 812              		.loc 1 133 24 is_stmt 0 view .LVU190
 813 0066 734B     		ldr	r3, .L59+8
 814 0068 0222     		movs	r2, #2
 815 006a 1A70     		strb	r2, [r3]
 816 006c E5E7     		b	.L35
 817              	.L40:
 135:Core/Src/main.c ****       else if(currentState == STATE_PAUSE)
 818              		.loc 1 135 11 is_stmt 1 view .LVU191
 135:Core/Src/main.c ****       else if(currentState == STATE_PAUSE)
 819              		.loc 1 135 24 is_stmt 0 view .LVU192
 820 006e 714B     		ldr	r3, .L59+8
 821 0070 0322     		movs	r2, #3
 822 0072 1A70     		strb	r2, [r3]
 823 0074 E1E7     		b	.L35
 824              	.L39:
 137:Core/Src/main.c ****       else if(currentState == STATE_WARNING)
 825              		.loc 1 137 11 is_stmt 1 view .LVU193
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 46


 137:Core/Src/main.c ****       else if(currentState == STATE_WARNING)
 826              		.loc 1 137 24 is_stmt 0 view .LVU194
 827 0076 6F4B     		ldr	r3, .L59+8
 828 0078 0222     		movs	r2, #2
 829 007a 1A70     		strb	r2, [r3]
 830 007c DDE7     		b	.L35
 831              	.L38:
 139:Core/Src/main.c ****       else if(currentState == STATE_ERROR)
 832              		.loc 1 139 11 is_stmt 1 view .LVU195
 139:Core/Src/main.c ****       else if(currentState == STATE_ERROR)
 833              		.loc 1 139 24 is_stmt 0 view .LVU196
 834 007e 6D4B     		ldr	r3, .L59+8
 835 0080 0122     		movs	r2, #1
 836 0082 1A70     		strb	r2, [r3]
 837 0084 D9E7     		b	.L35
 838              	.L36:
 141:Core/Src/main.c ****   }
 839              		.loc 1 141 11 is_stmt 1 view .LVU197
 840 0086 FFF7FEFF 		bl	__NVIC_SystemReset
 841              	.LVL38:
 842              	.L48:
 148:Core/Src/main.c ****           break;
 843              		.loc 1 148 11 view .LVU198
 148:Core/Src/main.c ****           break;
 844              		.loc 1 148 24 is_stmt 0 view .LVU199
 845 008a 6A4B     		ldr	r3, .L59+8
 846 008c 0122     		movs	r2, #1
 847 008e 1A70     		strb	r2, [r3]
 149:Core/Src/main.c **** 
 848              		.loc 1 149 11 is_stmt 1 view .LVU200
 849              	.LVL39:
 850              	.L31:
 149:Core/Src/main.c **** 
 851              		.loc 1 149 11 is_stmt 0 view .LVU201
 852              	.LBE16:
 105:Core/Src/main.c ****   HAL_Init();
 853              		.loc 1 105 3 view .LVU202
 854 0090 2500     		movs	r5, r4
 855              	.LVL40:
 856              	.L30:
 117:Core/Src/main.c ****   {
 857              		.loc 1 117 3 is_stmt 1 view .LVU203
 858              	.LBB19:
 120:Core/Src/main.c ****   {
 859              		.loc 1 120 3 view .LVU204
 120:Core/Src/main.c ****   {
 860              		.loc 1 120 7 is_stmt 0 view .LVU205
 861 0092 6B48     		ldr	r0, .L59+20
 862 0094 0A23     		movs	r3, #10
 863 0096 0122     		movs	r2, #1
 864 0098 5721     		movs	r1, #87
 865 009a 02AC     		add	r4, sp, #8
 866 009c A446     		mov	ip, r4
 867 009e 6144     		add	r1, r1, ip
 868 00a0 FFF7FEFF 		bl	HAL_UART_Receive
 869              	.LVL41:
 120:Core/Src/main.c ****   {
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 47


 870              		.loc 1 120 6 discriminator 1 view .LVU206
 871 00a4 0028     		cmp	r0, #0
 872 00a6 C0D1     		bne	.L32
 122:Core/Src/main.c ****   else if (rx == 'M') currentMode = MOVING_AVERAGE;
 873              		.loc 1 122 3 is_stmt 1 view .LVU207
 122:Core/Src/main.c ****   else if (rx == 'M') currentMode = MOVING_AVERAGE;
 874              		.loc 1 122 10 is_stmt 0 view .LVU208
 875 00a8 5723     		movs	r3, #87
 876 00aa A446     		mov	ip, r4
 877 00ac 6344     		add	r3, r3, ip
 878 00ae 1B78     		ldrb	r3, [r3]
 122:Core/Src/main.c ****   else if (rx == 'M') currentMode = MOVING_AVERAGE;
 879              		.loc 1 122 6 view .LVU209
 880 00b0 522B     		cmp	r3, #82
 881 00b2 B7D0     		beq	.L57
 123:Core/Src/main.c ****   else if (rx == 'N') currentMode = RANDOM_NOISE;
 882              		.loc 1 123 8 is_stmt 1 view .LVU210
 123:Core/Src/main.c ****   else if (rx == 'N') currentMode = RANDOM_NOISE;
 883              		.loc 1 123 11 is_stmt 0 view .LVU211
 884 00b4 4D2B     		cmp	r3, #77
 885 00b6 C8D0     		beq	.L58
 124:Core/Src/main.c ****   }
 886              		.loc 1 124 8 is_stmt 1 view .LVU212
 124:Core/Src/main.c ****   }
 887              		.loc 1 124 11 is_stmt 0 view .LVU213
 888 00b8 4E2B     		cmp	r3, #78
 889 00ba B6D1     		bne	.L32
 124:Core/Src/main.c ****   }
 890              		.loc 1 124 23 is_stmt 1 discriminator 1 view .LVU214
 124:Core/Src/main.c ****   }
 891              		.loc 1 124 35 is_stmt 0 discriminator 1 view .LVU215
 892 00bc 5B4B     		ldr	r3, .L59
 893 00be 0222     		movs	r2, #2
 894 00c0 1A70     		strb	r2, [r3]
 895 00c2 B2E7     		b	.L32
 896              	.LVL42:
 897              	.L47:
 152:Core/Src/main.c ****           HAL_Delay(100);
 898              		.loc 1 152 11 is_stmt 1 view .LVU216
 899 00c4 A020     		movs	r0, #160
 900              	.LVL43:
 152:Core/Src/main.c ****           HAL_Delay(100);
 901              		.loc 1 152 11 is_stmt 0 view .LVU217
 902 00c6 0022     		movs	r2, #0
 903 00c8 2021     		movs	r1, #32
 904 00ca C005     		lsls	r0, r0, #23
 905 00cc FFF7FEFF 		bl	HAL_GPIO_WritePin
 906              	.LVL44:
 153:Core/Src/main.c ****           break;
 907              		.loc 1 153 11 is_stmt 1 view .LVU218
 908 00d0 6420     		movs	r0, #100
 909 00d2 FFF7FEFF 		bl	HAL_Delay
 910              	.LVL45:
 154:Core/Src/main.c **** 
 911              		.loc 1 154 11 view .LVU219
 912 00d6 DBE7     		b	.L31
 913              	.LVL46:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 48


 914              	.L46:
 915              	.LBB17:
 158:Core/Src/main.c **** 
 916              		.loc 1 158 11 view .LVU220
 917 00d8 A020     		movs	r0, #160
 918              	.LVL47:
 158:Core/Src/main.c **** 
 919              		.loc 1 158 11 is_stmt 0 view .LVU221
 920 00da 0122     		movs	r2, #1
 921 00dc 2021     		movs	r1, #32
 922 00de C005     		lsls	r0, r0, #23
 923 00e0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 924              	.LVL48:
 161:Core/Src/main.c ****           HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 925              		.loc 1 161 11 is_stmt 1 view .LVU222
 926 00e4 574E     		ldr	r6, .L59+24
 927 00e6 3000     		movs	r0, r6
 928 00e8 FFF7FEFF 		bl	HAL_ADC_Start
 929              	.LVL49:
 162:Core/Src/main.c ****           uint32_t rawValue = HAL_ADC_GetValue(&hadc1);
 930              		.loc 1 162 11 view .LVU223
 931 00ec 0121     		movs	r1, #1
 932 00ee 4942     		rsbs	r1, r1, #0
 933 00f0 3000     		movs	r0, r6
 934 00f2 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 935              	.LVL50:
 163:Core/Src/main.c ****           HAL_ADC_Stop(&hadc1);
 936              		.loc 1 163 11 view .LVU224
 163:Core/Src/main.c ****           HAL_ADC_Stop(&hadc1);
 937              		.loc 1 163 31 is_stmt 0 view .LVU225
 938 00f6 3000     		movs	r0, r6
 939 00f8 FFF7FEFF 		bl	HAL_ADC_GetValue
 940              	.LVL51:
 941 00fc 0500     		movs	r5, r0
 942              	.LVL52:
 164:Core/Src/main.c **** 
 943              		.loc 1 164 11 is_stmt 1 view .LVU226
 944 00fe 3000     		movs	r0, r6
 945              	.LVL53:
 164:Core/Src/main.c **** 
 946              		.loc 1 164 11 is_stmt 0 view .LVU227
 947 0100 FFF7FEFF 		bl	HAL_ADC_Stop
 948              	.LVL54:
 166:Core/Src/main.c ****           uint32_t noiseValue = addRandomNoise(rawValue);
 949              		.loc 1 166 11 is_stmt 1 view .LVU228
 166:Core/Src/main.c ****           uint32_t noiseValue = addRandomNoise(rawValue);
 950              		.loc 1 166 33 is_stmt 0 view .LVU229
 951 0104 2800     		movs	r0, r5
 952 0106 FFF7FEFF 		bl	computeMovingAverage
 953              	.LVL55:
 954 010a 0600     		movs	r6, r0
 955              	.LVL56:
 167:Core/Src/main.c **** 
 956              		.loc 1 167 11 is_stmt 1 view .LVU230
 167:Core/Src/main.c **** 
 957              		.loc 1 167 33 is_stmt 0 view .LVU231
 958 010c 2800     		movs	r0, r5
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 49


 959              	.LVL57:
 167:Core/Src/main.c **** 
 960              		.loc 1 167 33 view .LVU232
 961 010e FFF7FEFF 		bl	addRandomNoise
 962              	.LVL58:
 963 0112 8046     		mov	r8, r0
 964              	.LVL59:
 169:Core/Src/main.c ****           uint32_t ma_mv    = (maValue    * 3300) / 4095;
 965              		.loc 1 169 11 is_stmt 1 view .LVU233
 169:Core/Src/main.c ****           uint32_t ma_mv    = (maValue    * 3300) / 4095;
 966              		.loc 1 169 43 is_stmt 0 view .LVU234
 967 0114 4C4F     		ldr	r7, .L59+28
 968 0116 3800     		movs	r0, r7
 969              	.LVL60:
 169:Core/Src/main.c ****           uint32_t ma_mv    = (maValue    * 3300) / 4095;
 970              		.loc 1 169 43 view .LVU235
 971 0118 6843     		muls	r0, r5
 169:Core/Src/main.c ****           uint32_t ma_mv    = (maValue    * 3300) / 4095;
 972              		.loc 1 169 20 view .LVU236
 973 011a 4C49     		ldr	r1, .L59+32
 974 011c FFF7FEFF 		bl	__aeabi_uidiv
 975              	.LVL61:
 976 0120 0190     		str	r0, [sp, #4]
 977              	.LVL62:
 170:Core/Src/main.c ****           uint32_t noise_mv = (noiseValue * 3300) / 4095;
 978              		.loc 1 170 11 is_stmt 1 view .LVU237
 170:Core/Src/main.c ****           uint32_t noise_mv = (noiseValue * 3300) / 4095;
 979              		.loc 1 170 43 is_stmt 0 view .LVU238
 980 0122 7E43     		muls	r6, r7
 981              	.LVL63:
 170:Core/Src/main.c ****           uint32_t noise_mv = (noiseValue * 3300) / 4095;
 982              		.loc 1 170 43 view .LVU239
 983 0124 3000     		movs	r0, r6
 984              	.LVL64:
 170:Core/Src/main.c ****           uint32_t noise_mv = (noiseValue * 3300) / 4095;
 985              		.loc 1 170 20 view .LVU240
 986 0126 4949     		ldr	r1, .L59+32
 987 0128 FFF7FEFF 		bl	__aeabi_uidiv
 988              	.LVL65:
 989 012c 0600     		movs	r6, r0
 990              	.LVL66:
 171:Core/Src/main.c **** 
 991              		.loc 1 171 11 is_stmt 1 view .LVU241
 171:Core/Src/main.c **** 
 992              		.loc 1 171 43 is_stmt 0 view .LVU242
 993 012e 4346     		mov	r3, r8
 994 0130 7B43     		muls	r3, r7
 995 0132 1800     		movs	r0, r3
 996              	.LVL67:
 171:Core/Src/main.c **** 
 997              		.loc 1 171 20 view .LVU243
 998 0134 4549     		ldr	r1, .L59+32
 999 0136 FFF7FEFF 		bl	__aeabi_uidiv
 1000              	.LVL68:
 173:Core/Src/main.c **** 
 1001              		.loc 1 173 11 is_stmt 1 view .LVU244
 176:Core/Src/main.c ****           {
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 50


 1002              		.loc 1 176 11 view .LVU245
 1003 013a 3C4B     		ldr	r3, .L59
 1004 013c 1B78     		ldrb	r3, [r3]
 1005 013e 012B     		cmp	r3, #1
 1006 0140 1DD0     		beq	.L49
 1007 0142 022B     		cmp	r3, #2
 1008 0144 21D0     		beq	.L50
 1009 0146 002B     		cmp	r3, #0
 1010 0148 04D1     		bne	.L51
 179:Core/Src/main.c ****                   break;
 1011              		.loc 1 179 19 view .LVU246
 1012 014a 4149     		ldr	r1, .L59+36
 1013 014c 019A     		ldr	r2, [sp, #4]
 1014 014e 03A8     		add	r0, sp, #12
 1015              	.LVL69:
 179:Core/Src/main.c ****                   break;
 1016              		.loc 1 179 19 is_stmt 0 view .LVU247
 1017 0150 FFF7FEFF 		bl	sprintf
 1018              	.LVL70:
 180:Core/Src/main.c **** 
 1019              		.loc 1 180 19 is_stmt 1 view .LVU248
 1020              	.L51:
 190:Core/Src/main.c **** 
 1021              		.loc 1 190 11 view .LVU249
 190:Core/Src/main.c **** 
 1022              		.loc 1 190 53 is_stmt 0 view .LVU250
 1023 0154 03AE     		add	r6, sp, #12
 1024              	.LVL71:
 190:Core/Src/main.c **** 
 1025              		.loc 1 190 53 view .LVU251
 1026 0156 3000     		movs	r0, r6
 1027 0158 FFF7FEFF 		bl	strlen
 1028              	.LVL72:
 190:Core/Src/main.c **** 
 1029              		.loc 1 190 11 discriminator 1 view .LVU252
 1030 015c 0123     		movs	r3, #1
 1031 015e 82B2     		uxth	r2, r0
 1032 0160 3748     		ldr	r0, .L59+20
 1033 0162 5B42     		rsbs	r3, r3, #0
 1034 0164 3100     		movs	r1, r6
 1035 0166 FFF7FEFF 		bl	HAL_UART_Transmit
 1036              	.LVL73:
 193:Core/Src/main.c **** 
 1037              		.loc 1 193 11 is_stmt 1 view .LVU253
 195:Core/Src/main.c ****           {
 1038              		.loc 1 195 11 view .LVU254
 195:Core/Src/main.c ****           {
 1039              		.loc 1 195 13 is_stmt 0 view .LVU255
 1040 016a 3A4B     		ldr	r3, .L59+40
 1041 016c 9D42     		cmp	r5, r3
 1042 016e 12D9     		bls	.L52
 197:Core/Src/main.c ****           }
 1043              		.loc 1 197 15 is_stmt 1 view .LVU256
 197:Core/Src/main.c ****           }
 1044              		.loc 1 197 28 is_stmt 0 view .LVU257
 1045 0170 304B     		ldr	r3, .L59+8
 1046 0172 0522     		movs	r2, #5
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 51


 1047 0174 1A70     		strb	r2, [r3]
 1048              	.L53:
 210:Core/Src/main.c ****       }
 1049              		.loc 1 210 11 is_stmt 1 view .LVU258
 1050 0176 6420     		movs	r0, #100
 1051 0178 FFF7FEFF 		bl	HAL_Delay
 1052              	.LVL74:
 1053              	.LBE17:
 212:Core/Src/main.c **** 
 1054              		.loc 1 212 7 view .LVU259
 1055 017c 88E7     		b	.L31
 1056              	.LVL75:
 1057              	.L49:
 1058              	.LBB18:
 183:Core/Src/main.c ****                   break;
 1059              		.loc 1 183 19 view .LVU260
 1060 017e 3649     		ldr	r1, .L59+44
 1061 0180 3200     		movs	r2, r6
 1062 0182 03A8     		add	r0, sp, #12
 1063              	.LVL76:
 183:Core/Src/main.c ****                   break;
 1064              		.loc 1 183 19 is_stmt 0 view .LVU261
 1065 0184 FFF7FEFF 		bl	sprintf
 1066              	.LVL77:
 184:Core/Src/main.c **** 
 1067              		.loc 1 184 19 is_stmt 1 view .LVU262
 1068 0188 E4E7     		b	.L51
 1069              	.LVL78:
 1070              	.L50:
 187:Core/Src/main.c ****                   break;
 1071              		.loc 1 187 19 view .LVU263
 1072 018a 3449     		ldr	r1, .L59+48
 1073 018c 0200     		movs	r2, r0
 1074 018e 03A8     		add	r0, sp, #12
 1075              	.LVL79:
 187:Core/Src/main.c ****                   break;
 1076              		.loc 1 187 19 is_stmt 0 view .LVU264
 1077 0190 FFF7FEFF 		bl	sprintf
 1078              	.LVL80:
 188:Core/Src/main.c ****           }
 1079              		.loc 1 188 19 is_stmt 1 view .LVU265
 1080 0194 DEE7     		b	.L51
 1081              	.LVL81:
 1082              	.L52:
 199:Core/Src/main.c ****           {
 1083              		.loc 1 199 16 view .LVU266
 199:Core/Src/main.c ****           {
 1084              		.loc 1 199 18 is_stmt 0 view .LVU267
 1085 0196 FA23     		movs	r3, #250
 1086 0198 DB00     		lsls	r3, r3, #3
 1087 019a 9D42     		cmp	r5, r3
 1088 019c 17D9     		bls	.L54
 201:Core/Src/main.c ****               else if (HAL_GetTick() - highStart >= 5000)
 1089              		.loc 1 201 15 is_stmt 1 view .LVU268
 201:Core/Src/main.c ****               else if (HAL_GetTick() - highStart >= 5000)
 1090              		.loc 1 201 28 is_stmt 0 view .LVU269
 1091 019e 304B     		ldr	r3, .L59+52
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 52


 1092 01a0 1B68     		ldr	r3, [r3]
 201:Core/Src/main.c ****               else if (HAL_GetTick() - highStart >= 5000)
 1093              		.loc 1 201 17 view .LVU270
 1094 01a2 002B     		cmp	r3, #0
 1095 01a4 04D1     		bne	.L55
 201:Core/Src/main.c ****               else if (HAL_GetTick() - highStart >= 5000)
 1096              		.loc 1 201 34 is_stmt 1 discriminator 1 view .LVU271
 201:Core/Src/main.c ****               else if (HAL_GetTick() - highStart >= 5000)
 1097              		.loc 1 201 46 is_stmt 0 discriminator 1 view .LVU272
 1098 01a6 FFF7FEFF 		bl	HAL_GetTick
 1099              	.LVL82:
 201:Core/Src/main.c ****               else if (HAL_GetTick() - highStart >= 5000)
 1100              		.loc 1 201 44 discriminator 1 view .LVU273
 1101 01aa 2D4B     		ldr	r3, .L59+52
 1102 01ac 1860     		str	r0, [r3]
 1103 01ae E2E7     		b	.L53
 1104              	.L55:
 202:Core/Src/main.c ****               {
 1105              		.loc 1 202 20 is_stmt 1 view .LVU274
 202:Core/Src/main.c ****               {
 1106              		.loc 1 202 24 is_stmt 0 view .LVU275
 1107 01b0 FFF7FEFF 		bl	HAL_GetTick
 1108              	.LVL83:
 202:Core/Src/main.c ****               {
 1109              		.loc 1 202 38 discriminator 1 view .LVU276
 1110 01b4 2A4B     		ldr	r3, .L59+52
 1111 01b6 1B68     		ldr	r3, [r3]
 1112 01b8 C01A     		subs	r0, r0, r3
 202:Core/Src/main.c ****               {
 1113              		.loc 1 202 23 discriminator 1 view .LVU277
 1114 01ba 2A4B     		ldr	r3, .L59+56
 1115 01bc 9842     		cmp	r0, r3
 1116 01be DAD9     		bls	.L53
 204:Core/Src/main.c ****                   currentState = STATE_WARNING;
 1117              		.loc 1 204 19 is_stmt 1 view .LVU278
 204:Core/Src/main.c ****                   currentState = STATE_WARNING;
 1118              		.loc 1 204 29 is_stmt 0 view .LVU279
 1119 01c0 274B     		ldr	r3, .L59+52
 1120 01c2 0022     		movs	r2, #0
 1121 01c4 1A60     		str	r2, [r3]
 205:Core/Src/main.c ****               }
 1122              		.loc 1 205 19 is_stmt 1 view .LVU280
 205:Core/Src/main.c ****               }
 1123              		.loc 1 205 32 is_stmt 0 view .LVU281
 1124 01c6 1B4B     		ldr	r3, .L59+8
 1125 01c8 0432     		adds	r2, r2, #4
 1126 01ca 1A70     		strb	r2, [r3]
 1127 01cc D3E7     		b	.L53
 1128              	.L54:
 208:Core/Src/main.c **** 
 1129              		.loc 1 208 16 is_stmt 1 view .LVU282
 208:Core/Src/main.c **** 
 1130              		.loc 1 208 26 is_stmt 0 view .LVU283
 1131 01ce 244B     		ldr	r3, .L59+52
 1132 01d0 0022     		movs	r2, #0
 1133 01d2 1A60     		str	r2, [r3]
 1134 01d4 CFE7     		b	.L53
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 53


 1135              	.LVL84:
 1136              	.L45:
 208:Core/Src/main.c **** 
 1137              		.loc 1 208 26 view .LVU284
 1138              	.LBE18:
 215:Core/Src/main.c ****           HAL_Delay(500);
 1139              		.loc 1 215 11 is_stmt 1 view .LVU285
 1140 01d6 A020     		movs	r0, #160
 1141              	.LVL85:
 215:Core/Src/main.c ****           HAL_Delay(500);
 1142              		.loc 1 215 11 is_stmt 0 view .LVU286
 1143 01d8 2021     		movs	r1, #32
 1144 01da C005     		lsls	r0, r0, #23
 1145 01dc FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1146              	.LVL86:
 216:Core/Src/main.c ****           break;
 1147              		.loc 1 216 11 is_stmt 1 view .LVU287
 1148 01e0 FA20     		movs	r0, #250
 1149 01e2 4000     		lsls	r0, r0, #1
 1150 01e4 FFF7FEFF 		bl	HAL_Delay
 1151              	.LVL87:
 217:Core/Src/main.c **** 
 1152              		.loc 1 217 11 view .LVU288
 1153 01e8 52E7     		b	.L31
 1154              	.LVL88:
 1155              	.L44:
 220:Core/Src/main.c ****           HAL_UART_Transmit(&huart2, (uint8_t*)"WARNING\r\n", 9, HAL_MAX_DELAY);
 1156              		.loc 1 220 11 view .LVU289
 1157 01ea A020     		movs	r0, #160
 1158              	.LVL89:
 220:Core/Src/main.c ****           HAL_UART_Transmit(&huart2, (uint8_t*)"WARNING\r\n", 9, HAL_MAX_DELAY);
 1159              		.loc 1 220 11 is_stmt 0 view .LVU290
 1160 01ec 0022     		movs	r2, #0
 1161 01ee 2021     		movs	r1, #32
 1162 01f0 C005     		lsls	r0, r0, #23
 1163 01f2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1164              	.LVL90:
 221:Core/Src/main.c ****           HAL_Delay(200);
 1165              		.loc 1 221 11 is_stmt 1 view .LVU291
 1166 01f6 0123     		movs	r3, #1
 1167 01f8 1B49     		ldr	r1, .L59+60
 1168 01fa 1148     		ldr	r0, .L59+20
 1169 01fc 5B42     		rsbs	r3, r3, #0
 1170 01fe 0922     		movs	r2, #9
 1171 0200 FFF7FEFF 		bl	HAL_UART_Transmit
 1172              	.LVL91:
 222:Core/Src/main.c ****           break;
 1173              		.loc 1 222 11 view .LVU292
 1174 0204 C820     		movs	r0, #200
 1175 0206 FFF7FEFF 		bl	HAL_Delay
 1176              	.LVL92:
 223:Core/Src/main.c **** 
 1177              		.loc 1 223 11 view .LVU293
 1178 020a 41E7     		b	.L31
 1179              	.LVL93:
 1180              	.L42:
 226:Core/Src/main.c ****           HAL_UART_Transmit(&huart2, (uint8_t*)"ERROR\r\n", 7, HAL_MAX_DELAY);
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 54


 1181              		.loc 1 226 11 view .LVU294
 1182 020c A020     		movs	r0, #160
 1183              	.LVL94:
 226:Core/Src/main.c ****           HAL_UART_Transmit(&huart2, (uint8_t*)"ERROR\r\n", 7, HAL_MAX_DELAY);
 1184              		.loc 1 226 11 is_stmt 0 view .LVU295
 1185 020e 2021     		movs	r1, #32
 1186 0210 C005     		lsls	r0, r0, #23
 1187 0212 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1188              	.LVL95:
 227:Core/Src/main.c ****           HAL_Delay(200);
 1189              		.loc 1 227 11 is_stmt 1 view .LVU296
 1190 0216 0123     		movs	r3, #1
 1191 0218 1449     		ldr	r1, .L59+64
 1192 021a 0948     		ldr	r0, .L59+20
 1193 021c 5B42     		rsbs	r3, r3, #0
 1194 021e 0722     		movs	r2, #7
 1195 0220 FFF7FEFF 		bl	HAL_UART_Transmit
 1196              	.LVL96:
 228:Core/Src/main.c ****           break;
 1197              		.loc 1 228 11 view .LVU297
 1198 0224 C820     		movs	r0, #200
 1199 0226 FFF7FEFF 		bl	HAL_Delay
 1200              	.LVL97:
 229:Core/Src/main.c ****   }
 1201              		.loc 1 229 11 view .LVU298
 1202 022a 31E7     		b	.L31
 1203              	.L60:
 1204              		.align	2
 1205              	.L59:
 1206 022c 00000000 		.word	currentMode
 1207 0230 00080050 		.word	1342179328
 1208 0234 00000000 		.word	currentState
 1209 0238 00000000 		.word	.L43
 1210 023c 18000000 		.word	.L37
 1211 0240 00000000 		.word	huart2
 1212 0244 00000000 		.word	hadc1
 1213 0248 E40C0000 		.word	3300
 1214 024c FF0F0000 		.word	4095
 1215 0250 00000000 		.word	.LC11
 1216 0254 B80B0000 		.word	3000
 1217 0258 10000000 		.word	.LC13
 1218 025c 20000000 		.word	.LC15
 1219 0260 00000000 		.word	highStart.0
 1220 0264 87130000 		.word	4999
 1221 0268 34000000 		.word	.LC18
 1222 026c 40000000 		.word	.LC20
 1223              	.LBE19:
 1224              		.cfi_endproc
 1225              	.LFE347:
 1227              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 1228              		.align	1
 1229              		.global	HAL_GPIO_EXTI_Callback
 1230              		.syntax unified
 1231              		.code	16
 1232              		.thumb_func
 1234              	HAL_GPIO_EXTI_Callback:
 1235              	.LVL98:
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 55


 1236              	.LFB353:
 340:Core/Src/main.c **** 
 341:Core/Src/main.c **** /* Interrupt Callback */
 342:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 343:Core/Src/main.c **** {
 1237              		.loc 1 343 1 view -0
 1238              		.cfi_startproc
 1239              		@ args = 0, pretend = 0, frame = 0
 1240              		@ frame_needed = 0, uses_anonymous_args = 0
 1241              		@ link register save eliminated.
 344:Core/Src/main.c **** if (GPIO_Pin == USER_BUTTON_Pin)
 1242              		.loc 1 344 1 view .LVU300
 1243              		.loc 1 344 4 is_stmt 0 view .LVU301
 1244 0000 8023     		movs	r3, #128
 1245 0002 9B01     		lsls	r3, r3, #6
 1246 0004 9842     		cmp	r0, r3
 1247 0006 00D0     		beq	.L63
 1248              	.L61:
 345:Core/Src/main.c **** buttonPressed = 1;
 346:Core/Src/main.c **** }
 1249              		.loc 1 346 1 view .LVU302
 1250              		@ sp needed
 1251 0008 7047     		bx	lr
 1252              	.L63:
 345:Core/Src/main.c **** buttonPressed = 1;
 1253              		.loc 1 345 1 is_stmt 1 view .LVU303
 345:Core/Src/main.c **** buttonPressed = 1;
 1254              		.loc 1 345 15 is_stmt 0 view .LVU304
 1255 000a 024B     		ldr	r3, .L64
 1256 000c 0122     		movs	r2, #1
 1257 000e 1A70     		strb	r2, [r3]
 1258              		.loc 1 346 1 view .LVU305
 1259 0010 FAE7     		b	.L61
 1260              	.L65:
 1261 0012 C046     		.align	2
 1262              	.L64:
 1263 0014 00000000 		.word	buttonPressed
 1264              		.cfi_endproc
 1265              	.LFE353:
 1267              		.section	.text.Error_Handler,"ax",%progbits
 1268              		.align	1
 1269              		.global	Error_Handler
 1270              		.syntax unified
 1271              		.code	16
 1272              		.thumb_func
 1274              	Error_Handler:
 1275              	.LFB354:
 347:Core/Src/main.c **** 
 348:Core/Src/main.c **** void Error_Handler(void)
 349:Core/Src/main.c **** {
 1276              		.loc 1 349 1 is_stmt 1 view -0
 1277              		.cfi_startproc
 1278              		@ Volatile: function does not return.
 1279              		@ args = 0, pretend = 0, frame = 0
 1280              		@ frame_needed = 0, uses_anonymous_args = 0
 1281              		@ link register save eliminated.
 350:Core/Src/main.c **** __disable_irq();
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 56


 1282              		.loc 1 350 1 view .LVU307
 1283              	.LBB20:
 1284              	.LBI20:
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 57


 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 58


 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 59


 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 60


 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 61


 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 62


 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 63


 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 64


 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 65


 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 66


 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 67


 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 68


 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1285              		.loc 3 960 27 view .LVU308
 1286              	.LBB21:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1287              		.loc 3 962 3 view .LVU309
 1288              		.syntax divided
 1289              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1290 0000 72B6     		cpsid i
 1291              	@ 0 "" 2
 1292              		.thumb
 1293              		.syntax unified
 1294              	.L67:
 1295              	.LBE21:
 1296              	.LBE20:
 351:Core/Src/main.c **** while (1) {}
 1297              		.loc 1 351 1 view .LVU310
 1298              		.loc 1 351 12 view .LVU311
 1299              		.loc 1 351 7 view .LVU312
 1300 0002 FEE7     		b	.L67
 1301              		.cfi_endproc
 1302              	.LFE354:
 1304              		.section	.bss.highStart.0,"aw",%nobits
 1305              		.align	2
 1308              	highStart.0:
 1309 0000 00000000 		.space	4
 1310              		.section	.bss.sum.1,"aw",%nobits
 1311              		.align	3
 1314              	sum.1:
 1315 0000 00000000 		.space	8
 1315      00000000 
 1316              		.global	currentState
 1317              		.section	.bss.currentState,"aw",%nobits
 1320              	currentState:
 1321 0000 00       		.space	1
 1322              		.global	currentMode
 1323              		.section	.bss.currentMode,"aw",%nobits
 1326              	currentMode:
 1327 0000 00       		.space	1
 1328              		.global	buttonPressed
 1329              		.section	.bss.buttonPressed,"aw",%nobits
 1332              	buttonPressed:
 1333 0000 00       		.space	1
 1334              		.global	bufferIndex
 1335              		.section	.bss.bufferIndex,"aw",%nobits
 1336              		.align	1
 1339              	bufferIndex:
 1340 0000 0000     		.space	2
 1341              		.global	adcBuffer
 1342              		.section	.bss.adcBuffer,"aw",%nobits
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 69


 1343              		.align	2
 1346              	adcBuffer:
 1347 0000 00000000 		.space	600
 1347      00000000 
 1347      00000000 
 1347      00000000 
 1347      00000000 
 1348              		.global	huart2
 1349              		.section	.bss.huart2,"aw",%nobits
 1350              		.align	2
 1353              	huart2:
 1354 0000 00000000 		.space	148
 1354      00000000 
 1354      00000000 
 1354      00000000 
 1354      00000000 
 1355              		.global	hdma_adc1
 1356              		.section	.bss.hdma_adc1,"aw",%nobits
 1357              		.align	2
 1360              	hdma_adc1:
 1361 0000 00000000 		.space	92
 1361      00000000 
 1361      00000000 
 1361      00000000 
 1361      00000000 
 1362              		.global	hadc1
 1363              		.section	.bss.hadc1,"aw",%nobits
 1364              		.align	2
 1367              	hadc1:
 1368 0000 00000000 		.space	100
 1368      00000000 
 1368      00000000 
 1368      00000000 
 1368      00000000 
 1369              		.text
 1370              	.Letext0:
 1371              		.file 4 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c031xx.h"
 1372              		.file 5 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1373              		.file 6 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1374              		.file 7 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c0xx.h"
 1375              		.file 8 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1376              		.file 9 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_def.h"
 1377              		.file 10 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_rcc.h"
 1378              		.file 11 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_gpio.h"
 1379              		.file 12 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_dma.h"
 1380              		.file 13 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_adc.h"
 1381              		.file 14 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_uart.h"
 1382              		.file 15 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_cortex.h"
 1383              		.file 16 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1384              		.file 17 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1385              		.file 18 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal.h"
 1386              		.file 19 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1387              		.file 20 "<built-in>"
ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 70


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:19     .text.__NVIC_SystemReset:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:24     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:81     .text.__NVIC_SystemReset:00000014 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:87     .text.MX_DMA_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:92     .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:125    .text.MX_DMA_Init:00000018 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:130    .text.MX_GPIO_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:135    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:256    .text.MX_GPIO_Init:0000007c $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:263    .text.MX_ADC1_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:268    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:352    .text.MX_ADC1_Init:00000050 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1367   .bss.hadc1:00000000 hadc1
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:359    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:364    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:413    .text.MX_USART2_UART_Init:00000024 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1353   .bss.huart2:00000000 huart2
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:419    .text.computeMovingAverage:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:425    .text.computeMovingAverage:00000000 computeMovingAverage
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:506    .text.computeMovingAverage:00000058 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1339   .bss.bufferIndex:00000000 bufferIndex
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1346   .bss.adcBuffer:00000000 adcBuffer
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1314   .bss.sum.1:00000000 sum.1
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:513    .text.addRandomNoise:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:519    .text.addRandomNoise:00000000 addRandomNoise
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:575    .text.addRandomNoise:00000024 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:580    .text.SystemClock_Config:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:586    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:664    .text.SystemClock_Config:00000050 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:669    .rodata.main.str1.4:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:685    .text.main:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:691    .text.main:00000000 main
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:768    .rodata.main:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1206   .text.main:0000022c $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1326   .bss.currentMode:00000000 currentMode
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1320   .bss.currentState:00000000 currentState
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1308   .bss.highStart.0:00000000 highStart.0
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1228   .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1234   .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1263   .text.HAL_GPIO_EXTI_Callback:00000014 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1332   .bss.buttonPressed:00000000 buttonPressed
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1268   .text.Error_Handler:00000000 $t
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1274   .text.Error_Handler:00000000 Error_Handler
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1305   .bss.highStart.0:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1311   .bss.sum.1:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1321   .bss.currentState:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1327   .bss.currentMode:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1333   .bss.buttonPressed:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1336   .bss.bufferIndex:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1343   .bss.adcBuffer:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1350   .bss.huart2:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1360   .bss.hdma_adc1:00000000 hdma_adc1
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1357   .bss.hdma_adc1:00000000 $d
C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s:1364   .bss.hadc1:00000000 $d

ARM GAS  C:\Users\micha\AppData\Local\Temp\ccq9QEXd.s 			page 71


UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_UART_Init
__aeabi_idivmod
__aeabi_uldivmod
rand
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_ReadPin
HAL_UART_Receive
HAL_GPIO_WritePin
HAL_Delay
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
HAL_ADC_Stop
__aeabi_uidiv
sprintf
strlen
HAL_UART_Transmit
HAL_GetTick
HAL_GPIO_TogglePin
