module AddNegateFlopInputsAndOutputs(
  input wire clk,
  input wire [7:0] x,
  input wire [7:0] y,
  output wire [7:0] out
);
  // ===== Pipe stage 0:

  // Registers for pipe stage 0:
  reg [7:0] x__input_flop;
  reg [7:0] y__input_flop;
  always_ff @ (posedge clk) begin
    x__input_flop <= x;
    y__input_flop <= y;
  end

  // ===== Pipe stage 1:
  wire [7:0] p1_add_34_comb;
  assign p1_add_34_comb = x__input_flop + y__input_flop;

  // Registers for pipe stage 1:
  reg [7:0] p0_add_3;
  always_ff @ (posedge clk) begin
    p0_add_3 <= p1_add_34_comb;
  end

  // ===== Pipe stage 2:
  wire [7:0] p2_neg_38_comb;
  assign p2_neg_38_comb = -p0_add_3;

  // Registers for pipe stage 2:
  reg [7:0] out__output_flop;
  always_ff @ (posedge clk) begin
    out__output_flop <= p2_neg_38_comb;
  end
  assign out = out__output_flop;
endmodule
