@E: CG103 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":806:35:806:35|Expecting expression
@E: CS187 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\component\work\Top\Top.v":810:0:810:8|Expecting endmodule
@E::Verilog compiler failed

