<annotationInfo>
<item  id="15" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="89" name="tmp_3" contextFuncName="flashCmdAggregator" moduleName="flashCmdAggregator" rtlName="tmp_3_fu_75_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="23" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="84" name="tmp_1" contextFuncName="flashCmdAggregator" moduleName="flashCmdAggregator" rtlName="tmp_1_fu_88_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="25" filename="src/otherModules/flashModel/flashModel.h" linenumber="53" name="tmp_4" contextFuncName="operator=" moduleName="flashMemAccess" rtlName="tmp_4_fu_186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="27" filename="src/otherModules/flashModel/flashModel.h" linenumber="53" name="tmp_count_V_load_new" contextFuncName="operator=" moduleName="flashMemAccess" rtlName="inputWord_count_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="29" filename="src/otherModules/flashModel/flashModel.h" linenumber="53" name="tmp_5" contextFuncName="operator=" moduleName="flashMemAccess" rtlName="inputWord_rdOrWr_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="38" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="56" name="tmp_2" contextFuncName="flashMemAccess" moduleName="flashMemAccess" rtlName="tmp_2_fu_232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="39" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="56" name="tmp_6_i" contextFuncName="flashMemAccess" moduleName="flashMemAccess" rtlName="tmp_6_i_fu_236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="43" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="57" name="tmp_8_i" contextFuncName="flashMemAccess" moduleName="flashMemAccess" rtlName="grp_fu_134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="46" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="61" name="tmp_5_i" contextFuncName="flashMemAccess" moduleName="flashMemAccess" rtlName="grp_fu_139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="48" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="62" name="tmp_7_i" contextFuncName="flashMemAccess" moduleName="flashMemAccess" rtlName="grp_fu_150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="60" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="66" name="tmp_6" contextFuncName="flashMemAccess" moduleName="flashMemAccess" rtlName="tmp_6_fu_241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="61" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="66" name="tmp_9_i" contextFuncName="flashMemAccess" moduleName="flashMemAccess" rtlName="tmp_9_i_fu_245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="65" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="67" name="tmp_i" contextFuncName="flashMemAccess" moduleName="flashMemAccess" rtlName="grp_fu_134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="68" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="70" name="tmp_3_i" contextFuncName="flashMemAccess" moduleName="flashMemAccess" rtlName="grp_fu_139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="70" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="71" name="tmp_4_i" contextFuncName="flashMemAccess" moduleName="flashMemAccess" rtlName="grp_fu_150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="25" filename="src/otherModules/flashModel/flashModel.cpp" linenumber="118" name="" contextFuncName="flashModel" moduleName="flashModel" rtlName="flashMemAccess_U0" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"><\/item>
</annotationInfo>
