 
****************************************
Report : area
Design : dfe3Main
Version: G-2012.06-SP3
Date   : Tue May  2 17:28:11 2017
****************************************

Library(s) Used:

    saed32rvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db)
    saed32lvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db)
    saed32hvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db)

Number of ports:                           68
Number of nets:                           225
Number of cells:                           62
Number of combinational cells:             60
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                         60
Number of references:                      10

Combinational area:       135110.322879
Buf/Inv area:             13843.732057
Noncombinational area:    158056.987120
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          293167.309999
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------------
dfe3Main                          293167.3100    100.0     220.3428       0.0000  0.0000  dfe3Main
ctrl                                 422.8956      0.1     322.7629      94.2874  0.0000  ctrl
ctrl/clk_gate_count_reg                5.8453      0.0       0.0000       5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_ctrl_0
dpathtotal                        292524.0715     99.8     709.0618       0.0000  0.0000  dpathtotal
dpathtotal/correlator             186572.7078     63.6   58398.2269  128168.6355  0.0000  correlator
dpathtotal/correlator/clk_gate_output_255_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_correlator
dpathtotal/decision_device            12.7072      0.0      12.7072       0.0000  0.0000  decision_device
dpathtotal/fir_feedback           105229.5948     35.9   75447.2212   29764.8376  0.0000  fir_feedback
dpathtotal/fir_feedback/clk_gate_buffer_complex_0_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_2_3
dpathtotal/fir_feedback/clk_gate_buffer_complex_1_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_1_2
dpathtotal/fir_feedback/clk_gate_buffer_complex_2_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_feedback_0_1
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------------
Total                                                   135110.3229  158056.9871  0.0000

1
