// Seed: 2876758133
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7, id_8;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_6,
      id_1,
      id_7,
      id_5
  );
  wire id_9, id_10;
endmodule
module module_1;
  final begin : LABEL_0
    id_1 = id_1;
  end
  assign id_2 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
  wire id_3;
  assign id_2 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
