{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628828406048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628828406060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 12 21:20:05 2021 " "Processing started: Thu Aug 12 21:20:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628828406060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628828406060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off black_wrapper -c black_wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off black_wrapper -c black_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628828406060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1628828406533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file black_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 black_wrapper " "Found entity 1: black_wrapper" {  } { { "black_wrapper.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black_wrapper.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628828418726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628828418726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black.sv 4 4 " "Found 4 design units, including 4 entities, in source file black.sv" { { "Info" "ISGN_ENTITY_NAME" "1 black " "Found entity 1: black" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628828418750 ""} { "Info" "ISGN_ENTITY_NAME" "2 RNG " "Found entity 2: RNG" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628828418750 ""} { "Info" "ISGN_ENTITY_NAME" "3 check_winner " "Found entity 3: check_winner" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628828418750 ""} { "Info" "ISGN_ENTITY_NAME" "4 sevenseg " "Found entity 4: sevenseg" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628828418750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628828418750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "databt black.sv(38) " "Verilog HDL Implicit Net warning at black.sv(38): created implicit net for \"databt\"" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628828418750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "black_wrapper " "Elaborating entity \"black_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628828418792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black black:b " "Elaborating entity \"black\" for hierarchy \"black:b\"" {  } { { "black_wrapper.sv" "b" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black_wrapper.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628828418792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 black.sv(93) " "Verilog HDL assignment warning at black.sv(93): truncated value with size 8 to match size of target (4)" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628828418800 "|black_wrapper|black:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 black.sv(94) " "Verilog HDL assignment warning at black.sv(94): truncated value with size 8 to match size of target (4)" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628828418800 "|black_wrapper|black:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 black.sv(95) " "Verilog HDL assignment warning at black.sv(95): truncated value with size 32 to match size of target (1)" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628828418800 "|black_wrapper|black:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 black.sv(105) " "Verilog HDL assignment warning at black.sv(105): truncated value with size 8 to match size of target (4)" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628828418800 "|black_wrapper|black:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 black.sv(120) " "Verilog HDL assignment warning at black.sv(120): truncated value with size 8 to match size of target (4)" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628828418800 "|black_wrapper|black:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 black.sv(128) " "Verilog HDL assignment warning at black.sv(128): truncated value with size 32 to match size of target (1)" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628828418800 "|black_wrapper|black:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 black.sv(132) " "Verilog HDL assignment warning at black.sv(132): truncated value with size 32 to match size of target (1)" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628828418800 "|black_wrapper|black:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG black:b\|RNG:genplcd1 " "Elaborating entity \"RNG\" for hierarchy \"black:b\|RNG:genplcd1\"" {  } { { "black.sv" "genplcd1" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628828418836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 black.sv(160) " "Verilog HDL assignment warning at black.sv(160): truncated value with size 32 to match size of target (4)" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628828418836 "|black_wrapper|black:b|RNG:genplcd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg black:b\|sevenseg:displaypl " "Elaborating entity \"sevenseg\" for hierarchy \"black:b\|sevenseg:displaypl\"" {  } { { "black.sv" "displaypl" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628828418847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 black.sv(198) " "Verilog HDL assignment warning at black.sv(198): truncated value with size 7 to match size of target (4)" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628828418847 "|black_wrapper|black:b|sevenseg:displaypl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 black.sv(214) " "Verilog HDL assignment warning at black.sv(214): truncated value with size 7 to match size of target (4)" {  } { { "black.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628828418847 "|black_wrapper|black:b|sevenseg:displaypl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_winner black:b\|check_winner:pl " "Elaborating entity \"check_winner\" for hierarchy \"black:b\|check_winner:pl\"" {  } { { "black.sv" "pl" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628828418858 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1628828419346 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\] GND " "Pin \"HEX\[0\]\" is stuck at GND" {  } { { "black_wrapper.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black_wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628828419380 "|black_wrapper|HEX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\] GND " "Pin \"HEX\[1\]\" is stuck at GND" {  } { { "black_wrapper.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black_wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628828419380 "|black_wrapper|HEX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\] GND " "Pin \"HEX\[2\]\" is stuck at GND" {  } { { "black_wrapper.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black_wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628828419380 "|black_wrapper|HEX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\] GND " "Pin \"HEX\[3\]\" is stuck at GND" {  } { { "black_wrapper.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black_wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628828419380 "|black_wrapper|HEX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\] GND " "Pin \"HEX\[4\]\" is stuck at GND" {  } { { "black_wrapper.sv" "" { Text "C:/Users/Nolas/OneDrive/Desktop/UNLV/summer 2021/cpe 200L/Final/black_wrapper.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1628828419380 "|black_wrapper|HEX[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1628828419380 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1628828419480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1628828419914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1628828420113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628828420113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1628828420183 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1628828420183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1628828420183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1628828420183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628828420229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 12 21:20:20 2021 " "Processing ended: Thu Aug 12 21:20:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628828420229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628828420229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628828420229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628828420229 ""}
