$comment
	File created using the following command:
		vcd file proc_uniciclo.msim.vcd -direction
$end
$date
	Mon Nov 16 01:56:09 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module CamDado_vlg_vec_tst $end
$var reg 1 ! iCLK $end
$var reg 32 " iPCInicial [31:0] $end
$var reg 1 # iRST $end
$var reg 3 $ wCMem2Reg [2:0] $end
$var reg 1 % wCMemRead $end
$var reg 1 & wCMemWrite $end
$var reg 2 ' wCOrigBUla [1:0] $end
$var reg 3 ( wCOrigPC [2:0] $end
$var reg 1 ) wCRegWrite $end
$var reg 5 * wCULAControl [4:0] $end
$var wire 1 + mpc [31] $end
$var wire 1 , mpc [30] $end
$var wire 1 - mpc [29] $end
$var wire 1 . mpc [28] $end
$var wire 1 / mpc [27] $end
$var wire 1 0 mpc [26] $end
$var wire 1 1 mpc [25] $end
$var wire 1 2 mpc [24] $end
$var wire 1 3 mpc [23] $end
$var wire 1 4 mpc [22] $end
$var wire 1 5 mpc [21] $end
$var wire 1 6 mpc [20] $end
$var wire 1 7 mpc [19] $end
$var wire 1 8 mpc [18] $end
$var wire 1 9 mpc [17] $end
$var wire 1 : mpc [16] $end
$var wire 1 ; mpc [15] $end
$var wire 1 < mpc [14] $end
$var wire 1 = mpc [13] $end
$var wire 1 > mpc [12] $end
$var wire 1 ? mpc [11] $end
$var wire 1 @ mpc [10] $end
$var wire 1 A mpc [9] $end
$var wire 1 B mpc [8] $end
$var wire 1 C mpc [7] $end
$var wire 1 D mpc [6] $end
$var wire 1 E mpc [5] $end
$var wire 1 F mpc [4] $end
$var wire 1 G mpc [3] $end
$var wire 1 H mpc [2] $end
$var wire 1 I mpc [1] $end
$var wire 1 J mpc [0] $end
$var wire 1 K wInst [31] $end
$var wire 1 L wInst [30] $end
$var wire 1 M wInst [29] $end
$var wire 1 N wInst [28] $end
$var wire 1 O wInst [27] $end
$var wire 1 P wInst [26] $end
$var wire 1 Q wInst [25] $end
$var wire 1 R wInst [24] $end
$var wire 1 S wInst [23] $end
$var wire 1 T wInst [22] $end
$var wire 1 U wInst [21] $end
$var wire 1 V wInst [20] $end
$var wire 1 W wInst [19] $end
$var wire 1 X wInst [18] $end
$var wire 1 Y wInst [17] $end
$var wire 1 Z wInst [16] $end
$var wire 1 [ wInst [15] $end
$var wire 1 \ wInst [14] $end
$var wire 1 ] wInst [13] $end
$var wire 1 ^ wInst [12] $end
$var wire 1 _ wInst [11] $end
$var wire 1 ` wInst [10] $end
$var wire 1 a wInst [9] $end
$var wire 1 b wInst [8] $end
$var wire 1 c wInst [7] $end
$var wire 1 d wInst [6] $end
$var wire 1 e wInst [5] $end
$var wire 1 f wInst [4] $end
$var wire 1 g wInst [3] $end
$var wire 1 h wInst [2] $end
$var wire 1 i wInst [1] $end
$var wire 1 j wInst [0] $end

$scope module i1 $end
$var wire 1 k gnd $end
$var wire 1 l vcc $end
$var wire 1 m unknown $end
$var tri1 1 n devclrn $end
$var tri1 1 o devpor $end
$var tri1 1 p devoe $end
$var wire 1 q iRST~input_o $end
$var wire 1 r iPCInicial[0]~input_o $end
$var wire 1 s iPCInicial[1]~input_o $end
$var wire 1 t iPCInicial[2]~input_o $end
$var wire 1 u iPCInicial[3]~input_o $end
$var wire 1 v iPCInicial[4]~input_o $end
$var wire 1 w iPCInicial[5]~input_o $end
$var wire 1 x iPCInicial[6]~input_o $end
$var wire 1 y iPCInicial[7]~input_o $end
$var wire 1 z iPCInicial[8]~input_o $end
$var wire 1 { iPCInicial[9]~input_o $end
$var wire 1 | iPCInicial[10]~input_o $end
$var wire 1 } iPCInicial[11]~input_o $end
$var wire 1 ~ iPCInicial[12]~input_o $end
$var wire 1 !! iPCInicial[13]~input_o $end
$var wire 1 "! iPCInicial[14]~input_o $end
$var wire 1 #! iPCInicial[15]~input_o $end
$var wire 1 $! iPCInicial[16]~input_o $end
$var wire 1 %! iPCInicial[17]~input_o $end
$var wire 1 &! iPCInicial[18]~input_o $end
$var wire 1 '! iPCInicial[19]~input_o $end
$var wire 1 (! iPCInicial[20]~input_o $end
$var wire 1 )! iPCInicial[21]~input_o $end
$var wire 1 *! iPCInicial[22]~input_o $end
$var wire 1 +! iPCInicial[23]~input_o $end
$var wire 1 ,! iPCInicial[24]~input_o $end
$var wire 1 -! iPCInicial[25]~input_o $end
$var wire 1 .! iPCInicial[26]~input_o $end
$var wire 1 /! iPCInicial[27]~input_o $end
$var wire 1 0! iPCInicial[28]~input_o $end
$var wire 1 1! iPCInicial[29]~input_o $end
$var wire 1 2! iPCInicial[30]~input_o $end
$var wire 1 3! iPCInicial[31]~input_o $end
$var wire 1 4! wCRegWrite~input_o $end
$var wire 1 5! wCMemWrite~input_o $end
$var wire 1 6! wCMemRead~input_o $end
$var wire 1 7! wCMem2Reg[0]~input_o $end
$var wire 1 8! wCMem2Reg[1]~input_o $end
$var wire 1 9! wCMem2Reg[2]~input_o $end
$var wire 1 :! wCOrigPC[0]~input_o $end
$var wire 1 ;! wCOrigPC[1]~input_o $end
$var wire 1 <! wCOrigPC[2]~input_o $end
$var wire 1 =! wCULAControl[0]~input_o $end
$var wire 1 >! wCULAControl[1]~input_o $end
$var wire 1 ?! wCULAControl[2]~input_o $end
$var wire 1 @! wCULAControl[3]~input_o $end
$var wire 1 A! wCULAControl[4]~input_o $end
$var wire 1 B! wCOrigBUla[0]~input_o $end
$var wire 1 C! wCOrigBUla[1]~input_o $end
$var wire 1 D! iCLK~input_o $end
$var wire 1 E! iCLK~inputCLKENA0_outclk $end
$var wire 1 F! ~GND~combout $end
$var wire 1 G! MI0|BI_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 H! MI0|BI_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 I! MI0|BI_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 J! MI0|BI_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 K! MI0|BI_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 L! MI0|BI_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 M! MI0|BI_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 N! MI0|BI_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 O! MI0|BI_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 P! MI0|BI_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 Q! MI0|BI_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 R! MI0|BI_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 S! MI0|BI_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 T! MI0|BI_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 U! MI0|BI_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 V! MI0|BI_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 W! MI0|BI_rtl_0|auto_generated|ram_block1a16 $end
$var wire 1 X! MI0|BI_rtl_0|auto_generated|ram_block1a17 $end
$var wire 1 Y! MI0|BI_rtl_0|auto_generated|ram_block1a18 $end
$var wire 1 Z! MI0|BI_rtl_0|auto_generated|ram_block1a19 $end
$var wire 1 [! MI0|BI_rtl_0|auto_generated|ram_block1a20 $end
$var wire 1 \! MI0|BI_rtl_0|auto_generated|ram_block1a21 $end
$var wire 1 ]! MI0|BI_rtl_0|auto_generated|ram_block1a22 $end
$var wire 1 ^! MI0|BI_rtl_0|auto_generated|ram_block1a23 $end
$var wire 1 _! MI0|BI_rtl_0|auto_generated|ram_block1a24 $end
$var wire 1 `! MI0|BI_rtl_0|auto_generated|ram_block1a25 $end
$var wire 1 a! MI0|BI_rtl_0|auto_generated|ram_block1a26 $end
$var wire 1 b! MI0|BI_rtl_0|auto_generated|ram_block1a27 $end
$var wire 1 c! MI0|BI_rtl_0|auto_generated|ram_block1a28 $end
$var wire 1 d! MI0|BI_rtl_0|auto_generated|ram_block1a29 $end
$var wire 1 e! MI0|BI_rtl_0|auto_generated|ram_block1a30 $end
$var wire 1 f! MI0|BI_rtl_0|auto_generated|ram_block1a31 $end
$var wire 1 g! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [39] $end
$var wire 1 h! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [38] $end
$var wire 1 i! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [37] $end
$var wire 1 j! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [36] $end
$var wire 1 k! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [35] $end
$var wire 1 l! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [34] $end
$var wire 1 m! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [33] $end
$var wire 1 n! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [32] $end
$var wire 1 o! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [31] $end
$var wire 1 p! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [30] $end
$var wire 1 q! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [29] $end
$var wire 1 r! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28] $end
$var wire 1 s! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27] $end
$var wire 1 t! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26] $end
$var wire 1 u! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25] $end
$var wire 1 v! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24] $end
$var wire 1 w! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23] $end
$var wire 1 x! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22] $end
$var wire 1 y! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21] $end
$var wire 1 z! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20] $end
$var wire 1 {! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 |! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 }! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 ~! MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 !" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 "" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 #" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 $" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 %" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 &" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 '" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 (" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 )" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 *" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 +" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 ," MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 -" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 ." MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 /" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 0" MI0|BI_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
b0 $
0%
0&
b0 '
b0 (
0)
b0 *
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0k
1l
xm
1n
1o
1p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
$end
#10000
1!
1D!
1E!
#10001
10"
1/"
1,"
1+"
1)"
1'"
1!"
1}!
1z!
1x!
1G!
1H!
1K!
1L!
1N!
1P!
1V!
1X!
1[!
1]!
1T
1V
1Y
1[
1a
1c
1e
1f
1i
1j
#20000
0!
0D!
0E!
#30000
1!
1D!
1E!
#40000
0!
0D!
0E!
#50000
1!
1D!
1E!
#60000
0!
0D!
0E!
#70000
1!
1D!
1E!
#80000
0!
0D!
0E!
#90000
1!
1D!
1E!
#100000
0!
0D!
0E!
#110000
1!
1D!
1E!
#120000
0!
0D!
0E!
#130000
1!
1D!
1E!
#140000
0!
0D!
0E!
#150000
1!
1D!
1E!
#160000
0!
0D!
0E!
#170000
1!
1D!
1E!
#180000
0!
0D!
0E!
#190000
1!
1D!
1E!
#200000
0!
0D!
0E!
#210000
1!
1D!
1E!
#220000
0!
0D!
0E!
#230000
1!
1D!
1E!
#240000
0!
0D!
0E!
#250000
1!
1D!
1E!
#260000
0!
0D!
0E!
#270000
1!
1D!
1E!
#280000
0!
0D!
0E!
#290000
1!
1D!
1E!
#300000
0!
0D!
0E!
#310000
1!
1D!
1E!
#320000
0!
0D!
0E!
#330000
1!
1D!
1E!
#340000
0!
0D!
0E!
#350000
1!
1D!
1E!
#360000
0!
0D!
0E!
#370000
1!
1D!
1E!
#380000
0!
0D!
0E!
#390000
1!
1D!
1E!
#400000
0!
0D!
0E!
#410000
1!
1D!
1E!
#420000
0!
0D!
0E!
#430000
1!
1D!
1E!
#440000
0!
0D!
0E!
#450000
1!
1D!
1E!
#460000
0!
0D!
0E!
#470000
1!
1D!
1E!
#480000
0!
0D!
0E!
#490000
1!
1D!
1E!
#500000
0!
0D!
0E!
#510000
1!
1D!
1E!
#520000
0!
0D!
0E!
#530000
1!
1D!
1E!
#540000
0!
0D!
0E!
#550000
1!
1D!
1E!
#560000
0!
0D!
0E!
#570000
1!
1D!
1E!
#580000
0!
0D!
0E!
#590000
1!
1D!
1E!
#600000
0!
0D!
0E!
#610000
1!
1D!
1E!
#620000
0!
0D!
0E!
#630000
1!
1D!
1E!
#640000
0!
0D!
0E!
#650000
1!
1D!
1E!
#660000
0!
0D!
0E!
#670000
1!
1D!
1E!
#680000
0!
0D!
0E!
#690000
1!
1D!
1E!
#700000
0!
0D!
0E!
#710000
1!
1D!
1E!
#720000
0!
0D!
0E!
#730000
1!
1D!
1E!
#740000
0!
0D!
0E!
#750000
1!
1D!
1E!
#760000
0!
0D!
0E!
#770000
1!
1D!
1E!
#780000
0!
0D!
0E!
#790000
1!
1D!
1E!
#800000
0!
0D!
0E!
#810000
1!
1D!
1E!
#820000
0!
0D!
0E!
#830000
1!
1D!
1E!
#840000
0!
0D!
0E!
#850000
1!
1D!
1E!
#860000
0!
0D!
0E!
#870000
1!
1D!
1E!
#880000
0!
0D!
0E!
#890000
1!
1D!
1E!
#900000
0!
0D!
0E!
#910000
1!
1D!
1E!
#920000
0!
0D!
0E!
#930000
1!
1D!
1E!
#940000
0!
0D!
0E!
#950000
1!
1D!
1E!
#960000
0!
0D!
0E!
#970000
1!
1D!
1E!
#980000
0!
0D!
0E!
#990000
1!
1D!
1E!
#1000000
