<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 238</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:7px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page238-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a238.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">10-2&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL¬Æ STREAMING&#160;SIMD&#160;EXTENSIONS&#160;(INTEL¬Æ SSE)</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft09">SSE extensions&#160;are fully compatible with all&#160;software written for&#160;IA-32 processors. All existing&#160;software&#160;continues&#160;<br/>to run correctly, without&#160;modification,&#160;on&#160;processors&#160;that incorporate SSE&#160;extensions.&#160;Enhancements to&#160;CPUID&#160;<br/>permit&#160;detection&#160;of SSE extensions. SSE&#160;extensions are accessible from&#160;all IA-32 execution&#160;modes:&#160;protected&#160;<br/>mode, real&#160;address mode,&#160;and virtual-8086 mode.<br/>The following sections&#160;of&#160;this chapter describe&#160;the programming environment&#160;for&#160;SSE extensions, including:&#160;XMM&#160;<br/>registers,&#160;the packed single-precision floating-point data&#160;type, and SSE instructions. For&#160;additional&#160;information,&#160;<br/>see:</p>
<p style="position:absolute;top:229px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:229px;left:93px;white-space:nowrap" class="ft02"><a href="o_7281d5ea06a5b67a-273.html">Section 11.6,&#160;‚ÄúWriting&#160;Applications with SSE/SSE2&#160;Extensions‚Äù.</a></p>
<p style="position:absolute;top:251px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:252px;left:93px;white-space:nowrap" class="ft09"><a href="o_7281d5ea06a5b67a-267.html">Section 11.5,&#160;‚ÄúSSE, SSE2, and SSE3&#160;Exceptions,‚Äù</a>&#160;describes&#160;the exceptions&#160;that can&#160;be generated&#160;with&#160;<br/>SSE/SSE2/SSE3&#160;instructions.</p>
<p style="position:absolute;top:290px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:291px;left:93px;white-space:nowrap" class="ft09"><i>Intel¬Æ&#160;64&#160;and IA-32&#160;Architectures&#160;Software&#160;Developer‚Äôs Manual,&#160;Volumes&#160;2A&#160;&amp;&#160;2B,</i>&#160;provide a&#160;detailed&#160;<br/>description of&#160;these instructions.</p>
<p style="position:absolute;top:329px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:330px;left:93px;white-space:nowrap" class="ft09"><a href="˛ˇ">Chapter&#160;13, ‚ÄúSystem Programming for Instruction Set&#160;Extensions and Processor Extended&#160;States,‚Äù</a>&#160;in the&#160;<br/><i>Intel¬Æ 64 and&#160;IA-32 Architectures Software&#160;Developer‚Äôs&#160;Manual,&#160;Volume 3A,</i>&#160;gives&#160;guidelines for&#160;integrating&#160;<br/>these&#160;extensions into&#160;an operating-system environment.</p>
<p style="position:absolute;top:418px;left:68px;white-space:nowrap" class="ft05">10.2 SSE&#160;</p>
<p style="position:absolute;top:418px;left:187px;white-space:nowrap" class="ft05">PROGRAMMING&#160;</p>
<p style="position:absolute;top:418px;left:337px;white-space:nowrap" class="ft05">ENVIRONMENT</p>
<p style="position:absolute;top:454px;left:68px;white-space:nowrap" class="ft09"><a href="o_7281d5ea06a5b67a-238.html">Figure&#160;10-1</a>&#160;shows&#160;the&#160;execution environment for&#160;the&#160;SSE&#160;extensions.&#160;All&#160;SSE instructions operate on&#160;the&#160;XMM&#160;<br/>registers, MMX&#160;registers,&#160;and/or&#160;memory as&#160;follows:&#160;</p>
<p style="position:absolute;top:493px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:493px;left:93px;white-space:nowrap" class="ft09"><b>XMM&#160;registers&#160;‚Äî</b>&#160;These&#160;eight registers&#160;(see&#160;<a href="o_7281d5ea06a5b67a-239.html">Figure&#160;10-2&#160;and Section 10.2.2, ‚ÄúXMM&#160;Registers‚Äù) are use</a>d&#160;to&#160;<br/>operate on packed or scalar single-precision floating-point data. Scalar operations are operations performed on&#160;<br/>individual (unpacked)&#160;single-precision floating-point&#160;values&#160;stored&#160;in&#160;the low doubleword of an&#160;XMM register.&#160;<br/>XMM registers&#160;are referenced&#160;by&#160;the names XMM0 through&#160;XMM7.</p>
<p style="position:absolute;top:940px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:941px;left:93px;white-space:nowrap" class="ft09"><b>MXCSR&#160;register ‚Äî</b>&#160;This&#160;32-bit register (see<a href="o_7281d5ea06a5b67a-240.html">&#160;Figure&#160;10-3&#160;and&#160;</a><a href="o_7281d5ea06a5b67a-239.html">Section&#160;10.2.3,&#160;‚ÄúMXCSR&#160;Control&#160;and&#160;Status&#160;<br/>Register‚Äù) pro</a>vides&#160;status&#160;and control bits&#160;used in SIMD floating-point&#160;operations.</p>
<p style="position:absolute;top:979px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:980px;left:93px;white-space:nowrap" class="ft09"><b>MMX&#160;registers&#160;‚Äî</b>&#160;These&#160;eight&#160;registers (see<a href="o_7281d5ea06a5b67a-227.html">&#160;Figure&#160;9-2)&#160;</a>are used&#160;to&#160;perform operations on 64-bit&#160;packed&#160;<br/>integer data.&#160;They are also used to&#160;hold operands&#160;for&#160;some operations&#160;performed between the&#160;MMX&#160;and XMM&#160;<br/>registers. MMX&#160;registers are&#160;referenced by the names MM0&#160;through&#160;MM7.</p>
<p style="position:absolute;top:1035px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:1036px;left:93px;white-space:nowrap" class="ft09"><b>General-purpose registers&#160;‚Äî</b>&#160;The eight general-purpose registers&#160;(see<a href="o_7281d5ea06a5b67a-72.html">&#160;Figure&#160;3-5) are&#160;</a>used&#160;along with the&#160;<br/>existing IA-32 addressing&#160;modes&#160;to address&#160;operands in&#160;memory.&#160;(MMX and XMM&#160;registers cannot be used to&#160;</p>
<p style="position:absolute;top:904px;left:315px;white-space:nowrap" class="ft07">Figure&#160;10-1.&#160;&#160;SSE Execution&#160;Environment</p>
<p style="position:absolute;top:855px;left:542px;white-space:nowrap" class="ft00">0</p>
<p style="position:absolute;top:610px;left:522px;white-space:nowrap" class="ft00">2</p>
<p style="position:absolute;top:607px;left:529px;white-space:nowrap" class="ft08">32</p>
<p style="position:absolute;top:610px;left:540px;white-space:nowrap" class="ft00">&#160;-1</p>
<p style="position:absolute;top:831px;left:412px;white-space:nowrap" class="ft00">Eight 32-Bit</p>
<p style="position:absolute;top:870px;left:429px;white-space:nowrap" class="ft00">32 Bits</p>
<p style="position:absolute;top:871px;left:290px;white-space:nowrap" class="ft00">EFLAGS Register</p>
<p style="position:absolute;top:587px;left:547px;white-space:nowrap" class="ft00">Address Space</p>
<p style="position:absolute;top:804px;left:398px;white-space:nowrap" class="ft00">General-Purpose</p>
<p style="position:absolute;top:739px;left:388px;white-space:nowrap" class="ft00">Eight 64-Bit</p>
<p style="position:absolute;top:726px;left:378px;white-space:nowrap" class="ft00">MMX Registers</p>
<p style="position:absolute;top:626px;left:331px;white-space:nowrap" class="ft00">Eight 128-Bit</p>
<p style="position:absolute;top:614px;left:324px;white-space:nowrap" class="ft00">XMM Registers</p>
<p style="position:absolute;top:671px;left:425px;white-space:nowrap" class="ft00">32 Bits</p>
<p style="position:absolute;top:671px;left:290px;white-space:nowrap" class="ft00">MXCSR Register</p>
<p style="position:absolute;top:818px;left:417px;white-space:nowrap" class="ft00">Registers</p>
</div>
</body>
</html>
