// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module PermuteSequencer(	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
  input          clock,	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
  input          reset,	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
  output         io_dis_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [31:0]  io_dis_bits_bits,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [10:0]  io_dis_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [2:0]   io_dis_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_vconfig_vtype_vlmul_sign,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [1:0]   io_dis_bits_vconfig_vtype_vlmul_mag,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [9:0]   io_dis_bits_vstart,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [63:0]  io_dis_bits_rs1_data,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [4:0]   io_dis_bits_vat,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [1:0]   io_dis_bits_emul,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_rs1_is_rs2,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_renv2,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_bits_renvm,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_seq_hazard_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [4:0]   io_seq_hazard_bits_vat,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [255:0] io_seq_hazard_bits_rintent,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [4:0]   io_vat,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [4:0]   io_vat_head,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [255:0] io_older_writes,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_busy,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_rvs2_req_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvs2_req_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [7:0]   io_rvs2_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvs2_req_bits_oldest,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [127:0] io_rvs2_resp,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_rvm_req_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvm_req_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [7:0]   io_rvm_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvm_req_bits_oldest,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [127:0] io_rvm_resp,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_iss_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_iss_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_iss_bits_renv2,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_iss_bits_renvm,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [127:0] io_iss_bits_rvs2_data,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [9:0]   io_iss_bits_eidx,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [1:0]   io_iss_bits_rvs2_eew,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [127:0] io_iss_bits_rvm_data,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_iss_bits_vmu,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [10:0]  io_iss_bits_vl,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_iss_bits_tail	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
);

  wire             _io_iss_valid_output;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:88:73]
  wire [2:0]       _eidx_9to7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
  wire [7:0]       _io_rvs2_req_bits_eg_T;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  reg              valid;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:17:22]
  reg  [31:0]      inst_bits;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
  reg  [10:0]      inst_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
  reg  [2:0]       inst_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
  reg              inst_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
  reg  [1:0]       inst_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
  reg  [4:0]       inst_vat;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
  reg              inst_rs1_is_rs2;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
  reg              inst_renv2;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
  reg              inst_renvm;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
  reg  [9:0]       eidx;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:19:18]
  reg  [255:0]     rvs2_mask;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:20:22]
  reg  [7:0]       rvm_mask;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:21:21]
  reg  [10:0]      slide_offset;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:23:25]
  wire [2:0]       incr_eew = inst_bits[6:0] == 7'h7 | inst_bits[6:0] == 7'h27 ? {1'h0, inst_bits[13:12]} : ~(|(inst_bits[14:12])) & (~(|(inst_bits[14:12])) | inst_bits[14:12] == 3'h3 | inst_bits[14:12] == 3'h4 ? {1'h0, inst_bits[31:26]} : 7'h40) == 7'hE ? 3'h1 : inst_vconfig_vtype_vsew;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18, :27:{32,42,56}, :31:21, :32:8, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21, generators/saturn/src/main/scala/common/Bundles.scala:56:20, :58:26, :72:20, :75:20, :84:{18,35}]
  wire [10:0]      _eff_vl_T_9 = 11'h400 >> {1'h0, inst_vconfig_vtype_vsew} + {1'h0, inst_vconfig_vtype_vlmul_sign, ~inst_vconfig_vtype_vlmul_mag} & 11'h7FE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:{33,47,71}, generators/rocket-chip/src/main/scala/util/package.scala:174:{35,37}, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [10:0]      _eff_vl_T_10 = inst_vconfig_vl + slide_offset;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18, :23:25, :34:97]
  wire [10:0]      eff_vl = ~(inst_bits[6:0] == 7'h7 | inst_bits[6:0] == 7'h27) & (|(inst_bits[14:12])) ? (inst_bits[26] ? (_eff_vl_T_9 > _eff_vl_T_10 ? _eff_vl_T_10 : _eff_vl_T_9) : inst_vconfig_vl - slide_offset) : inst_vconfig_vl;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, :174:35, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18, :23:25, :24:{15,25,40}, :25:30, :33:19, :34:{8,35,97}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:{34,37}, generators/saturn/src/main/scala/common/Bundles.scala:56:20, :72:20, :75:20]
  wire [2:0]       _offset_T_13 = 3'h4 - incr_eew;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:31:21, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:33]
  wire [9:0]       _GEN = {7'h0, _offset_T_13};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:33, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:{15,33}]
  wire [17:0]      _next_eidx_next_T_14 = {7'h0, {1'h0, eidx >> _GEN} + 11'h1} << _offset_T_13;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:33, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:19:18, :44:21, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:{15,33,52,60}, :64:21]
  wire [10:0]      next_eidx = eff_vl > _next_eidx_next_T_14[10:0] ? _next_eidx_next_T_14[10:0] : eff_vl;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:33:19, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:{34,37}, :52:10, :54:60]
  wire             tail = next_eidx == eff_vl;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:33:19, :38:24, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34]
  wire             _io_dis_ready_T_1 = io_iss_ready & _io_iss_valid_output;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:88:73, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _io_dis_ready_output = ~valid | tail & _io_dis_ready_T_1;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:17:22, :38:24, :40:{19,26,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [255:0]     vs2_read_oh = inst_renv2 ? 256'h1 << _io_rvs2_req_bits_eg_T : 256'h0;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18, :59:21, :73:24, generators/saturn/src/main/scala/common/Parameters.scala:344:10, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [255:0]     _rvm_mask_T_2 = 256'h1 << _eidx_9to7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/common/Parameters.scala:343:20, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             oldest = inst_vat == io_vat_head;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18, :79:25]
  wire [9:0]       io_rvs2_req_bits_eg_off = eidx >> _GEN;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:19:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:15, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
  assign _io_rvs2_req_bits_eg_T = {inst_rs1_is_rs2 ? inst_bits[19:15] : inst_bits[24:20], 3'h0} + io_rvs2_req_bits_eg_off[7:0];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18, :24:40, :26:16, generators/saturn/src/main/scala/common/Bundles.scala:68:17, :69:17, generators/saturn/src/main/scala/common/Parameters.scala:343:20, :344:10]
  assign _eidx_9to7 = eidx[9:7];	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:19:18, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
  assign _io_iss_valid_output = valid & (((inst_renvm ? _rvm_mask_T_2 : 256'h0) | vs2_read_oh) & io_older_writes) == 256'h0 & (~inst_renvm | io_rvm_req_ready) & (~inst_renv2 | io_rvs2_req_ready);	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:17:22, :18:18, :59:21, :73:24, :74:24, :76:{33,48,67}, :88:{45,52,73,77,84}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             _GEN_0 = _io_dis_ready_output & io_dis_valid;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:40:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [63:0]      _offset_T_9 = io_dis_bits_bits[14] ? io_dis_bits_rs1_data : {59'h0, io_dis_bits_bits[19:15]};	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:44:{56,72}, generators/saturn/src/main/scala/common/Bundles.scala:72:20, :73:18]
  wire [10:0]      offset = io_dis_bits_bits[14:12] == 3'h0 | io_dis_bits_bits[14:12] == 3'h3 | io_dis_bits_bits[14:12] == 3'h4 ? (_offset_T_9 > 64'h400 ? 11'h400 : _offset_T_9[10:0]) : 11'h1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:33, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:24:40, :44:{21,56}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:{34,37}, generators/saturn/src/main/scala/common/Bundles.scala:72:20]
  wire             slide_1 = ~(io_dis_bits_bits[6:0] == 7'h7 | io_dis_bits_bits[6:0] == 7'h27) & (|(io_dis_bits_bits[14:12]));	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:45:{17,31,50}, generators/saturn/src/main/scala/common/Bundles.scala:56:20, :72:20]
  wire             _GEN_1 = _io_dis_ready_T_1 & ~tail;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:38:24, :99:{21,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [4:0]       rs2_1 = io_dis_bits_rs1_is_rs2 ? io_dis_bits_bits[19:15] : io_dis_bits_bits[24:20];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:57:18, generators/saturn/src/main/scala/common/Bundles.scala:69:17, :73:18]
  wire [3:0][31:0] _GEN_2 = {{{{8{&(rs2_1[4:3])}}, {8{rs2_1[4:3] == 2'h2}}, {8{rs2_1[4:3] == 2'h1}}, {8{rs2_1[4:3] == 2'h0}}}}, {{{4{&(rs2_1[4:2])}}, {4{rs2_1[4:2] == 3'h6}}, {4{rs2_1[4:2] == 3'h5}}, {4{rs2_1[4:2] == 3'h4}}, {4{rs2_1[4:2] == 3'h3}}, {4{rs2_1[4:2] == 3'h2}}, {4{rs2_1[4:2] == 3'h1}}, {4{rs2_1[4:2] == 3'h0}}}}, {{{2{&(rs2_1[4:1])}}, {2{rs2_1[4:1] == 4'hE}}, {2{rs2_1[4:1] == 4'hD}}, {2{rs2_1[4:1] == 4'hC}}, {2{rs2_1[4:1] == 4'hB}}, {2{rs2_1[4:1] == 4'hA}}, {2{rs2_1[4:1] == 4'h9}}, {2{rs2_1[4:1] == 4'h8}}, {2{rs2_1[4:1] == 4'h7}}, {2{rs2_1[4:1] == 4'h6}}, {2{rs2_1[4:1] == 4'h5}}, {2{rs2_1[4:1] == 4'h4}}, {2{rs2_1[4:1] == 4'h3}}, {2{rs2_1[4:1] == 4'h2}}, {2{rs2_1[4:1] == 4'h1}}, {2{rs2_1[4:1] == 4'h0}}}}, {32'h1 << rs2_1}};	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:24:40, :32:8, :57:18, :59:53, generators/saturn/src/main/scala/backend/PipeSequencer.scala:73:20, generators/saturn/src/main/scala/common/Parameters.scala:394:{20,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
    if (reset)	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
      valid <= 1'h0;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:17:22, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
    else if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valid <= ~slide_1 | ~(io_dis_bits_bits[26] ? offset >= (11'h400 >> {1'h0, io_dis_bits_vconfig_vtype_vsew} + {1'h0, io_dis_bits_vconfig_vtype_vlmul_sign, ~io_dis_bits_vconfig_vtype_vlmul_mag} & 11'h7FE) : io_dis_bits_vconfig_vl <= offset);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:{33,47,71}, generators/rocket-chip/src/main/scala/util/package.scala:174:{35,37}, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:17:22, :44:21, :45:31, :46:36, :49:28, :50:27, :51:14, :52:{17,18,34}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21, generators/saturn/src/main/scala/common/Bundles.scala:75:20]
    else if (_io_dis_ready_T_1)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valid <= ~tail;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:17:22, :38:24, :63:14]
    if (_GEN_0) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      inst_bits <= io_dis_bits_bits;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
      inst_vconfig_vl <= io_dis_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
      inst_vconfig_vtype_vsew <= io_dis_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
      inst_vconfig_vtype_vlmul_sign <= io_dis_bits_vconfig_vtype_vlmul_sign;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
      inst_vconfig_vtype_vlmul_mag <= io_dis_bits_vconfig_vtype_vlmul_mag;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
      inst_vat <= io_dis_bits_vat;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
      inst_rs1_is_rs2 <= io_dis_bits_rs1_is_rs2;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
      inst_renv2 <= io_dis_bits_renv2;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
      inst_renvm <= io_dis_bits_renvm;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:18:18]
      slide_offset <= offset;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:23:25, :44:21]
    end
    if (_GEN_1)	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:99:21]
      eidx <= next_eidx[9:0];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:19:18, :106:10, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34]
    else if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      eidx <= slide_1 ? (io_dis_bits_bits[26] ? offset[9:0] : 10'h0) : io_dis_bits_vstart;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:19:18, :44:21, :45:31, :46:36, :47:26, :54:17, generators/saturn/src/main/scala/common/Bundles.scala:75:20]
    if (~_GEN_1 | next_eidx >> _offset_T_13 == {1'h0, eidx >> _GEN}) begin	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:19:18, :42:22, :99:{21,31}, :100:91, :101:17, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :54:{15,33}, :60:{16,27,37}, :64:21]
      if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        rvs2_mask <= io_dis_bits_renv2 ? {{8{_GEN_2[io_dis_bits_emul][31]}}, {8{_GEN_2[io_dis_bits_emul][30]}}, {8{_GEN_2[io_dis_bits_emul][29]}}, {8{_GEN_2[io_dis_bits_emul][28]}}, {8{_GEN_2[io_dis_bits_emul][27]}}, {8{_GEN_2[io_dis_bits_emul][26]}}, {8{_GEN_2[io_dis_bits_emul][25]}}, {8{_GEN_2[io_dis_bits_emul][24]}}, {8{_GEN_2[io_dis_bits_emul][23]}}, {8{_GEN_2[io_dis_bits_emul][22]}}, {8{_GEN_2[io_dis_bits_emul][21]}}, {8{_GEN_2[io_dis_bits_emul][20]}}, {8{_GEN_2[io_dis_bits_emul][19]}}, {8{_GEN_2[io_dis_bits_emul][18]}}, {8{_GEN_2[io_dis_bits_emul][17]}}, {8{_GEN_2[io_dis_bits_emul][16]}}, {8{_GEN_2[io_dis_bits_emul][15]}}, {8{_GEN_2[io_dis_bits_emul][14]}}, {8{_GEN_2[io_dis_bits_emul][13]}}, {8{_GEN_2[io_dis_bits_emul][12]}}, {8{_GEN_2[io_dis_bits_emul][11]}}, {8{_GEN_2[io_dis_bits_emul][10]}}, {8{_GEN_2[io_dis_bits_emul][9]}}, {8{_GEN_2[io_dis_bits_emul][8]}}, {8{_GEN_2[io_dis_bits_emul][7]}}, {8{_GEN_2[io_dis_bits_emul][6]}}, {8{_GEN_2[io_dis_bits_emul][5]}}, {8{_GEN_2[io_dis_bits_emul][4]}}, {8{_GEN_2[io_dis_bits_emul][3]}}, {8{_GEN_2[io_dis_bits_emul][2]}}, {8{_GEN_2[io_dis_bits_emul][1]}}, {8{_GEN_2[io_dis_bits_emul][0]}}} : 256'h0;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:20:22, :59:{21,53}]
    end
    else	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:42:22, :99:31, :100:91]
      rvs2_mask <= rvs2_mask & ~vs2_read_oh;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:20:22, :73:24, :101:{30,32}]
    if (~_GEN_1 | {7'h0, next_eidx[10:7]} == {8'h0, _eidx_9to7}) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:33, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:42:22, :99:{21,31}, :100:91, :103:85, :104:16, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :60:{16,27}, :65:20, :73:20, generators/saturn/src/main/scala/common/Parameters.scala:343:20, :344:10]
      if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        rvm_mask <= {8{io_dis_bits_renvm}};	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:21:21, :60:20]
    end
    else	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:42:22, :99:31, :103:85]
      rvm_mask <= ~(_rvm_mask_T_2[7:0]) & rvm_mask;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:21:21, :104:{28,30}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:20];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
    initial begin	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
        for (logic [4:0] i = 5'h0; i < 5'h15; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
        end	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
        valid = _RANDOM[5'h0][0];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :17:22]
        inst_bits = {_RANDOM[5'h1][31:9], _RANDOM[5'h2][8:0]};	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
        inst_vconfig_vl = _RANDOM[5'h2][19:9];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
        inst_vconfig_vtype_vsew = _RANDOM[5'h4][16:14];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
        inst_vconfig_vtype_vlmul_sign = _RANDOM[5'h4][17];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
        inst_vconfig_vtype_vlmul_mag = _RANDOM[5'h4][19:18];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
        inst_vat = _RANDOM[5'h9][28:24];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
        inst_rs1_is_rs2 = _RANDOM[5'hA][28];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
        inst_renv2 = _RANDOM[5'hB][0];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
        inst_renvm = _RANDOM[5'hB][2];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
        eidx = _RANDOM[5'hB][13:4];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18, :19:18]
        rvs2_mask = {_RANDOM[5'hB][31:14], _RANDOM[5'hC], _RANDOM[5'hD], _RANDOM[5'hE], _RANDOM[5'hF], _RANDOM[5'h10], _RANDOM[5'h11], _RANDOM[5'h12], _RANDOM[5'h13][13:0]};	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18, :20:22]
        rvm_mask = _RANDOM[5'h13][21:14];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :20:22, :21:21]
        slide_offset = {_RANDOM[5'h13][31:23], _RANDOM[5'h14][1:0]};	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :20:22, :23:25]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dis_ready = _io_dis_ready_output;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :40:26]
  assign io_seq_hazard_valid = valid;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :17:22]
  assign io_seq_hazard_bits_vat = inst_vat;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
  assign io_seq_hazard_bits_rintent = {rvs2_mask[255:8], rvs2_mask[7:0] | rvm_mask};	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :20:22, :21:21, :69:58]
  assign io_vat = inst_vat;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
  assign io_busy = valid;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :17:22]
  assign io_rvs2_req_valid = valid & inst_renv2;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :17:22, :18:18, :81:30]
  assign io_rvs2_req_bits_eg = _io_rvs2_req_bits_eg_T;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  assign io_rvs2_req_bits_oldest = oldest;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :79:25]
  assign io_rvm_req_valid = valid & inst_renvm;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :17:22, :18:18, :84:29]
  assign io_rvm_req_bits_eg = {5'h0, _eidx_9to7};	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :85:22, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
  assign io_rvm_req_bits_oldest = oldest;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :79:25]
  assign io_iss_valid = _io_iss_valid_output;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :88:73]
  assign io_iss_bits_renv2 = inst_renv2;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
  assign io_iss_bits_renvm = inst_renvm;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18]
  assign io_iss_bits_rvs2_data = io_rvs2_resp;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7]
  assign io_iss_bits_eidx = eidx;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :19:18]
  assign io_iss_bits_rvs2_eew = incr_eew[1:0];	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :31:21, :92:25]
  assign io_iss_bits_rvm_data = inst_renvm ? io_rvm_resp : 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18, :95:{31,52}]
  assign io_iss_bits_vmu = inst_bits[6:0] == 7'h7 | inst_bits[6:0] == 7'h27;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :18:18, generators/saturn/src/main/scala/common/Bundles.scala:56:20]
  assign io_iss_bits_vl = eff_vl;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :33:19]
  assign io_iss_bits_tail = tail;	// @[generators/saturn/src/main/scala/backend/PermuteSequencer.scala:9:7, :38:24]
endmodule

