<?xml version='1.0' encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html lang="en" xml:lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <link href="cpip.css" rel="stylesheet" type="text/css"/>
    <title>File: /Users/paulross/dev/linux-2.6.37/arch/x86/include/asm/processor-flags.h</title>
  </head>
  <body>
    <h1>File: /Users/paulross/dev/linux-2.6.37/arch/x86/include/asm/processor-flags.h</h1>
    <pre><a name="1"><span class="line">       1: </span></a><span class="f">#</span><span class="n">ifndef</span> <a href="cpu.c_macros.html#_ASM_X86_PROCESSOR_FLAGS_H_0"><span class="b">_ASM_X86_PROCESSOR_FLAGS_H</span></a>
<a name="2"><span class="line">       2: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#_ASM_X86_PROCESSOR_FLAGS_H_0"><span class="b">_ASM_X86_PROCESSOR_FLAGS_H</span></a>
<a name="3"><span class="line">       3: </span></a><span class="k">/* Various flags defined: can be included from assembler. */</span>
<a name="4"><span class="line">       4: </span></a>
<a name="5"><span class="line">       5: </span></a><span class="k">/*
<a name="6"><span class="line">       6: </span></a> * EFLAGS bits
<a name="7"><span class="line">       7: </span></a> */</span>
<a name="8"><span class="line">       8: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_CF_0"><span class="b">X86_EFLAGS_CF</span></a>    <span class="c">0x00000001</span> <span class="k">/* Carry Flag */</span>
<a name="9"><span class="line">       9: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_PF_0"><span class="b">X86_EFLAGS_PF</span></a>    <span class="c">0x00000004</span> <span class="k">/* Parity Flag */</span>
<a name="10"><span class="line">      10: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_AF_0"><span class="b">X86_EFLAGS_AF</span></a>    <span class="c">0x00000010</span> <span class="k">/* Auxillary carry Flag */</span>
<a name="11"><span class="line">      11: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_ZF_0"><span class="b">X86_EFLAGS_ZF</span></a>    <span class="c">0x00000040</span> <span class="k">/* Zero Flag */</span>
<a name="12"><span class="line">      12: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_SF_0"><span class="b">X86_EFLAGS_SF</span></a>    <span class="c">0x00000080</span> <span class="k">/* Sign Flag */</span>
<a name="13"><span class="line">      13: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_TF_0"><span class="b">X86_EFLAGS_TF</span></a>    <span class="c">0x00000100</span> <span class="k">/* Trap Flag */</span>
<a name="14"><span class="line">      14: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_IF_0"><span class="b">X86_EFLAGS_IF</span></a>    <span class="c">0x00000200</span> <span class="k">/* Interrupt Flag */</span>
<a name="15"><span class="line">      15: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_DF_0"><span class="b">X86_EFLAGS_DF</span></a>    <span class="c">0x00000400</span> <span class="k">/* Direction Flag */</span>
<a name="16"><span class="line">      16: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_OF_0"><span class="b">X86_EFLAGS_OF</span></a>    <span class="c">0x00000800</span> <span class="k">/* Overflow Flag */</span>
<a name="17"><span class="line">      17: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_IOPL_0"><span class="b">X86_EFLAGS_IOPL</span></a>    <span class="c">0x00003000</span> <span class="k">/* IOPL mask */</span>
<a name="18"><span class="line">      18: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_NT_0"><span class="b">X86_EFLAGS_NT</span></a>    <span class="c">0x00004000</span> <span class="k">/* Nested Task */</span>
<a name="19"><span class="line">      19: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_RF_0"><span class="b">X86_EFLAGS_RF</span></a>    <span class="c">0x00010000</span> <span class="k">/* Resume Flag */</span>
<a name="20"><span class="line">      20: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_VM_0"><span class="b">X86_EFLAGS_VM</span></a>    <span class="c">0x00020000</span> <span class="k">/* Virtual Mode */</span>
<a name="21"><span class="line">      21: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_AC_0"><span class="b">X86_EFLAGS_AC</span></a>    <span class="c">0x00040000</span> <span class="k">/* Alignment Check */</span>
<a name="22"><span class="line">      22: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_VIF_0"><span class="b">X86_EFLAGS_VIF</span></a>    <span class="c">0x00080000</span> <span class="k">/* Virtual Interrupt Flag */</span>
<a name="23"><span class="line">      23: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_VIP_0"><span class="b">X86_EFLAGS_VIP</span></a>    <span class="c">0x00100000</span> <span class="k">/* Virtual Interrupt Pending */</span>
<a name="24"><span class="line">      24: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_EFLAGS_ID_0"><span class="b">X86_EFLAGS_ID</span></a>    <span class="c">0x00200000</span> <span class="k">/* CPUID detection flag */</span>
<a name="25"><span class="line">      25: </span></a>
<a name="26"><span class="line">      26: </span></a><span class="k">/*
<a name="27"><span class="line">      27: </span></a> * Basic CPU control in CR0
<a name="28"><span class="line">      28: </span></a> */</span>
<a name="29"><span class="line">      29: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_PE_0"><span class="b">X86_CR0_PE</span></a>    <span class="c">0x00000001</span> <span class="k">/* Protection Enable */</span>
<a name="30"><span class="line">      30: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_MP_0"><span class="b">X86_CR0_MP</span></a>    <span class="c">0x00000002</span> <span class="k">/* Monitor Coprocessor */</span>
<a name="31"><span class="line">      31: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_EM_0"><span class="b">X86_CR0_EM</span></a>    <span class="c">0x00000004</span> <span class="k">/* Emulation */</span>
<a name="32"><span class="line">      32: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_TS_0"><span class="b">X86_CR0_TS</span></a>    <span class="c">0x00000008</span> <span class="k">/* Task Switched */</span>
<a name="33"><span class="line">      33: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_ET_0"><span class="b">X86_CR0_ET</span></a>    <span class="c">0x00000010</span> <span class="k">/* Extension Type */</span>
<a name="34"><span class="line">      34: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_NE_0"><span class="b">X86_CR0_NE</span></a>    <span class="c">0x00000020</span> <span class="k">/* Numeric Error */</span>
<a name="35"><span class="line">      35: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_WP_0"><span class="b">X86_CR0_WP</span></a>    <span class="c">0x00010000</span> <span class="k">/* Write Protect */</span>
<a name="36"><span class="line">      36: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_AM_0"><span class="b">X86_CR0_AM</span></a>    <span class="c">0x00040000</span> <span class="k">/* Alignment Mask */</span>
<a name="37"><span class="line">      37: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_NW_0"><span class="b">X86_CR0_NW</span></a>    <span class="c">0x20000000</span> <span class="k">/* Not Write-through */</span>
<a name="38"><span class="line">      38: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_CD_0"><span class="b">X86_CR0_CD</span></a>    <span class="c">0x40000000</span> <span class="k">/* Cache Disable */</span>
<a name="39"><span class="line">      39: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR0_PG_0"><span class="b">X86_CR0_PG</span></a>    <span class="c">0x80000000</span> <span class="k">/* Paging */</span>
<a name="40"><span class="line">      40: </span></a>
<a name="41"><span class="line">      41: </span></a><span class="k">/*
<a name="42"><span class="line">      42: </span></a> * Paging options in CR3
<a name="43"><span class="line">      43: </span></a> */</span>
<a name="44"><span class="line">      44: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR3_PWT_0"><span class="b">X86_CR3_PWT</span></a>    <span class="c">0x00000008</span> <span class="k">/* Page Write Through */</span>
<a name="45"><span class="line">      45: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR3_PCD_0"><span class="b">X86_CR3_PCD</span></a>    <span class="c">0x00000010</span> <span class="k">/* Page Cache Disable */</span>
<a name="46"><span class="line">      46: </span></a>
<a name="47"><span class="line">      47: </span></a><span class="k">/*
<a name="48"><span class="line">      48: </span></a> * Intel CPU features in CR4
<a name="49"><span class="line">      49: </span></a> */</span>
<a name="50"><span class="line">      50: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_VME_0"><span class="b">X86_CR4_VME</span></a>    <span class="c">0x00000001</span> <span class="k">/* enable vm86 extensions */</span>
<a name="51"><span class="line">      51: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_PVI_0"><span class="b">X86_CR4_PVI</span></a>    <span class="c">0x00000002</span> <span class="k">/* virtual interrupts flag enable */</span>
<a name="52"><span class="line">      52: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_TSD_0"><span class="b">X86_CR4_TSD</span></a>    <span class="c">0x00000004</span> <span class="k">/* disable time stamp at ipl 3 */</span>
<a name="53"><span class="line">      53: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_DE_0"><span class="b">X86_CR4_DE</span></a>    <span class="c">0x00000008</span> <span class="k">/* enable debugging extensions */</span>
<a name="54"><span class="line">      54: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_PSE_0"><span class="b">X86_CR4_PSE</span></a>    <span class="c">0x00000010</span> <span class="k">/* enable page size extensions */</span>
<a name="55"><span class="line">      55: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_PAE_0"><span class="b">X86_CR4_PAE</span></a>    <span class="c">0x00000020</span> <span class="k">/* enable physical address extensions */</span>
<a name="56"><span class="line">      56: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_MCE_0"><span class="b">X86_CR4_MCE</span></a>    <span class="c">0x00000040</span> <span class="k">/* Machine check enable */</span>
<a name="57"><span class="line">      57: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_PGE_0"><span class="b">X86_CR4_PGE</span></a>    <span class="c">0x00000080</span> <span class="k">/* enable global pages */</span>
<a name="58"><span class="line">      58: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_PCE_0"><span class="b">X86_CR4_PCE</span></a>    <span class="c">0x00000100</span> <span class="k">/* enable performance counters at ipl 3 */</span>
<a name="59"><span class="line">      59: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_OSFXSR_0"><span class="b">X86_CR4_OSFXSR</span></a>    <span class="c">0x00000200</span> <span class="k">/* enable fast FPU save and restore */</span>
<a name="60"><span class="line">      60: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_OSXMMEXCPT_0"><span class="b">X86_CR4_OSXMMEXCPT</span></a> <span class="c">0x00000400</span> <span class="k">/* enable unmasked SSE exceptions */</span>
<a name="61"><span class="line">      61: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_VMXE_0"><span class="b">X86_CR4_VMXE</span></a>    <span class="c">0x00002000</span> <span class="k">/* enable VMX virtualization */</span>
<a name="62"><span class="line">      62: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR4_OSXSAVE_0"><span class="b">X86_CR4_OSXSAVE</span></a> <span class="c">0x00040000</span> <span class="k">/* enable xsave and xrestore */</span>
<a name="63"><span class="line">      63: </span></a>
<a name="64"><span class="line">      64: </span></a><span class="k">/*
<a name="65"><span class="line">      65: </span></a> * x86-64 Task Priority Register, CR8
<a name="66"><span class="line">      66: </span></a> */</span>
<a name="67"><span class="line">      67: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_CR8_TPR_0"><span class="b">X86_CR8_TPR</span></a>    <span class="c">0x0000000F</span> <span class="k">/* task priority register */</span>
<a name="68"><span class="line">      68: </span></a>
<a name="69"><span class="line">      69: </span></a><span class="k">/*
<a name="70"><span class="line">      70: </span></a> * AMD and Transmeta use MSRs for configuration; see &lt;asm/msr-index.h&gt;
<a name="71"><span class="line">      71: </span></a> */</span>
<a name="72"><span class="line">      72: </span></a>
<a name="73"><span class="line">      73: </span></a><span class="k">/*
<a name="74"><span class="line">      74: </span></a> *      NSC/Cyrix CPU configuration register indexes
<a name="75"><span class="line">      75: </span></a> */</span>
<a name="76"><span class="line">      76: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_PCR0_0"><span class="b">CX86_PCR0</span></a>    <span class="c">0x20</span>
<a name="77"><span class="line">      77: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_GCR_0"><span class="b">CX86_GCR</span></a>    <span class="c">0xb8</span>
<a name="78"><span class="line">      78: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_CCR0_0"><span class="b">CX86_CCR0</span></a>    <span class="c">0xc0</span>
<a name="79"><span class="line">      79: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_CCR1_0"><span class="b">CX86_CCR1</span></a>    <span class="c">0xc1</span>
<a name="80"><span class="line">      80: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_CCR2_0"><span class="b">CX86_CCR2</span></a>    <span class="c">0xc2</span>
<a name="81"><span class="line">      81: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_CCR3_0"><span class="b">CX86_CCR3</span></a>    <span class="c">0xc3</span>
<a name="82"><span class="line">      82: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_CCR4_0"><span class="b">CX86_CCR4</span></a>    <span class="c">0xe8</span>
<a name="83"><span class="line">      83: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_CCR5_0"><span class="b">CX86_CCR5</span></a>    <span class="c">0xe9</span>
<a name="84"><span class="line">      84: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_CCR6_0"><span class="b">CX86_CCR6</span></a>    <span class="c">0xea</span>
<a name="85"><span class="line">      85: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_CCR7_0"><span class="b">CX86_CCR7</span></a>    <span class="c">0xeb</span>
<a name="86"><span class="line">      86: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_PCR1_0"><span class="b">CX86_PCR1</span></a>    <span class="c">0xf0</span>
<a name="87"><span class="line">      87: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_DIR0_0"><span class="b">CX86_DIR0</span></a>    <span class="c">0xfe</span>
<a name="88"><span class="line">      88: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_DIR1_0"><span class="b">CX86_DIR1</span></a>    <span class="c">0xff</span>
<a name="89"><span class="line">      89: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_ARR_BASE_0"><span class="b">CX86_ARR_BASE</span></a>    <span class="c">0xc4</span>
<a name="90"><span class="line">      90: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#CX86_RCR_BASE_0"><span class="b">CX86_RCR_BASE</span></a>    <span class="c">0xdc</span>
<a name="91"><span class="line">      91: </span></a>
<a name="92"><span class="line">      92: </span></a><span class="f">#</span><span class="n">ifdef</span> <a href="cpu.c_macros.html#__KERNEL___0"><span class="b">__KERNEL__</span></a>
<a name="93"><span class="line">      93: </span></a><span class="f">#</span><span class="n">ifdef</span> <a href="cpu.c_macros.html#ZQ09ORklHX1ZNODZfdGVzdG5vdGRlZg__"><span class="b">CONFIG_VM86</span></a>
<a name="94"><span class="line">      94: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_VM_MASK_0"><span class="b">X86_VM_MASK</span></a>    <a href="cpu.c_macros.html#X86_EFLAGS_VM_0"><span class="b">X86_EFLAGS_VM</span></a>
<a name="95"><span class="line">      95: </span></a><span class="f">#</span><span class="n">else</span>
<a name="96"><span class="line">      96: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#X86_VM_MASK_0"><span class="b">X86_VM_MASK</span></a>    <span class="c">0</span> <span class="k">/* No VM86 support */</span>
<a name="97"><span class="line">      97: </span></a><span class="f">#</span><span class="n">endif</span>
<a name="98"><span class="line">      98: </span></a><span class="f">#</span><span class="n">endif</span>
<a name="99"><span class="line">      99: </span></a>
<a name="100"><span class="line">     100: </span></a><span class="f">#</span><span class="n">endif</span> <span class="k">/* _ASM_X86_PROCESSOR_FLAGS_H */</span>
<a name="101"><span class="line">     101: </span></a></pre>
  </body>
</html>
