# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../L3_Best_Aprox.srcs/sources_1/new/circuito.vhd" \
"../../../../L3_Best_Aprox.srcs/sources_1/new/fiterr.vhd" \
"../../../../L3_Best_Aprox.srcs/sources_1/new/linesel.vhd" \
"../../../../L3_Best_Aprox.srcs/sources_1/imports/Desktop/mem3.vhd" \
"../../../../L3_Best_Aprox.srcs/sources_1/imports/lab0Files/circuito_tb.vhd" \

# Do not sort compile order
nosort
