
*** Running vivado
    with args -log CLA_ADDER_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CLA_ADDER_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CLA_ADDER_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 271.574 ; gain = 26.934
Command: synth_design -top CLA_ADDER_wrapper -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.320 ; gain = 101.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CLA_ADDER_wrapper' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/hdl/CLA_ADDER_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'CLA_ADDER' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/synth/CLA_ADDER.v:13]
INFO: [Synth 8-6157] synthesizing module 'CLA_ADDER_CLA_0_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/ip/CLA_ADDER_CLA_0_0/synth/CLA_ADDER_CLA_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/CLA.v:23]
	Parameter MAX_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FullAdder_bitslice' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/FullAdder_bitslice.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder_bitslice' (1#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/FullAdder_bitslice.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (2#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/CLA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA_ADDER_CLA_0_0' (3#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/ip/CLA_ADDER_CLA_0_0/synth/CLA_ADDER_CLA_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CLA_ADDER_ssd_dec_0_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/ip/CLA_ADDER_ssd_dec_0_0/synth/CLA_ADDER_ssd_dec_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ssd_dec' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/imports/Parts/ssd_dec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssd_dec' (4#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/imports/Parts/ssd_dec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA_ADDER_ssd_dec_0_0' (5#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/ip/CLA_ADDER_ssd_dec_0_0/synth/CLA_ADDER_ssd_dec_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CLA_ADDER_ssd_mux_0_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/ip/CLA_ADDER_ssd_mux_0_0/synth/CLA_ADDER_ssd_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ssd_mux' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/imports/Parts/ssd_mux.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/imports/Parts/ssd_mux.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ssd_mux' (6#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/imports/Parts/ssd_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA_ADDER_ssd_mux_0_0' (7#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/ip/CLA_ADDER_ssd_mux_0_0/synth/CLA_ADDER_ssd_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CLA_ADDER_temp_mux_input_0_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/ip/CLA_ADDER_temp_mux_input_0_0/synth/CLA_ADDER_temp_mux_input_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'temp_mux_input' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/temp_mux_input.v:23]
INFO: [Synth 8-6155] done synthesizing module 'temp_mux_input' (8#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/temp_mux_input.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA_ADDER_temp_mux_input_0_0' (9#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/ip/CLA_ADDER_temp_mux_input_0_0/synth/CLA_ADDER_temp_mux_input_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'CLA_ADDER' (10#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/synth/CLA_ADDER.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CLA_ADDER_wrapper' (11#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CLA_ADDER/hdl/CLA_ADDER_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.148 ; gain = 156.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.148 ; gain = 156.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.148 ; gain = 156.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CLA_wrapper_cons.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CLA_wrapper_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CLA_wrapper_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CLA_ADDER_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CLA_ADDER_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 774.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 774.477 ; gain = 489.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 774.477 ; gain = 489.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CLA_ADDER_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLA_ADDER_i/CLA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLA_ADDER_i/ssd_dec_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLA_ADDER_i/temp_mux_input_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLA_ADDER_i/ssd_mux_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 774.477 ; gain = 489.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 774.477 ; gain = 489.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FullAdder_bitslice 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module CLA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ssd_dec 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module ssd_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module temp_mux_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 774.477 ; gain = 489.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 774.582 ; gain = 489.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 774.582 ; gain = 489.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 784.617 ; gain = 499.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 784.617 ; gain = 499.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 784.617 ; gain = 499.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 784.617 ; gain = 499.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 784.617 ; gain = 499.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 784.617 ; gain = 499.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 784.617 ; gain = 499.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     6|
|6     |LUT4   |     8|
|7     |LUT6   |     6|
|8     |FDRE   |    35|
|9     |IBUF   |     9|
|10    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------+------+
|      |Instance             |Module                       |Cells |
+------+---------------------+-----------------------------+------+
|1     |top                  |                             |    89|
|2     |  CLA_ADDER_i        |CLA_ADDER                    |    67|
|3     |    CLA_0            |CLA_ADDER_CLA_0_0            |     6|
|4     |    ssd_dec_0        |CLA_ADDER_ssd_dec_0_0        |    14|
|5     |      inst           |ssd_dec                      |    14|
|6     |    ssd_mux_0        |CLA_ADDER_ssd_mux_0_0        |    38|
|7     |      inst           |ssd_mux                      |    38|
|8     |    temp_mux_input_0 |CLA_ADDER_temp_mux_input_0_0 |     9|
|9     |      inst           |temp_mux_input               |     9|
+------+---------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 784.617 ; gain = 499.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 784.617 ; gain = 166.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 784.617 ; gain = 499.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 799.031 ; gain = 527.457
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1/CLA_ADDER_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CLA_ADDER_wrapper_utilization_synth.rpt -pb CLA_ADDER_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 799.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 26 21:20:34 2018...
