[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ValueSize/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ValueSize/dut.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ValueSize/dut.sv".

[WRN:PA0205] ${SURELOG_DIR}/tests/ValueSize/dut.sv:1:1: No timescale set for "flash_ctrl_pkg".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/ValueSize/dut.sv:1:1: Compile package "flash_ctrl_pkg".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_typespec                                           2
constant                                              32
design                                                 1
logic_typespec                                         2
module_inst                                            2
operation                                             12
package                                                2
param_assign                                           8
parameter                                              8
range                                                  4
ref_typespec                                          28
string_typespec                                        6
struct_typespec                                        2
tagged_pattern                                         6
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
bit_typespec                                           2
constant                                              32
design                                                 1
logic_typespec                                         2
module_inst                                            2
operation                                             12
package                                                2
param_assign                                           8
parameter                                              8
range                                                  4
ref_typespec                                          28
string_typespec                                        6
struct_typespec                                        2
tagged_pattern                                         6
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ValueSize/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ValueSize/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ValueSize/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:flash_ctrl_pkg
  |vpiFullName:flash_ctrl_pkg::
  |vpiParameter:
  \_parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:32
    |vpiParent:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (flash_ctrl_pkg::SeedBank)
      |vpiParent:
      \_parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:32
      |vpiFullName:flash_ctrl_pkg::SeedBank
      |vpiActual:
      \_bit_typespec: , line:7:14, endln:7:23
    |vpiName:SeedBank
    |vpiFullName:flash_ctrl_pkg::SeedBank
  |vpiParameter:
  \_parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:8:41
    |vpiParent:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiTypespec:
    \_ref_typespec: (flash_ctrl_pkg::SeedInfoPageSel)
      |vpiParent:
      \_parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:8:41
      |vpiFullName:flash_ctrl_pkg::SeedInfoPageSel
      |vpiActual:
      \_struct_typespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
    |vpiName:SeedInfoPageSel
    |vpiFullName:flash_ctrl_pkg::SeedInfoPageSel
  |vpiParamAssign:
  \_param_assign: , line:7:24, endln:7:36
    |vpiParent:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiRhs:
    \_constant: , line:7:35, endln:7:36
      |vpiParent:
      \_param_assign: , line:7:24, endln:7:36
      |vpiDecompile:0
      |vpiSize:2
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (flash_ctrl_pkg)
        |vpiParent:
        \_constant: , line:7:35, endln:7:36
        |vpiFullName:flash_ctrl_pkg
        |vpiActual:
        \_bit_typespec: , line:7:14, endln:7:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:32
  |vpiParamAssign:
  \_param_assign: , line:8:26, endln:10:5
    |vpiParent:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiRhs:
    \_operation: , line:8:44, endln:10:5
      |vpiParent:
      \_param_assign: , line:8:26, endln:10:5
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:9:13, endln:9:30
        |vpiParent:
        \_operation: , line:8:44, endln:10:5
        |vpiPattern:
        \_constant: , line:9:13, endln:9:30
          |vpiSize:4
          |BIN:0011
          |vpiConstType:3
        |vpiTypespec:
        \_ref_typespec: (flash_ctrl_pkg)
          |vpiParent:
          \_tagged_pattern: , line:9:13, endln:9:30
          |vpiFullName:flash_ctrl_pkg
          |vpiActual:
          \_string_typespec: (addr), line:9:7, endln:9:11
    |vpiLhs:
    \_parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:8:41
  |vpiTypedef:
  \_struct_typespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
    |vpiParent:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiName:flash_ctrl_pkg::page_addr_t
    |vpiInstance:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (addr), line:4:18, endln:4:22
      |vpiParent:
      \_struct_typespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
      |vpiName:addr
      |vpiTypespec:
      \_ref_typespec: (flash_ctrl_pkg::flash_ctrl_pkg::page_addr_t::addr)
        |vpiParent:
        \_typespec_member: (addr), line:4:18, endln:4:22
        |vpiFullName:flash_ctrl_pkg::flash_ctrl_pkg::page_addr_t::addr
        |vpiActual:
        \_logic_typespec: , line:4:6, endln:4:17
      |vpiRefFile:${SURELOG_DIR}/tests/ValueSize/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:17
  |vpiDefName:flash_ctrl_pkg
|uhdmtopPackages:
\_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:flash_ctrl_pkg
  |vpiFullName:flash_ctrl_pkg::
  |vpiParameter:
  \_parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:32
    |vpiParent:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (flash_ctrl_pkg::SeedBank)
      |vpiParent:
      \_parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:32
      |vpiFullName:flash_ctrl_pkg::SeedBank
      |vpiActual:
      \_bit_typespec: , line:7:14, endln:7:23
    |vpiName:SeedBank
    |vpiFullName:flash_ctrl_pkg::SeedBank
  |vpiParameter:
  \_parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:8:41
    |vpiParent:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiTypespec:
    \_ref_typespec: (flash_ctrl_pkg::SeedInfoPageSel)
      |vpiParent:
      \_parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:8:41
      |vpiFullName:flash_ctrl_pkg::SeedInfoPageSel
      |vpiActual:
      \_struct_typespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
    |vpiName:SeedInfoPageSel
    |vpiFullName:flash_ctrl_pkg::SeedInfoPageSel
  |vpiParamAssign:
  \_param_assign: , line:7:24, endln:7:36
    |vpiParent:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiRhs:
    \_constant: , line:7:35, endln:7:36
      |vpiParent:
      \_param_assign: , line:7:24, endln:7:36
      |vpiDecompile:0
      |vpiSize:2
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (flash_ctrl_pkg)
        |vpiParent:
        \_constant: , line:7:35, endln:7:36
        |vpiFullName:flash_ctrl_pkg
        |vpiActual:
        \_bit_typespec: , line:7:14, endln:7:23
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:32
  |vpiParamAssign:
  \_param_assign: , line:8:26, endln:10:5
    |vpiParent:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiRhs:
    \_operation: , line:8:44, endln:10:5
      |vpiParent:
      \_param_assign: , line:8:26, endln:10:5
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:9:13, endln:9:30
        |vpiParent:
        \_operation: , line:8:44, endln:10:5
        |vpiPattern:
        \_constant: , line:9:13, endln:9:30
          |vpiSize:4
          |BIN:0011
          |vpiConstType:3
        |vpiTypespec:
        \_ref_typespec: (flash_ctrl_pkg)
          |vpiParent:
          \_tagged_pattern: , line:9:13, endln:9:30
          |vpiFullName:flash_ctrl_pkg
          |vpiActual:
          \_string_typespec: (addr), line:9:7, endln:9:11
    |vpiLhs:
    \_parameter: (flash_ctrl_pkg::SeedInfoPageSel), line:8:26, endln:8:41
  |vpiTypedef:
  \_struct_typespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
    |vpiParent:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiName:flash_ctrl_pkg::page_addr_t
    |vpiInstance:
    \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (addr), line:4:18, endln:4:22
      |vpiParent:
      \_struct_typespec: (flash_ctrl_pkg::page_addr_t), line:3:11, endln:5:4
      |vpiName:addr
      |vpiTypespec:
      \_ref_typespec: (flash_ctrl_pkg::flash_ctrl_pkg::page_addr_t::addr)
        |vpiParent:
        \_typespec_member: (addr), line:4:18, endln:4:22
        |vpiFullName:flash_ctrl_pkg::flash_ctrl_pkg::page_addr_t::addr
        |vpiActual:
        \_logic_typespec: , line:4:6, endln:4:17
      |vpiRefFile:${SURELOG_DIR}/tests/ValueSize/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:17
  |vpiDefName:flash_ctrl_pkg
  |vpiTop:1
\_weaklyReferenced:
\_logic_typespec: , line:4:6, endln:4:17
  |vpiParent:
  \_typespec_member: (addr), line:4:18, endln:4:22
  |vpiInstance:
  \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
  |vpiRange:
  \_range: , line:4:12, endln:4:17
    |vpiParent:
    \_logic_typespec: , line:4:6, endln:4:17
    |vpiLeftRange:
    \_constant: , line:4:13, endln:4:14
      |vpiParent:
      \_range: , line:4:12, endln:4:17
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:15, endln:4:16
      |vpiParent:
      \_range: , line:4:12, endln:4:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:7:14, endln:7:23
  |vpiParent:
  \_parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:32
  |vpiInstance:
  \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
  |vpiRange:
  \_range: , line:7:18, endln:7:23
    |vpiParent:
    \_bit_typespec: , line:7:14, endln:7:23
    |vpiLeftRange:
    \_constant: , line:7:19, endln:7:20
      |vpiParent:
      \_range: , line:7:18, endln:7:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:21, endln:7:22
      |vpiParent:
      \_range: , line:7:18, endln:7:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: (addr), line:9:7, endln:9:11
  |vpiParent:
  \_tagged_pattern: , line:9:13, endln:9:30
  |vpiName:addr
\_logic_typespec: , line:4:6, endln:4:17
  |vpiParent:
  \_typespec_member: (addr), line:4:18, endln:4:22
  |vpiInstance:
  \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
  |vpiRange:
  \_range: , line:4:12, endln:4:17
    |vpiParent:
    \_logic_typespec: , line:4:6, endln:4:17
    |vpiLeftRange:
    \_constant: , line:4:13, endln:4:14
      |vpiParent:
      \_range: , line:4:12, endln:4:17
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:15, endln:4:16
      |vpiParent:
      \_range: , line:4:12, endln:4:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:7:14, endln:7:23
  |vpiParent:
  \_parameter: (flash_ctrl_pkg::SeedBank), line:7:24, endln:7:32
  |vpiInstance:
  \_package: flash_ctrl_pkg (flash_ctrl_pkg::), file:${SURELOG_DIR}/tests/ValueSize/dut.sv, line:1:1, endln:12:11
  |vpiRange:
  \_range: , line:7:18, endln:7:23
    |vpiParent:
    \_bit_typespec: , line:7:14, endln:7:23
    |vpiLeftRange:
    \_constant: , line:7:19, endln:7:20
      |vpiParent:
      \_range: , line:7:18, endln:7:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:21, endln:7:22
      |vpiParent:
      \_range: , line:7:18, endln:7:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: (addr), line:9:7, endln:9:11
  |vpiParent:
  \_tagged_pattern: , line:9:13, endln:9:30
  |vpiName:addr
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ValueSize/dut.sv | ${SURELOG_DIR}/build/regression/ValueSize/roundtrip/dut_000.sv | 1 | 12 |