`ifndef I3C_SDR_MULTI_WRITE_READ_VIRTUAL_SEQ_INCLUDED_
`define I3C_SDR_MULTI_WRITE_READ_VIRTUAL_SEQ_INCLUDED_

class i3c_sdr_multi_write_read_virtual_seq extends top_virtual_base_seq;
  `uvm_object_utils(i3c_sdr_multi_write_read_virtual_seq)

  uvm_status_e   status;
  uvm_reg_data_t rdata;

  // Random variables
  rand bit [7:0]    wdata_q[];
  rand int unsigned transfer_len;

  // Constraints
  constraint len_c {
    transfer_len inside {[1:16]};
  }

  constraint size_c {
    wdata_q.size() == transfer_len;
  }

  constraint data_c {
    foreach(wdata_q[i]) {
      wdata_q[i] != 8'h00;
      wdata_q[i] != 8'hFF;
    }
  }

  function new(string name = "i3c_sdr_multi_write_read_virtual_seq");
    super.new(name);
  endfunction

  task body();
    i3c_target_writeOperationWith8bitsData_seq target_write_seq;
    i3c_target_readOperationWith8bitsData_seq  target_read_seq;

    super.body();

    if(!this.randomize())
      `uvm_fatal(get_type_name(), "Randomization failed")

    `uvm_info(get_type_name(),
      $sformatf("Len=%0d Data=%p", transfer_len, wdata_q), UVM_LOW)

    // ═══════════════════════════════════════════
    // WRITE PHASE
    // ═══════════════════════════════════════════

    // Step 1: Write all WDATAB bytes to FIFO first
    foreach(wdata_q[i]) begin
      i3c_env_cfg_h.regBlockHandle.wdatab_inst.write(
        status, wdata_q[i], .parent(this));
    end

    // Step 2: Write CTRL to trigger transfer
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.address.set(TARGET0_ADDRESS);
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.length.set(transfer_len);
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.direction.set(1'b0);  // WRITE
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.cmd_type.set(2'b00);
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.start.set(1'b1);
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.update(status, .parent(this));

    // Step 3: NOW start target write sequence
    // DUT generates START after CTRL write, target BFM catches it
    fork
      begin
        target_write_seq =
          i3c_target_writeOperationWith8bitsData_seq::type_id::create(
            "target_write_seq");
        target_write_seq.start(p_sequencer.i3c_target_seqr_h);
      end
    join_none

    // Wait for write transfer to complete
    #5000;

    // ═══════════════════════════════════════════
    // READ PHASE
    // ═══════════════════════════════════════════

    // Step 4: Write CTRL for READ transfer
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.address.set(TARGET0_ADDRESS);
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.length.set(transfer_len);
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.direction.set(1'b1);  // READ
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.cmd_type.set(2'b00);
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.start.set(1'b1);
    i3c_env_cfg_h.regBlockHandle.ctrl_inst.update(status, .parent(this));

    // Step 5: NOW start target read sequence
    fork
      begin
        target_read_seq =
          i3c_target_readOperationWith8bitsData_seq::type_id::create(
            "target_read_seq");
        target_read_seq.start(p_sequencer.i3c_target_seqr_h);
      end
    join_none

    // Wait for read transfer to complete
    #5000;

    // ═══════════════════════════════════════════
    // READ BACK VERIFICATION
    // ═══════════════════════════════════════════
    for(int i = 0; i < transfer_len; i++) begin
      i3c_env_cfg_h.regBlockHandle.rdatab_inst.read(
        status, rdata, .parent(this));

      `uvm_info("READ_BACK",
        $sformatf("[%0d] RDATAB = 0x%0h", i, rdata), UVM_LOW)

      if(rdata !== wdata_q[i])
        `uvm_error("DATA_MISMATCH",
          $sformatf("Index %0d: expected=0x%0h got=0x%0h",
                    i, wdata_q[i], rdata))
      else
        `uvm_info("DATA_MATCH",
          $sformatf("Index %0d: data=0x%0h ✓", i, rdata), UVM_LOW)
    end

  endtask

endclass

`endif
