// Seed: 3473137041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri id_6,
    input supply1 id_7,
    output uwire id_8,
    input wire id_9,
    output wor id_10
);
  wire id_12;
  assign id_5 = 1;
  genvar id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
endmodule
