[VIC]
OutReg_0_4_i_m3_ns_1_0_cascade_=ltout:in0
OutReg_0_4_i_m3_ns_1_10_cascade_=ltout:in0
OutReg_0_4_i_m3_ns_1_12_cascade_=ltout:in0
OutReg_0_4_i_m3_ns_1_14_cascade_=ltout:in0
OutReg_0_4_i_m3_ns_1_15_cascade_=ltout:in0
OutReg_0_4_i_m3_ns_1_1_cascade_=ltout:in0
OutReg_0_4_i_m3_ns_1_2_cascade_=ltout:in0
OutReg_0_4_i_m3_ns_1_4_cascade_=ltout:in0
OutReg_0_4_i_m3_ns_1_7_cascade_=ltout:in0
OutReg_0_4_i_m3_ns_1_9_cascade_=ltout:in0
OutReg_0_5_i_m3_i_m3_ns_1_11_cascade_=ltout:in0
OutReg_0_5_i_m3_ns_1_0_cascade_=ltout:in0
OutReg_0_5_i_m3_ns_1_14_cascade_=ltout:in0
OutReg_0_5_i_m3_ns_1_3_cascade_=ltout:in0
OutReg_0_5_i_m3_ns_1_6_cascade_=ltout:in0
OutReg_esr_RNO_0Z0Z_12_cascade_=ltout:in0
OutReg_esr_RNO_0Z0Z_2_cascade_=ltout:in0
OutReg_esr_RNO_0Z0Z_6_cascade_=ltout:in0
OutReg_esr_RNO_0Z0Z_8_cascade_=ltout:in0
OutReg_esr_RNO_1Z0Z_12_cascade_=ltout:in0
OutReg_esr_RNO_1Z0Z_6_cascade_=ltout:in0
OutReg_esr_RNO_1Z0Z_8_cascade_=ltout:in0
OutReg_esr_RNO_2Z0Z_14_cascade_=ltout:in1
OutReg_esr_RNO_2Z0Z_2_cascade_=ltout:in1
OutReg_ess_RNO_0Z0Z_11_cascade_=ltout:in0
OutReg_ess_RNO_0Z0Z_3_cascade_=ltout:in0
OutReg_ess_RNO_0Z0Z_7_cascade_=ltout:in0
OutReg_ess_RNO_1Z0Z_0_cascade_=ltout:in1
OutReg_ess_RNO_1Z0Z_11_cascade_=ltout:in0
OutReg_ess_RNO_1Z0Z_3_cascade_=ltout:in0
OutReg_ess_RNO_1Z0Z_5_cascade_=ltout:in0
OutReg_ess_RNO_2Z0Z_1_cascade_=ltout:in1
OutReg_ess_RNO_2Z0Z_4_cascade_=ltout:in1
OutReg_ess_RNO_2Z0Z_7_cascade_=ltout:in1
OutReg_ess_RNO_2Z0Z_9_cascade_=ltout:in1
PWMInstance0.periodCounter12_cascade_=ltout:in0
PWMInstance0.un1_periodCounter12_1_0_a2_0_0_cascade_=ltout:in3
PWMInstance0.un1_periodCounter12_1_0_a2_0_14_cascade_=ltout:in3
PWMInstance1.un1_periodCounter12_1_0_a2_0_0_cascade_=ltout:in3
PWMInstance1.un1_periodCounter12_1_0_a2_0_14_cascade_=ltout:in3
PWMInstance1.un1_periodCounter12_1_0_a2_0_6_cascade_=ltout:in3
PWMInstance2.un1_periodCounter12_1_0_a2_0_0_cascade_=ltout:in3
PWMInstance2.un1_periodCounter12_1_0_a2_0_14_cascade_=ltout:in3
PWMInstance2.un1_periodCounter12_1_0_a2_0_6_cascade_=ltout:in3
PWMInstance3.un1_periodCounter12_1_0_a2_0_0_cascade_=ltout:in3
PWMInstance3.un1_periodCounter12_1_0_a2_0_14_cascade_=ltout:in3
PWMInstance3.un1_periodCounter12_1_0_a2_0_6_cascade_=ltout:in3
PWMInstance4.periodCounter12_cascade_=ltout:in0
PWMInstance4.un1_periodCounter12_1_0_a2_0_0_cascade_=ltout:in3
PWMInstance4.un1_periodCounter12_1_0_a2_0_14_cascade_=ltout:in3
PWMInstance5.periodCounter12_cascade_=ltout:in0
PWMInstance5.un1_periodCounter12_1_0_a2_0_0_cascade_=ltout:in3
PWMInstance5.un1_periodCounter12_1_0_a2_0_14_cascade_=ltout:in3
PWMInstance6.un1_periodCounter12_1_0_a2_0_0_cascade_=ltout:in3
PWMInstance6.un1_periodCounter12_1_0_a2_0_12_cascade_=ltout:in2
PWMInstance6.un1_periodCounter12_1_0_a2_0_6_cascade_=ltout:in3
PWMInstance7.un1_periodCounter12_1_0_a2_0_12_cascade_=ltout:in2
PWMInstance7.un1_periodCounter12_1_0_a2_0_6_cascade_=ltout:in3
QuadInstance0.count_enable_cascade_=ltout:in1
QuadInstance1.count_enable_cascade_=ltout:in1
QuadInstance2.count_enable_cascade_=ltout:in1
QuadInstance2.un1_count_enable_i_a2_0_1_cascade_=ltout:in2
QuadInstance3.count_enable_cascade_=ltout:in1
QuadInstance3.un1_count_enable_i_a2_0_1_cascade_=ltout:in2
QuadInstance4.count_enable_cascade_=ltout:in1
QuadInstance4.un1_count_enable_i_a2_0_1_cascade_=ltout:in2
QuadInstance5.count_enable_cascade_=ltout:in0
QuadInstance5.un1_count_enable_i_a2_0_1_cascade_=ltout:in2
QuadInstance6.count_enable_cascade_=ltout:in1
QuadInstance6.un1_count_enable_i_a2_0_1_cascade_=ltout:in2
QuadInstance7.count_enable_cascade_=ltout:in1
QuadInstance7.un1_count_enable_i_a2_0_1_cascade_=ltout:in2
SCKr_RNIBA7CZ0Z_2_cascade_=ltout:in3
bit_count_RNIU615_0Z0Z_4_cascade_=ltout:in0
dataOut_RNOZ0Z_0_cascade_=ltout:in1
data_received_esr_RNI7L871Z0Z_3_cascade_=ltout:in1
data_received_esr_RNIMIH31Z0Z_19_cascade_=ltout:in0
data_received_esr_RNIMIH31_0Z0Z_19_cascade_=ltout:in0
un1_OutReg51_4_0_i_o3_2_cascade_=ltout:in0
un1_bit_count_1_c1_cascade_=ltout:in3
