{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553859256239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553859256244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 11:34:15 2019 " "Processing started: Fri Mar 29 11:34:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553859256244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553859256244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Exercicio1 -c exercicio1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Exercicio1 -c exercicio1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553859256245 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exercicio1_7_1200mv_85c_slow.vho /home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/ simulation " "Generated file exercicio1_7_1200mv_85c_slow.vho in folder \"/home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553859256824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exercicio1_7_1200mv_0c_slow.vho /home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/ simulation " "Generated file exercicio1_7_1200mv_0c_slow.vho in folder \"/home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553859256887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exercicio1_min_1200mv_0c_fast.vho /home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/ simulation " "Generated file exercicio1_min_1200mv_0c_fast.vho in folder \"/home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553859256953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exercicio1.vho /home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/ simulation " "Generated file exercicio1.vho in folder \"/home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553859257020 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exercicio1_7_1200mv_85c_vhd_slow.sdo /home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/ simulation " "Generated file exercicio1_7_1200mv_85c_vhd_slow.sdo in folder \"/home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553859257079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exercicio1_7_1200mv_0c_vhd_slow.sdo /home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/ simulation " "Generated file exercicio1_7_1200mv_0c_vhd_slow.sdo in folder \"/home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553859257123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exercicio1_min_1200mv_0c_vhd_fast.sdo /home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/ simulation " "Generated file exercicio1_min_1200mv_0c_vhd_fast.sdo in folder \"/home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553859257171 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exercicio1_vhd.sdo /home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/ simulation " "Generated file exercicio1_vhd.sdo in folder \"/home/vinicius.ls/DLP2/aula_2503/ex1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553859257219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553859257334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 11:34:17 2019 " "Processing ended: Fri Mar 29 11:34:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553859257334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553859257334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553859257334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553859257334 ""}
