{
      "s2t_reg": {
            "al_cr_alloc_pwrdn_ovrd": {
                  "description": "Optimistic Clock Power Down Overrides for the Alloc unit",
                  "cr_offset": 528,
                  "numbits": 32,
                  "desired_value": "0x40000000",
                  "ref_value": "0x40000140"
            },
            "al_cr_testmode": {
                  "description": "Forces certain allocation state or control signal values for debug purposes.",
                  "cr_offset": 554,
                  "numbits": 64,
                  "desired_value": "0x155000000000",
                  "ref_value": "0x155000000000"
            },
            "bpu1_cr_debug3": {
                  "description": "BPU Debug 3 Control Register",
                  "cr_offset": 439,
                  "numbits": 32,
                  "desired_value": "0x4280000",
                  "ref_value": "0x84280002"
            },
            "ctap_cr_core_config_0": {
                  "description": "register0 bits [31:0] of Pcode fuses for core config Ucode usage",
                  "cr_offset": 1272,
                  "numbits": 32,
                  "desired_value": "0x86910800",
                  "ref_value": "0x7d1a000"
            },
            "ctap_cr_core_config_1": {
                  "description": "register1, bits [63:32] of Pcode fuses for core config Ucode usage",
                  "cr_offset": 1273,
                  "numbits": 32,
                  "desired_value": "0x18340422",
                  "ref_value": "0x1024062e"
            },
            "ctap_cr_core_config_2": {
                  "description": "register3, bits [127:96] of Pcode fuses for core config Ucode usage",
                  "cr_offset": 1274,
                  "numbits": 32,
                  "desired_value": "0x8700820",
                  "ref_value": "0xac70002c"
            },
            "ctap_cr_core_config_3": {
                  "description": "register4, bits [159:128] of Pcode fuses for core config Ucode usage",
                  "cr_offset": 1275,
                  "numbits": 32,
                  "desired_value": "0x104d7",
                  "ref_value": "0x106c7"
            },
            "ctap_cr_core_config_5": {
                  "description": "FSCP_CR_SERVER_UNCORE_FUSES[31:0]",
                  "cr_offset": 1380,
                  "numbits": 32,
                  "desired_value": "0x63000800",
                  "ref_value": "0x43680800"
            },
            "ctap_cr_tap_config2": {
                  "description": "TAP configuration register 2",
                  "cr_offset": 278,
                  "numbits": 32,
                  "desired_value": "0x4010",
                  "ref_value": "0x0"
            },
            "dcu_cr_defeature": {
                  "description": "Chicken bits Register",
                  "cr_offset": 506,
                  "numbits": 64,
                  "desired_value": "0x261d800b0",
                  "ref_value": "0x261d80030"
            },
            "dcu_cr_defeature_2": {
                  "description": "Chicken bits Register 2",
                  "cr_offset": 494,
                  "numbits": 64,
                  "desired_value": "0xa4fff",
                  "ref_value": "0x40a4fff"
            },
            "dcu_cr_err_spoof": {
                  "description": "Parity Error Spoofing Register",
                  "cr_offset": 483,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x80000"
            },
            "dcu_cr_pwrdn_ovrd": {
                  "description": "DCU Unit Power Down Override",
                  "cr_offset": 596,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x100000"
            },
            "dcu_cr_uarch": {
                  "description": "u Architecture Register",
                  "cr_offset": 498,
                  "numbits": 32,
                  "desired_value": "0x3fc1b4e",
                  "ref_value": "0x3fc1b4e"
            },
            "dsbfe_cr_pwrdn_ovrd": {
                  "description": "DSBFE Powerdown Chicken Bits",
                  "cr_offset": 436,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x40"
            },
            "dsbfe_cr_sou_recl_debug": {
                  "description": "DSBFE SOU reclamation Debug Control Register",
                  "cr_offset": 413,
                  "numbits": 32,
                  "desired_value": "0x20800",
                  "ref_value": "0x2020a00"
            },
            "ieslow_cr_datout": {
                  "description": "DATOUT DFT Control Register",
                  "cr_offset": 1002,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x0"
            },
            "ieslow_cr_vmcs_pla_ctl": {
                  "description": "Control bits for VMCS PLA.",
                  "cr_offset": 454,
                  "numbits": 32,
                  "desired_value": "0x6cd6",
                  "ref_value": "0x7d97"
            },
            "iq_cr_command": {
                  "description": "Command register ",
                  "cr_offset": 525,
                  "numbits": 32,
                  "desired_value": "0x11000002",
                  "ref_value": "0x51000002"
            },
            "iq_cr_pwrdn_ovrd": {
                  "description": "Bits to override powrdown features in the IEU",
                  "cr_offset": 534,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x20000280"
            },
            "mi_cr_iccp_ctrl": {
                  "description": "Controls for ICCP logic",
                  "cr_offset": 455,
                  "numbits": 32,
                  "desired_value": "0x1080",
                  "ref_value": "0x379264a"
            },
            "ml1_cr_encdr_dtf_src_status": {
                  "description": "provides information on signals that are critcial to the encoder functionality",
                  "cr_offset": 914,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x1"
            },
            "ml1_cr_saf_debug": {
                  "description": "This registers allows various debug transitions in FSM",
                  "cr_offset": 582,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x400"
            },
            "ml2_cr_dbp_observer_set": {
                  "description": "Configuration bits related to DBP observer sets",
                  "cr_offset": 878,
                  "numbits": 32,
                  "desired_value": "0x1d",
                  "ref_value": "0x1f"
            },
            "ml2_cr_mc3_ctl": {
                  "description": "Machine Check Control Register ",
                  "cr_offset": 626,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x7f"
            },
            "ml2_cr_mcg_contain": {
                  "description": "Register that contains the poison and viral bit valid / invalid state.",
                  "cr_offset": 618,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x1"
            },
            "ml2_cr_mlc_open_ways": {
                  "description": "Holds (and drives) current number of opened groups of 4-Ways in MLC",
                  "cr_offset": 1455,
                  "numbits": 32,
                  "desired_value": "0x2",
                  "ref_value": "0x80"
            },
            "ml2_cr_pwrdn_ovrd": {
                  "description": "Bits to override powrdown features in the MLC",
                  "cr_offset": 782,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x2"
            },
            "ml2_cr_xq_debug": {
                  "description": "MLC XQ debug register",
                  "cr_offset": 636,
                  "numbits": 32,
                  "desired_value": "0x2a040000",
                  "ref_value": "0x2a040000"
            },
            "ml2_cr_xq_debug2": {
                  "description": "MLC XQ debug register",
                  "cr_offset": 390,
                  "numbits": 32,
                  "desired_value": "0x40006400",
                  "ref_value": "0x40047400"
            },
            "ml3_cr_mcount_counting_factor_p1_val": {
                  "description": "Holds Guarenteed frequency to X1 bus frequency ratio",
                  "cr_offset": 678,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x8"
            },
            "ml3_cr_pic_boot_message": {
                  "description": "Register decription",
                  "cr_offset": 962,
                  "numbits": 32,
                  "desired_value": "0x800241e0",
                  "ref_value": "0x261e0"
            },
            "ml3_cr_pic_tsc": {
                  "description": "Register decription",
                  "cr_offset": 966,
                  "numbits": 64,
                  "desired_value": "0x73",
                  "ref_value": "0x38b1ea81cda1f"
            },
            "ml4_cr_idi_debug": {
                  "description": "Defeature register for IDI related features",
                  "cr_offset": 496,
                  "numbits": 32,
                  "desired_value": "0x83000000",
                  "ref_value": "0x8014a500"
            },
            "ml4_cr_snc_config": {
                  "description": "SNC_CONFIG_BASE register decription",
                  "cr_offset": 1620,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0xa"
            },
            "ml4_cr_snc_range1_base": {
                  "description": "SNC_RANGE2_BASE register decription",
                  "cr_offset": 1616,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x102"
            },
            "ml4_cr_snc_range2_base": {
                  "description": "SNC_RANGE3_BASE register decription",
                  "cr_offset": 1617,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x102"
            },
            "ml4_cr_snc_range3_base": {
                  "description": "SNC_RANGE4_BASE register decription",
                  "cr_offset": 1618,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x102"
            },
            "ml4_cr_snc_range4_base": {
                  "description": "SNC_RANGE5_BASE register decription",
                  "cr_offset": 1619,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x102"
            },
            "ml5_cr_mlc_c1_res_counter": {
                  "description": "One slice onfiguration register",
                  "cr_offset": 1602,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x1c59033349a"
            },
            "ml5_cr_mlc_iccp_config": {
                  "description": "ICCP Thresholds Register",
                  "cr_offset": 776,
                  "numbits": 32,
                  "desired_value": "0xc202",
                  "ref_value": "0x4406"
            },
            "ml5_cr_mlc_iccp_pcu_config": {
                  "description": "SNC_RANGE1_ register decription",
                  "cr_offset": 328,
                  "numbits": 32,
                  "desired_value": "0xf0",
                  "ref_value": "0x220"
            },
            "ml5_cr_mlc_iccp_thresholds": {
                  "description": "ICCP Thresholds Register",
                  "cr_offset": 777,
                  "numbits": 32,
                  "desired_value": "0x311400",
                  "ref_value": "0x62311d1c"
            },
            "ml6_cr_cache_reset": {
                  "description": "Register used to reset MLC State and LRU Array",
                  "cr_offset": 936,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x20"
            },
            "ml6_cr_pref_amp_ctrl": {
                  "description": "Register to control how DPT influence AMP prefetch",
                  "cr_offset": 587,
                  "numbits": 32,
                  "desired_value": "0x18a061f",
                  "ref_value": "0x1c1061f"
            },
            "ml6_cr_pref_debug": {
                  "description": "Defeature register for MPL (MLC Prefetcher) ",
                  "cr_offset": 419,
                  "numbits": 32,
                  "desired_value": "0x213",
                  "ref_value": "0x612"
            },
            "ms_cr_defeature2": {
                  "description": "MS Defeature2 register ",
                  "cr_offset": 388,
                  "numbits": 32,
                  "desired_value": "0x140020",
                  "ref_value": "0x152020"
            },
            "ms_cr_uarch_cov": {
                  "description": "MSID UARCH coverage register",
                  "cr_offset": 866,
                  "numbits": 32,
                  "desired_value": "0xdeb",
                  "ref_value": "0x30fff"
            },
            "rat_cr_defeature2": {
                  "description": "Contains defeatures overrides for features in the RAT.  See Individual bits for details ",
                  "cr_offset": 869,
                  "numbits": 32,
                  "desired_value": "0x3c6002",
                  "ref_value": "0x3c0402"
            },
            "rat_cr_pwrdn_ovrd": {
                  "description": "Power Down Override ",
                  "cr_offset": 580,
                  "numbits": 64,
                  "desired_value": "0xc0",
                  "ref_value": "0xc0"
            },
            "rat_cr_pwrdn_ovrd2": {
                  "description": "Power Down Override ",
                  "cr_offset": 870,
                  "numbits": 32,
                  "desired_value": "0x40",
                  "ref_value": "0x44"
            },
            "rob1_cr_rs_droop_calc_ctl_cfg": {
                  "description": " RS droop calc ctl cr (didt ver2) ",
                  "cr_offset": 874,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x1870c289208966b2"
            },
            "rob1_cr_rs_pvp_ctl": {
                  "description": " RS PVP protector cfg and ctl cr ",
                  "cr_offset": 619,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x66258d1"
            },
            "rob1_cr_rs_pvp2_ctl_0": {
                  "description": " RS PVP2 ctl cr ",
                  "cr_offset": 590,
                  "numbits": 64,
                  "desired_value": "0x32021099bcdfcf79",
                  "ref_value": "0x3ab4f6aaaaa0e775"
            },
            "rob1_cr_rs_pvp2_ctl_1": {
                  "description": " RS PVP2 ctl cr ",
                  "cr_offset": 592,
                  "numbits": 32,
                  "desired_value": "0x400620",
                  "ref_value": "0xb6a35d"
            },
            "rob1_cr_rs2_dft": {
                  "description": " RS 2nd DFT CR ",
                  "cr_offset": 872,
                  "numbits": 64,
                  "desired_value": "0x30000000000",
                  "ref_value": "0x0"
            },
            "rob1_cr_rs2_pwrdn_ovrd": {
                  "description": " RS 2nd PWRDN CR ",
                  "cr_offset": 774,
                  "numbits": 32,
                  "desired_value": "0x1000",
                  "ref_value": "0x21000"
            },
            "rs_cr_fine_grain_iccp_cfg": {
                  "description": " RS PVP2 ctl cr ",
                  "cr_offset": 420,
                  "numbits": 64,
                  "desired_value": "0x8008002c1a248448",
                  "ref_value": "0x2c1a248448"
            },
            "rs_cr_rs_dft": {
                  "description": "RS CR for DFT",
                  "cr_offset": 522,
                  "numbits": 64,
                  "desired_value": "0x80100000000",
                  "ref_value": "0x8000080100000000"
            },
            "rs_cr_rs_pwrdn_ovrd": {
                  "description": "Optimistic Clock Power Down Overrides for the RS unit",
                  "cr_offset": 465,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x20000000"
            },
            "scp_cr_core_llc_flush_cfg": {
                  "description": "LLC_FLUSH ucode cfg",
                  "cr_offset": 850,
                  "numbits": 64,
                  "desired_value": "0xa8f989c168d18e40",
                  "ref_value": "0x0"
            },
            "scp_cr_core_scoped_misc_flags": {
                  "description": " Spare core-specific registers ",
                  "cr_offset": 860,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0xc00000000"
            },
            "scp_cr_core_sp_tap_mastering_patch_load_status": {
                  "description": " Spare core-specific registers ",
                  "cr_offset": 858,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0xc0000000c"
            },
            "scp_cr_core_specific_data": {
                  "description": " Spare core-specific registers ",
                  "cr_offset": 898,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x6c03"
            },
            "scp_cr_fscp_c6_save_ranges": {
                  "description": " This scp contains the ranges of FSCP registers which need to be saved in C6 ",
                  "cr_offset": 841,
                  "numbits": 32,
                  "desired_value": "0x154",
                  "ref_value": "0x162"
            },
            "scp_cr_patch_rev_id": {
                  "description": " Scratch Pad register PATCH_REV_ID",
                  "cr_offset": 894,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x88000036"
            },
            "scp_cr_patch_svn": {
                  "description": " Patch Secure Version Number. Patches will not load if their SVN is less than the SVN currently loaded in this register. ",
                  "cr_offset": 839,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x10001"
            },
            "scp_cr_prmrr_valid_config": {
                  "description": "Valid PRMRR configurations",
                  "cr_offset": 840,
                  "numbits": 32,
                  "desired_value": "0x2",
                  "ref_value": "0xfff80"
            },
            "scp_cr_rkey_high": {
                  "description": "  Upper 64 bits of random key",
                  "cr_offset": 856,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0xe055339d86b2d815"
            },
            "scp_cr_rkey_low": {
                  "description": " Lower 64 bits of random key ",
                  "cr_offset": 852,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x11ab76b0899561eb"
            },
            "scp_cr_stepping_id": {
                  "description": " NHM stepping ID registers ",
                  "cr_offset": 832,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0xa06d0"
            },
            "scp_cr_ucode_se_svn": {
                  "description": " Spare core-specific registers ",
                  "cr_offset": 834,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x1"
            },
            "thread0.bac_cr_cs_base": {
                  "description": "Read-only register for BAC's copy of CSBASE, which is written via jebcast.",
                  "cr_offset": 1348,
                  "numbits": 32,
                  "desired_value": "0x26000",
                  "ref_value": "0x0"
            },
            "thread0.ctap_cr_distributed_0": {
                  "description": "CR0 in DCRA",
                  "cr_offset": 1704,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x8000ff01"
            },
            "thread0.ctap_cr_distributed_2": {
                  "description": "CR2 in DCRA",
                  "cr_offset": 1436,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x1101"
            },
            "thread0.ctap_cr_probe_mode_dr": {
                  "description": "Probe mode data register result",
                  "cr_offset": 1792,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x0"
            },
            "thread0.ctap_cr_ucode_iosf_control": {
                  "description": "IOSF control for Ucode access to IOSF using the IOSF bridge.",
                  "cr_offset": 1443,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x52028000"
            },
            "thread0.ctap_cr_ucode_iosf_data": {
                  "description": "Holds the Data payload in write or data return from IOSF in read",
                  "cr_offset": 1584,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x80000011"
            },
            "thread0.dcu_cr_mc1_ctl": {
                  "description": "Machine Check Control Register",
                  "cr_offset": 1738,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x1f"
            },
            "thread0.dsbfe_cr_taenc_key": {
                  "description": "BPU TA KEY Encryption Control Register",
                  "cr_offset": 1703,
                  "numbits": 32,
                  "desired_value": "0x2c000004",
                  "ref_value": "0x2d000004"
            },
            "thread0.ml3_cr_opd_control": {
                  "description": "Allows ucode to inhibit OPD enter event by writing to lower 14 bits. Each blocking reason have a corresponding disable that will cause OPD event to be asserted even if blocked.",
                  "cr_offset": 1896,
                  "numbits": 32,
                  "desired_value": "0x8140",
                  "ref_value": "0x8140"
            },
            "thread0.ml3_cr_pic_lt_doorbell": {
                  "description": "Register decription",
                  "cr_offset": 1285,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0xe0000"
            },
            "thread0.ml3_cr_pic_mail_box_address": {
                  "description": "Register used to write to FIL/PMA registers",
                  "cr_offset": 1610,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x3"
            },
            "thread0.ml3_cr_pic_mail_box_data": {
                  "description": "Register used to write to FIL/PMA registers",
                  "cr_offset": 1611,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x100"
            },
            "thread0.ml3_cr_pic_piclet_state": {
                  "description": " Read-only register that returns APICIDs, LDR, DFR and\n            enable bits in the layout that is consistent with CBo ",
                  "cr_offset": 330,
                  "numbits": 64,
                  "desired_value": "0xa000000180000000",
                  "ref_value": "0xb800000180000000"
            },
            "thread0.ml3_cr_pic_thread_config": {
                  "description": "Register decription",
                  "cr_offset": 1324,
                  "numbits": 32,
                  "desired_value": "0x400",
                  "ref_value": "0x0"
            },
            "thread0.ml3_cr_pic_timer_initial_count_reg": {
                  "description": "APIC Initial Count register",
                  "cr_offset": 1336,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0xffffffff"
            },
            "thread0.ml3_cr_pic_timer_status": {
                  "description": "Register decription",
                  "cr_offset": 1601,
                  "numbits": 32,
                  "desired_value": "0x10000",
                  "ref_value": "0x20005"
            },
            "thread0.ml5_cr_pic_lvt_lint0": {
                  "description": "LVT Entry for Lint Pin 0 Interrupt",
                  "cr_offset": 1331,
                  "numbits": 32,
                  "desired_value": "0x10000",
                  "ref_value": "0x700"
            },
            "thread0.ml5_cr_pic_lvt_lint1": {
                  "description": "LVT Entry for Lint Pin 1 Interrupt",
                  "cr_offset": 1332,
                  "numbits": 32,
                  "desired_value": "0x10000",
                  "ref_value": "0x400"
            },
            "thread0.ml5_cr_pic_lvt_timer": {
                  "description": "LVT Entry for the PIC Timer",
                  "cr_offset": 1328,
                  "numbits": 32,
                  "desired_value": "0x10000",
                  "ref_value": "0x20005"
            },
            "thread0.ml5_cr_pic_spurious_interrupt": {
                  "description": "Spurious Interrupt Vector register",
                  "cr_offset": 1340,
                  "numbits": 32,
                  "desired_value": "0xff",
                  "ref_value": "0x10f"
            },
            "thread0.ms_cr_hw_mbb": {
                  "description": "Mode-based branch HW register (MBB_REG_HW), read only through the CR bus",
                  "cr_offset": 1434,
                  "numbits": 64,
                  "desired_value": "0x18000040000040f0",
                  "ref_value": "0x1c000040000240f3"
            },
            "thread0.ms_cr_mbb_pppe_exe_ctl": {
                  "description": "Mode-based branch register overlay for PPPE EXE - MBB[0-3]",
                  "cr_offset": 1564,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x1"
            },
            "thread0.ms_cr_mbb_ucode_state": {
                  "description": "Mode-based branch register for Ucode Maintained State for MBB[4], MBB[8], MBB[9], MBB[10]",
                  "cr_offset": 1736,
                  "numbits": 64,
                  "desired_value": "0x2004080480110",
                  "ref_value": "0x6004000480580"
            },
            "thread0.ms_cr_micro_match_record_reg": {
                  "description": "2 entry Micro Match Register",
                  "cr_offset": 1395,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x6a32"
            },
            "thread0.ms_cr_mswrms_mbb": {
                  "description": "Mode-based branch Prog register (MBB_REG_MSWRMS), read only through the CR bus writable using ms_wr_to_ms",
                  "cr_offset": 1428,
                  "numbits": 32,
                  "desired_value": "0x3",
                  "ref_value": "0x32"
            },
            "thread0.rat_cr_psegbits": {
                  "description": " This control register is read only and displays the PSeg bit for the various segement registers.  The \n                    RAT renames the segment registers using this PSeg bit.  The physical address is generated with the \n                    LSeg address and the PSeg bit (overloads bit 3) ",
                  "cr_offset": 1411,
                  "numbits": 32,
                  "desired_value": "0x7",
                  "ref_value": "0x30"
            },
            "thread0.rat_cr_tagword": {
                  "description": " architectural FTW value ",
                  "cr_offset": 1412,
                  "numbits": 32,
                  "desired_value": "0xff",
                  "ref_value": "0x0"
            },
            "thread0.rob1_cr_emon_fixed_ctr_ctrl": {
                  "description": "\n      This register provides enabling for the fixed performance counters\n      and enabling for PMI and also provides a the MYTHREADS/ALLTHREADS\n      for each counter as well. \n      ",
                  "cr_offset": 1908,
                  "numbits": 64,
                  "desired_value": "0xfff",
                  "ref_value": "0x0"
            },
            "thread0.rob1_cr_emon_gen_ctr0": {
                  "description": "General Performance Counter.",
                  "cr_offset": 342,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x0"
            },
            "thread0.rob1_cr_emon_perf_global_ctrl": {
                  "description": "The IA32_PERF_GLOBAL_CTRL MSR is used to globally control all the PERFMON counters for a given thread at once.  \nThis allows instant on/off of all PERFMON counters. \n  ",
                  "cr_offset": 338,
                  "numbits": 64,
                  "desired_value": "0x7000000ff",
                  "ref_value": "0xff"
            },
            "thread0.rob1_cr_fpctl": {
                  "description": " Register used for communicating with the ROB on FP related state and operations ",
                  "cr_offset": 1839,
                  "numbits": 32,
                  "desired_value": "0x20",
                  "ref_value": "0x0"
            },
            "thread0.rob1_cr_pebs_enable": {
                  "description": "Precise Event Based Sampling controlling register",
                  "cr_offset": 1910,
                  "numbits": 64,
                  "desired_value": "0xf",
                  "ref_value": "0x0"
            },
            "thread0.scp_cr_flow_details": {
                  "description": " Scratch Pad register FLOW_DETAILS",
                  "cr_offset": 1922,
                  "numbits": 32,
                  "desired_value": "0x880000",
                  "ref_value": "0x880000"
            },
            "thread0.scp_cr_ibgenc_key_seam": {
                  "description": "IBG key backup",
                  "cr_offset": 1942,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x86b2d815"
            },
            "thread0.scp_cr_inter_thread_misc": {
                  "description": " Used by any flow that needs to synchronize two threads ",
                  "cr_offset": 1936,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x2"
            },
            "thread0.scp_cr_misc_flags": {
                  "description": " Scratch Pad register REGISTER_14",
                  "cr_offset": 1930,
                  "numbits": 32,
                  "desired_value": "0x82",
                  "ref_value": "0xa0"
            },
            "thread0.scp_cr_misc_package_ctls_p2u_cmd": {
                  "description": "P2U CMDs for client/server for mistletoe mitigation",
                  "cr_offset": 1943,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x44430000"
            },
            "thread0.scp_cr_optin_feature_control": {
                  "description": " Control Features in Intel 64 Processor. see Appendix G.3.1 ",
                  "cr_offset": 1933,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x100005"
            },
            "thread0.scp_cr_prng_ctr": {
                  "description": "Counter of number of calls to PRNG",
                  "cr_offset": 1940,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x92"
            },
            "thread0.scp_cr_psmi_ctrl": {
                  "description": "PSMI and patch 3 control bits",
                  "cr_offset": 1927,
                  "numbits": 32,
                  "desired_value": "0x1",
                  "ref_value": "0x100"
            },
            "thread0.scp_cr_target_sleep_state": {
                  "description": " Scratch Pad register REGISTER_13",
                  "cr_offset": 1926,
                  "numbits": 32,
                  "desired_value": "0x20101",
                  "ref_value": "0x20101"
            },
            "thread1.ctap_cr_distributed_0": {
                  "description": "CR0 in DCRA",
                  "cr_offset": 1704,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x8000ff01"
            },
            "thread1.ctap_cr_distributed_2": {
                  "description": "CR2 in DCRA",
                  "cr_offset": 1436,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x1101"
            },
            "thread1.ctap_cr_probe_mode_dr": {
                  "description": "Probe mode data register result",
                  "cr_offset": 1792,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0xa09b003800880d00"
            },
            "thread1.ctap_cr_ucode_iosf_control": {
                  "description": "IOSF control for Ucode access to IOSF using the IOSF bridge.",
                  "cr_offset": 1443,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x52028800"
            },
            "thread1.ctap_cr_ucode_iosf_data": {
                  "description": "Holds the Data payload in write or data return from IOSF in read",
                  "cr_offset": 1584,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x80000011"
            },
            "thread1.dcu_cr_mc1_ctl": {
                  "description": "Machine Check Control Register",
                  "cr_offset": 1738,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x1f"
            },
            "thread1.dsbfe_cr_taenc_key": {
                  "description": "BPU TA KEY Encryption Control Register",
                  "cr_offset": 1703,
                  "numbits": 32,
                  "desired_value": "0x2c000004",
                  "ref_value": "0x2d000004"
            },
            "thread1.ml3_cr_opd_control": {
                  "description": "Allows ucode to inhibit OPD enter event by writing to lower 14 bits. Each blocking reason have a corresponding disable that will cause OPD event to be asserted even if blocked.",
                  "cr_offset": 1896,
                  "numbits": 32,
                  "desired_value": "0x8051",
                  "ref_value": "0x8140"
            },
            "thread1.ml3_cr_pic_event_inhibit": {
                  "description": "APIC uCode Event Inhibit Register",
                  "cr_offset": 1286,
                  "numbits": 32,
                  "desired_value": "0x6227d",
                  "ref_value": "0x222e0"
            },
            "thread1.ml3_cr_pic_event_status": {
                  "description": "APIC Event Status Register",
                  "cr_offset": 1282,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0xc0"
            },
            "thread1.ml3_cr_pic_lt_doorbell": {
                  "description": "Register decription",
                  "cr_offset": 1285,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0xe0000"
            },
            "thread1.ml3_cr_pic_mail_box_address": {
                  "description": "Register used to write to FIL/PMA registers",
                  "cr_offset": 1610,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x3"
            },
            "thread1.ml3_cr_pic_piclet_state": {
                  "description": " Read-only register that returns APICIDs, LDR, DFR and\n            enable bits in the layout that is consistent with CBo ",
                  "cr_offset": 330,
                  "numbits": 64,
                  "desired_value": "0xa000000280010001",
                  "ref_value": "0xb800000280010001"
            },
            "thread1.ml3_cr_pic_thread_config": {
                  "description": "Register decription",
                  "cr_offset": 1324,
                  "numbits": 32,
                  "desired_value": "0x400",
                  "ref_value": "0x0"
            },
            "thread1.ml3_cr_pic_timer_initial_count_reg": {
                  "description": "APIC Initial Count register",
                  "cr_offset": 1336,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0xe6db0255"
            },
            "thread1.ml3_cr_pic_timer_status": {
                  "description": "Register decription",
                  "cr_offset": 1601,
                  "numbits": 32,
                  "desired_value": "0x10000",
                  "ref_value": "0x30005"
            },
            "thread1.ml5_cr_pic_lvt_lint0": {
                  "description": "LVT Entry for Lint Pin 0 Interrupt",
                  "cr_offset": 1331,
                  "numbits": 32,
                  "desired_value": "0x10000",
                  "ref_value": "0x10700"
            },
            "thread1.ml5_cr_pic_lvt_lint1": {
                  "description": "LVT Entry for Lint Pin 1 Interrupt",
                  "cr_offset": 1332,
                  "numbits": 32,
                  "desired_value": "0x10000",
                  "ref_value": "0x10400"
            },
            "thread1.ml5_cr_pic_lvt_timer": {
                  "description": "LVT Entry for the PIC Timer",
                  "cr_offset": 1328,
                  "numbits": 32,
                  "desired_value": "0x10000",
                  "ref_value": "0x30005"
            },
            "thread1.ml5_cr_pic_spurious_interrupt": {
                  "description": "Spurious Interrupt Vector register",
                  "cr_offset": 1340,
                  "numbits": 32,
                  "desired_value": "0xff",
                  "ref_value": "0x10f"
            },
            "thread1.ms_cr_hw_mbb": {
                  "description": "Mode-based branch HW register (MBB_REG_HW), read only through the CR bus",
                  "cr_offset": 1434,
                  "numbits": 64,
                  "desired_value": "0x4000000080",
                  "ref_value": "0x1c000040000242f3"
            },
            "thread1.ms_cr_mbb_pppe_exe_ctl": {
                  "description": "Mode-based branch register overlay for PPPE EXE - MBB[0-3]",
                  "cr_offset": 1564,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x1"
            },
            "thread1.ms_cr_mbb_ucode_state": {
                  "description": "Mode-based branch register for Ucode Maintained State for MBB[4], MBB[8], MBB[9], MBB[10]",
                  "cr_offset": 1736,
                  "numbits": 64,
                  "desired_value": "0x2004080480110",
                  "ref_value": "0x2004000480580"
            },
            "thread1.ms_cr_micro_match_record_reg": {
                  "description": "2 entry Micro Match Register",
                  "cr_offset": 1395,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x6a32"
            },
            "thread1.ms_cr_mswrms_mbb": {
                  "description": "Mode-based branch Prog register (MBB_REG_MSWRMS), read only through the CR bus writable using ms_wr_to_ms",
                  "cr_offset": 1428,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x814"
            },
            "thread1.rat_cr_psegbits": {
                  "description": " This control register is read only and displays the PSeg bit for the various segement registers.  The \n                    RAT renames the segment registers using this PSeg bit.  The physical address is generated with the \n                    LSeg address and the PSeg bit (overloads bit 3) ",
                  "cr_offset": 1411,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x20"
            },
            "thread1.rat_cr_tagword": {
                  "description": " architectural FTW value ",
                  "cr_offset": 1412,
                  "numbits": 32,
                  "desired_value": "0xff",
                  "ref_value": "0x0"
            },
            "thread1.rob1_cr_emon_fixed_ctr_ctrl": {
                  "description": "\n      This register provides enabling for the fixed performance counters\n      and enabling for PMI and also provides a the MYTHREADS/ALLTHREADS\n      for each counter as well. \n      ",
                  "cr_offset": 1908,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x0"
            },
            "thread1.rob1_cr_emon_gen_ctr0": {
                  "description": "General Performance Counter.",
                  "cr_offset": 342,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x0"
            },
            "thread1.rob1_cr_emon_perf_global_ctrl": {
                  "description": "The IA32_PERF_GLOBAL_CTRL MSR is used to globally control all the PERFMON counters for a given thread at once.  \nThis allows instant on/off of all PERFMON counters. \n  ",
                  "cr_offset": 338,
                  "numbits": 64,
                  "desired_value": "0xff",
                  "ref_value": "0xff"
            },
            "thread1.rob1_cr_fpctl": {
                  "description": " Register used for communicating with the ROB on FP related state and operations ",
                  "cr_offset": 1839,
                  "numbits": 32,
                  "desired_value": "0x20",
                  "ref_value": "0x0"
            },
            "thread1.rob1_cr_pebs_enable": {
                  "description": "Precise Event Based Sampling controlling register",
                  "cr_offset": 1910,
                  "numbits": 64,
                  "desired_value": "0x0",
                  "ref_value": "0x0"
            },
            "thread1.scp_cr_flow_details": {
                  "description": " Scratch Pad register FLOW_DETAILS",
                  "cr_offset": 1922,
                  "numbits": 32,
                  "desired_value": "0x8b0000",
                  "ref_value": "0x880000"
            },
            "thread1.scp_cr_ibgenc_key_seam": {
                  "description": "IBG key backup",
                  "cr_offset": 1942,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x0"
            },
            "thread1.scp_cr_inter_thread_misc": {
                  "description": " Used by any flow that needs to synchronize two threads ",
                  "cr_offset": 1936,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x2"
            },
            "thread1.scp_cr_misc_flags": {
                  "description": " Scratch Pad register REGISTER_14",
                  "cr_offset": 1930,
                  "numbits": 32,
                  "desired_value": "0x80",
                  "ref_value": "0x80"
            },
            "thread1.scp_cr_misc_package_ctls_p2u_cmd": {
                  "description": "P2U CMDs for client/server for mistletoe mitigation",
                  "cr_offset": 1943,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x44430000"
            },
            "thread1.scp_cr_optin_feature_control": {
                  "description": " Control Features in Intel 64 Processor. see Appendix G.3.1 ",
                  "cr_offset": 1933,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x100005"
            },
            "thread1.scp_cr_prng_ctr": {
                  "description": "Counter of number of calls to PRNG",
                  "cr_offset": 1940,
                  "numbits": 32,
                  "desired_value": "0x0",
                  "ref_value": "0x91"
            },
            "thread1.scp_cr_psmi_ctrl": {
                  "description": "PSMI and patch 3 control bits",
                  "cr_offset": 1927,
                  "numbits": 32,
                  "desired_value": "0x1",
                  "ref_value": "0x0"
            },
            "thread1.scp_cr_target_sleep_state": {
                  "description": " Scratch Pad register REGISTER_13",
                  "cr_offset": 1926,
                  "numbits": 32,
                  "desired_value": "0x61101",
                  "ref_value": "0x20101"
            }
      }
}