{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 09:47:41 2019 " "Info: Processing started: Thu Jun 27 09:47:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Tx\[0\]\$latch " "Warning: Node \"Tx\[0\]\$latch\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Tx\[2\]\$latch " "Warning: Node \"Tx\[2\]\$latch\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Ty\[0\]\$latch " "Warning: Node \"Ty\[0\]\$latch\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Ty\[1\]\$latch " "Warning: Node \"Ty\[1\]\$latch\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Ty\[2\]\$latch " "Warning: Node \"Ty\[2\]\$latch\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Tz\[0\]\$latch " "Warning: Node \"Tz\[0\]\$latch\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Tz\[2\]\$latch " "Warning: Node \"Tz\[2\]\$latch\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[0\] " "Info: Assuming node \"count\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[2\] " "Info: Assuming node \"count\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[3\] " "Info: Assuming node \"count\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[1\] " "Info: Assuming node \"count\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "WideOr1~0 " "Info: Detected gated clock \"WideOr1~0\" as buffer" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Ty\[2\]\$latch count\[1\] count\[0\] 2.194 ns register " "Info: tsu for register \"Ty\[2\]\$latch\" (data pin = \"count\[1\]\", clock pin = \"count\[0\]\") is 2.194 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.473 ns + Longest pin register " "Info: + Longest pin to register delay is 6.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns count\[1\] 1 CLK PIN_J20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_J20; Fanout = 6; CLK Node = 'count\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.828 ns) + CELL(0.228 ns) 5.876 ns Mux4~0 2 COMB LCCOMB_X21_Y10_N28 1 " "Info: 2: + IC(4.828 ns) + CELL(0.228 ns) = 5.876 ns; Loc. = LCCOMB_X21_Y10_N28; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.056 ns" { count[1] Mux4~0 } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.346 ns) 6.473 ns Ty\[2\]\$latch 3 REG LCCOMB_X21_Y10_N4 1 " "Info: 3: + IC(0.251 ns) + CELL(0.346 ns) = 6.473 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 1; REG Node = 'Ty\[2\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.597 ns" { Mux4~0 Ty[2]$latch } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 21.54 % ) " "Info: Total cell delay = 1.394 ns ( 21.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.079 ns ( 78.46 % ) " "Info: Total interconnect delay = 5.079 ns ( 78.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.473 ns" { count[1] Mux4~0 Ty[2]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.473 ns" { count[1] {} count[1]~combout {} Mux4~0 {} Ty[2]$latch {} } { 0.000ns 0.000ns 4.828ns 0.251ns } { 0.000ns 0.820ns 0.228ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.646 ns + " "Info: + Micro setup delay of destination is 0.646 ns" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[0\] destination 4.925 ns - Shortest register " "Info: - Shortest clock path from clock \"count\[0\]\" to destination register is 4.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns count\[0\] 1 CLK PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 5; CLK Node = 'count\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.053 ns) 2.463 ns WideOr1~0 2 COMB LCCOMB_X21_Y10_N10 1 " "Info: 2: + IC(1.611 ns) + CELL(0.053 ns) = 2.463 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'WideOr1~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.664 ns" { count[0] WideOr1~0 } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.000 ns) 3.945 ns WideOr1~0clkctrl 3 COMB CLKCTRL_G7 7 " "Info: 3: + IC(1.482 ns) + CELL(0.000 ns) = 3.945 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'WideOr1~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.482 ns" { WideOr1~0 WideOr1~0clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.053 ns) 4.925 ns Ty\[2\]\$latch 4 REG LCCOMB_X21_Y10_N4 1 " "Info: 4: + IC(0.927 ns) + CELL(0.053 ns) = 4.925 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 1; REG Node = 'Ty\[2\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.980 ns" { WideOr1~0clkctrl Ty[2]$latch } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.905 ns ( 18.38 % ) " "Info: Total cell delay = 0.905 ns ( 18.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.020 ns ( 81.62 % ) " "Info: Total interconnect delay = 4.020 ns ( 81.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.925 ns" { count[0] WideOr1~0 WideOr1~0clkctrl Ty[2]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.925 ns" { count[0] {} count[0]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} Ty[2]$latch {} } { 0.000ns 0.000ns 1.611ns 1.482ns 0.927ns } { 0.000ns 0.799ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.473 ns" { count[1] Mux4~0 Ty[2]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.473 ns" { count[1] {} count[1]~combout {} Mux4~0 {} Ty[2]$latch {} } { 0.000ns 0.000ns 4.828ns 0.251ns } { 0.000ns 0.820ns 0.228ns 0.346ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.925 ns" { count[0] WideOr1~0 WideOr1~0clkctrl Ty[2]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.925 ns" { count[0] {} count[0]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} Ty[2]$latch {} } { 0.000ns 0.000ns 1.611ns 1.482ns 0.927ns } { 0.000ns 0.799ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "count\[1\] Tx\[2\] Tx\[2\]\$latch 9.804 ns register " "Info: tco from clock \"count\[1\]\" to destination pin \"Tx\[2\]\" through register \"Tx\[2\]\$latch\" is 9.804 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] source 5.553 ns + Longest register " "Info: + Longest clock path from clock \"count\[1\]\" to source register is 5.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns count\[1\] 1 CLK PIN_J20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_J20; Fanout = 6; CLK Node = 'count\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.346 ns) 3.086 ns WideOr1~0 2 COMB LCCOMB_X21_Y10_N10 1 " "Info: 2: + IC(1.920 ns) + CELL(0.346 ns) = 3.086 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'WideOr1~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.266 ns" { count[1] WideOr1~0 } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.000 ns) 4.568 ns WideOr1~0clkctrl 3 COMB CLKCTRL_G7 7 " "Info: 3: + IC(1.482 ns) + CELL(0.000 ns) = 4.568 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'WideOr1~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.482 ns" { WideOr1~0 WideOr1~0clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.053 ns) 5.553 ns Tx\[2\]\$latch 4 REG LCCOMB_X21_Y10_N20 1 " "Info: 4: + IC(0.932 ns) + CELL(0.053 ns) = 5.553 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 1; REG Node = 'Tx\[2\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { WideOr1~0clkctrl Tx[2]$latch } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 21.95 % ) " "Info: Total cell delay = 1.219 ns ( 21.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.334 ns ( 78.05 % ) " "Info: Total interconnect delay = 4.334 ns ( 78.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.553 ns" { count[1] WideOr1~0 WideOr1~0clkctrl Tx[2]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.553 ns" { count[1] {} count[1]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} Tx[2]$latch {} } { 0.000ns 0.000ns 1.920ns 1.482ns 0.932ns } { 0.000ns 0.820ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.251 ns + Longest register pin " "Info: + Longest register to pin delay is 4.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tx\[2\]\$latch 1 REG LCCOMB_X21_Y10_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y10_N20; Fanout = 1; REG Node = 'Tx\[2\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tx[2]$latch } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(2.144 ns) 4.251 ns Tx\[2\] 2 PIN PIN_H2 0 " "Info: 2: + IC(2.107 ns) + CELL(2.144 ns) = 4.251 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'Tx\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.251 ns" { Tx[2]$latch Tx[2] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 50.44 % ) " "Info: Total cell delay = 2.144 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 49.56 % ) " "Info: Total interconnect delay = 2.107 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.251 ns" { Tx[2]$latch Tx[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.251 ns" { Tx[2]$latch {} Tx[2] {} } { 0.000ns 2.107ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.553 ns" { count[1] WideOr1~0 WideOr1~0clkctrl Tx[2]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.553 ns" { count[1] {} count[1]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} Tx[2]$latch {} } { 0.000ns 0.000ns 1.920ns 1.482ns 0.932ns } { 0.000ns 0.820ns 0.346ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.251 ns" { Tx[2]$latch Tx[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.251 ns" { Tx[2]$latch {} Tx[2] {} } { 0.000ns 2.107ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Tz\[0\]\$latch count\[2\] count\[1\] 0.071 ns register " "Info: th for register \"Tz\[0\]\$latch\" (data pin = \"count\[2\]\", clock pin = \"count\[1\]\") is 0.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] destination 5.549 ns + Longest register " "Info: + Longest clock path from clock \"count\[1\]\" to destination register is 5.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns count\[1\] 1 CLK PIN_J20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_J20; Fanout = 6; CLK Node = 'count\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.346 ns) 3.086 ns WideOr1~0 2 COMB LCCOMB_X21_Y10_N10 1 " "Info: 2: + IC(1.920 ns) + CELL(0.346 ns) = 3.086 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'WideOr1~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.266 ns" { count[1] WideOr1~0 } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.000 ns) 4.568 ns WideOr1~0clkctrl 3 COMB CLKCTRL_G7 7 " "Info: 3: + IC(1.482 ns) + CELL(0.000 ns) = 4.568 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'WideOr1~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.482 ns" { WideOr1~0 WideOr1~0clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.053 ns) 5.549 ns Tz\[0\]\$latch 4 REG LCCOMB_X21_Y10_N0 1 " "Info: 4: + IC(0.928 ns) + CELL(0.053 ns) = 5.549 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 1; REG Node = 'Tz\[0\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.981 ns" { WideOr1~0clkctrl Tz[0]$latch } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 21.97 % ) " "Info: Total cell delay = 1.219 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.330 ns ( 78.03 % ) " "Info: Total interconnect delay = 4.330 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.549 ns" { count[1] WideOr1~0 WideOr1~0clkctrl Tz[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.549 ns" { count[1] {} count[1]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} Tz[0]$latch {} } { 0.000ns 0.000ns 1.920ns 1.482ns 0.928ns } { 0.000ns 0.820ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.478 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns count\[2\] 1 CLK PIN_D13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 4; CLK Node = 'count\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.525 ns) + CELL(0.154 ns) 5.478 ns Tz\[0\]\$latch 2 REG LCCOMB_X21_Y10_N0 1 " "Info: 2: + IC(4.525 ns) + CELL(0.154 ns) = 5.478 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 1; REG Node = 'Tz\[0\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.679 ns" { count[2] Tz[0]$latch } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.953 ns ( 17.40 % ) " "Info: Total cell delay = 0.953 ns ( 17.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.525 ns ( 82.60 % ) " "Info: Total interconnect delay = 4.525 ns ( 82.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.478 ns" { count[2] Tz[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.478 ns" { count[2] {} count[2]~combout {} Tz[0]$latch {} } { 0.000ns 0.000ns 4.525ns } { 0.000ns 0.799ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.549 ns" { count[1] WideOr1~0 WideOr1~0clkctrl Tz[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.549 ns" { count[1] {} count[1]~combout {} WideOr1~0 {} WideOr1~0clkctrl {} Tz[0]$latch {} } { 0.000ns 0.000ns 1.920ns 1.482ns 0.928ns } { 0.000ns 0.820ns 0.346ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.478 ns" { count[2] Tz[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.478 ns" { count[2] {} count[2]~combout {} Tz[0]$latch {} } { 0.000ns 0.000ns 4.525ns } { 0.000ns 0.799ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 09:47:42 2019 " "Info: Processing ended: Thu Jun 27 09:47:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
