
*** Running vivado
    with args -log Accumulator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Accumulator.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Accumulator.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 393.352 ; gain = 74.215
Command: read_checkpoint -auto_incremental -incremental D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/utils_1/imports/synth_1/process_data.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/utils_1/imports/synth_1/process_data.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Accumulator -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22780
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1774.488 ; gain = 331.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_gen' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_gen' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'accumulator_gen' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:25]
INFO: [Synth 8-6157] synthesizing module 'enable_clf' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'enable_clf' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:119]
INFO: [Synth 8-6157] synthesizing module 'c_accum_1' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/.Xil/Vivado-21236-DESKTOP-BR8935G/realtime/c_accum_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_accum_1' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/.Xil/Vivado-21236-DESKTOP-BR8935G/realtime/c_accum_1_stub.v:5]
WARNING: [Synth 8-7071] port 'SCLR' of module 'c_accum_1' is unconnected for instance 'INST2' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7023] instance 'INST2' of module 'c_accum_1' has 5 connections declared, but only 4 given [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
INFO: [Synth 8-6157] synthesizing module 'reg_gen_clf' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'reg_gen_clf' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:159]
WARNING: [Synth 8-7071] port 'SCLR' of module 'c_accum_1' is unconnected for instance 'INST2' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7023] instance 'INST2' of module 'c_accum_1' has 5 connections declared, but only 4 given [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7071] port 'SCLR' of module 'c_accum_1' is unconnected for instance 'INST2' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7023] instance 'INST2' of module 'c_accum_1' has 5 connections declared, but only 4 given [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7071] port 'SCLR' of module 'c_accum_1' is unconnected for instance 'INST2' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
WARNING: [Synth 8-7023] instance 'INST2' of module 'c_accum_1' has 5 connections declared, but only 4 given [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:61]
INFO: [Synth 8-6157] synthesizing module 'enable_rgs' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:139]
INFO: [Synth 8-6155] done synthesizing module 'enable_rgs' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:139]
WARNING: [Synth 8-7071] port 'SCLR' of module 'c_accum_1' is unconnected for instance 'INST5' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:100]
WARNING: [Synth 8-7023] instance 'INST5' of module 'c_accum_1' has 5 connections declared, but only 4 given [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:100]
INFO: [Synth 8-6157] synthesizing module 'reg_gen_rgs' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'reg_gen_rgs' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_gen' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (0#1) [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1864.629 ; gain = 421.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1864.629 ; gain = 421.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1864.629 ; gain = 421.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1864.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accum/genblk1[0].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accum/genblk1[0].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accum/genblk1[1].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accum/genblk1[1].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accum/genblk1[2].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accum/genblk1[2].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accum/genblk1[3].INST2'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accum/genblk1[3].INST2'
Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accum/INST5'
Finished Parsing XDC File [d:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.gen/sources_1/ip/c_accum_1/c_accum_1/c_accum_1_in_context.xdc] for cell 'multi_accum/INST5'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1965.500 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1965.500 ; gain = 522.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1965.500 ; gain = 522.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for multi_accum/INST5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multi_accum/\genblk1[0].INST2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multi_accum/\genblk1[1].INST2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multi_accum/\genblk1[2].INST2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multi_accum/\genblk1[3].INST2 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1965.500 ; gain = 522.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/utils_1/imports/synth_1/process_data.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1965.500 ; gain = 522.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1965.500 ; gain = 522.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "fifo:/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-327] inferring latch for variable 'B_gen_to_en_rgs_reg' [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/accumulator_gen.sv:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1965.500 ; gain = 522.668
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 8     
	   3 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	              128 Bit	(8 X 16 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'multi_fifo/FIFO[3].INST0/out_fifo_reg' and it is trimmed from '16' to '2' bits. [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'multi_fifo/FIFO[2].INST0/out_fifo_reg' and it is trimmed from '16' to '2' bits. [D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/fifo.sv:81]
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[0].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[1].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[2].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[3].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[0].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[1].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[2].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Accumulator/multi_fifo/FIFO[3].INST0/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (multi_accum/B_gen_to_en_rgs_reg[15]) is unused and will be removed from module Accumulator.
WARNING: [Synth 8-3332] Sequential element (multi_accum/B_gen_to_en_rgs_reg[2]) is unused and will be removed from module Accumulator.
WARNING: [Synth 8-3332] Sequential element (multi_accum/B_gen_to_en_rgs_reg[1]) is unused and will be removed from module Accumulator.
WARNING: [Synth 8-3332] Sequential element (multi_accum/B_gen_to_en_rgs_reg[0]) is unused and will be removed from module Accumulator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1965.500 ; gain = 522.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------------------+-----------+----------------------+---------------+
|Accumulator | multi_fifo/FIFO[0].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|Accumulator | multi_fifo/FIFO[1].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|Accumulator | multi_fifo/FIFO[2].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|Accumulator | multi_fifo/FIFO[3].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
+------------+----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 2441.598 ; gain = 998.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 2441.949 ; gain = 999.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------------------+-----------+----------------------+---------------+
|Accumulator | multi_fifo/FIFO[0].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|Accumulator | multi_fifo/FIFO[1].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|Accumulator | multi_fifo/FIFO[2].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
|Accumulator | multi_fifo/FIFO[3].INST0/ram_reg | Implied   | 8 x 16               | RAM32M16 x 2  | 
+------------+----------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 2461.059 ; gain = 1018.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \multi_accum/genblk1[0].INST2  has unconnected pin SCLR
CRITICAL WARNING: [Synth 8-4442] BlackBox module \multi_accum/genblk1[1].INST2  has unconnected pin SCLR
CRITICAL WARNING: [Synth 8-4442] BlackBox module \multi_accum/genblk1[2].INST2  has unconnected pin SCLR
CRITICAL WARNING: [Synth 8-4442] BlackBox module \multi_accum/genblk1[3].INST2  has unconnected pin SCLR
CRITICAL WARNING: [Synth 8-4442] BlackBox module \multi_accum/INST5  has unconnected pin SCLR
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2468.297 ; gain = 1025.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2468.297 ; gain = 1025.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2468.297 ; gain = 1025.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2468.297 ; gain = 1025.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2468.297 ; gain = 1025.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2468.297 ; gain = 1025.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_accum_1     |         5|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |c_accum   |     1|
|2     |c_accum_1 |     4|
|6     |BUFG      |     1|
|7     |LUT1      |    10|
|8     |LUT2      |    22|
|9     |LUT3      |    18|
|10    |LUT4      |    12|
|11    |LUT5      |    15|
|12    |LUT6      |    40|
|13    |RAM32M16  |     4|
|14    |FDRE      |   125|
|15    |FDSE      |     4|
|16    |IBUF      |    65|
|17    |OBUF      |    89|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2468.297 ; gain = 1025.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 2468.297 ; gain = 924.594
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 2468.297 ; gain = 1025.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2480.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2506.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 65 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances

Synth Design complete, checksum: c2f0caa2
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 18 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:54 . Memory (MB): peak = 2506.141 ; gain = 2041.762
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Study/HK222/PAPER/Practice/Accumulator/Accumulator.runs/synth_1/Accumulator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Accumulator_utilization_synth.rpt -pb Accumulator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  6 16:17:21 2023...
