
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/atharva/IITB/CS_683/PA2/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C stream prefetcher 
Heartbeat CPU 0 instructions: 10000003 cycles: 2604495 heartbeat IPC: 3.83952 cumulative IPC: 3.83952 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5203971 heartbeat IPC: 3.84693 cumulative IPC: 3.84322 (Simulation time: 0 hr 0 min 52 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6504127 (Simulation time: 0 hr 1 min 6 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 30431936 heartbeat IPC: 0.396385 cumulative IPC: 0.208962 (Simulation time: 0 hr 2 min 44 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 78328487 heartbeat IPC: 0.208783 cumulative IPC: 0.208843 (Simulation time: 0 hr 5 min 35 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 127277778 heartbeat IPC: 0.204293 cumulative IPC: 0.206999 (Simulation time: 0 hr 8 min 0 sec) 
Finished CPU 0 instructions: 25000004 cycles: 120773652 cumulative IPC: 0.206999 (Simulation time: 0 hr 8 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.206999 instructions: 25000004 cycles: 120773652
cpu0_DTLB TOTAL     ACCESS:    4456956  HIT:    4422909  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1980194  HIT:    1975573  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2476762  HIT:    2447336  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 569.934 cycles
cpu0_ITLB TOTAL     ACCESS:     473316  HIT:     473316  MISS:          0
cpu0_ITLB LOAD      ACCESS:     473316  HIT:     473316  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     541700  HIT:     541700  MISS:          0
cpu0_L1I LOAD      ACCESS:     541700  HIT:     541700  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1033.5 cycles
cpu0_L1D TOTAL     ACCESS:    5853419  HIT:    3902841  MISS:    1950578
cpu0_L1D LOAD      ACCESS:    1401163  HIT:    1105612  MISS:     295551
cpu0_L1D RFO       ACCESS:    4434716  HIT:    2779698  MISS:    1655018
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17540  HIT:      17531  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 816.176 cycles
cpu0_L2C TOTAL     ACCESS:    3716108  HIT:    2450972  MISS:    1265136
cpu0_L2C LOAD      ACCESS:     295550  HIT:      58247  MISS:     237303
cpu0_L2C RFO       ACCESS:    1655011  HIT:     737569  MISS:     917442
cpu0_L2C PREFETCH  ACCESS:     110490  HIT:        164  MISS:     110326
cpu0_L2C WRITEBACK ACCESS:    1655048  HIT:    1654992  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     215102  ISSUED:     215102  USEFUL:      58247  USELESS:      52328
cpu0_L2C AVERAGE MISS LATENCY: 1364.66 cycles
LLC TOTAL     ACCESS:    2286488  HIT:     996689  MISS:    1289799
LLC LOAD      ACCESS:     237303  HIT:      48314  MISS:     188989
LLC RFO       ACCESS:     917401  HIT:      30822  MISS:     886579
LLC PREFETCH  ACCESS:     214619  HIT:        447  MISS:     214172
LLC WRITEBACK ACCESS:     917156  HIT:     917106  MISS:         50
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1473.54 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      97937  ROW_BUFFER_MISS:    1191812
 DBUS AVG_CONGESTED_CYCLE:    3.99897
 WQ ROW_BUFFER_HIT:      12021  ROW_BUFFER_MISS:     874272  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 264.384
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

