============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 16 2024  12:30:27 am
  Module:                 MEM_WB_data_reg
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (34 ps) Setup Check with Pin Immediate_W_reg[27]/CK->D
          Group: clk
     Startpoint: (F) WEN
          Clock: (R) clk
       Endpoint: (F) Immediate_W_reg[27]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      41                  
       Uncertainty:-      30                  
     Required Time:=     429                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     195                  
             Slack:=      34                  

Exceptions/Constraints:
  input_delay             200             alu_conv.sdc_9_line_7 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  WEN                   -       -     F     (arrival)      1   1.0     0     0     200    (-,-) 
  drc_buf_sp1370/Z      -       A->Z  F     CLKBUF_X1      1   1.8     8    26     226    (-,-) 
  drc_bufs702/ZN        -       A->ZN R     INV_X1         1  25.5    61    70     295    (-,-) 
  drc_bufs698/ZN        -       A->ZN F     INV_X16      133 261.7    28    45     340    (-,-) 
  g410__7675/Z          -       S->Z  F     MUX2_X1        1   1.4    10    55     395    (-,-) 
  Immediate_W_reg[27]/D -       -     F     DFFR_X1        1     -     -     0     395    (-,-) 
#-----------------------------------------------------------------------------------------------

