m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Verilog-Projects/fulladderimena/simulation/modelsim
vcarryadder
Z1 !s110 1712747197
!i10b 1
!s100 6J=XZ<iJG?gXJCAQKPMJ>0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGUT0l=J_gDcVc0iVROn9V3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1712746376
8C:/Verilog-Projects/fulladderimena/carryadder.v
FC:/Verilog-Projects/fulladderimena/carryadder.v
!i122 1
L0 1 8
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1712747197.000000
!s107 C:/Verilog-Projects/fulladderimena/carryadder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Verilog-Projects/fulladderimena|C:/Verilog-Projects/fulladderimena/carryadder.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Verilog-Projects/fulladderimena
Z8 tCvgOpt 0
vfulladder
R1
!i10b 1
!s100 m7agDe<Gg=5nFOn`C]0^M3
R2
IM<SFI`MT`X]Fe^ilBDJ7b2
R3
R0
w1712745686
8C:/Verilog-Projects/fulladderimena/fulladder.v
FC:/Verilog-Projects/fulladderimena/fulladder.v
!i122 0
L0 1 4
R4
r1
!s85 0
31
R5
!s107 C:/Verilog-Projects/fulladderimena/fulladder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Verilog-Projects/fulladderimena|C:/Verilog-Projects/fulladderimena/fulladder.v|
!i113 1
R6
R7
R8
vtb
R1
!i10b 1
!s100 ;0h@hH<kM=mUR6_k<P4GO2
R2
IWLc[cl0Fk^J[>j7Xbm`TD0
R3
R0
w1712746341
8C:/Verilog-Projects/fulladderimena/tb.v
FC:/Verilog-Projects/fulladderimena/tb.v
!i122 2
L0 1 18
R4
r1
!s85 0
31
R5
!s107 C:/Verilog-Projects/fulladderimena/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Verilog-Projects/fulladderimena|C:/Verilog-Projects/fulladderimena/tb.v|
!i113 1
R6
R7
R8
