<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fa_16bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fa_16bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fa_16bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fa_16bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fa_16bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_16bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fa_16bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fa_16bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fa_16bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fa_16bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fa_16bit_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_16bit_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fa_16bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fa_16bit_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_16bit_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_16bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fa_16bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fa_1bit_sub2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fa_1bit_sub2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fa_1bit_sub2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fa_1bit_sub2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_1bit_sub2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fa_1bit_sub2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fa_1bit_sub2.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="fa_1bit_sub2.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fa_1bit_sub2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fa_1bit_sub2_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_1bit_sub2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fa_1bit_sub2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fa_8bit_sub1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fa_8bit_sub1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fa_8bit_sub1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fa_8bit_sub1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_8bit_sub1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fa_8bit_sub1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fa_8bit_sub1.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="fa_8bit_sub1.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fa_8bit_sub1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fa_8bit_sub1_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fa_8bit_sub1_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fa_8bit_sub1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fa_8bit_sub1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1715436170" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1715436170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715438330" xil_pn:in_ck="623886796828534709" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1715438330">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fa_16bit.vhd"/>
      <outfile xil_pn:name="fa_16bit_tb.vhd"/>
      <outfile xil_pn:name="fa_1bit_sub2.vhd"/>
      <outfile xil_pn:name="fa_8bit_sub1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715436998" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3519592161187351415" xil_pn:start_ts="1715436998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715436998" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5145416242872824963" xil_pn:start_ts="1715436998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715436170" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1880314936839156491" xil_pn:start_ts="1715436170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715438346" xil_pn:in_ck="623886796828534709" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1715438346">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fa_16bit.vhd"/>
      <outfile xil_pn:name="fa_16bit_tb.vhd"/>
      <outfile xil_pn:name="fa_1bit_sub2.vhd"/>
      <outfile xil_pn:name="fa_8bit_sub1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715438349" xil_pn:in_ck="623886796828534709" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8930750449395916949" xil_pn:start_ts="1715438346">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fa_16bit_tb_beh.prj"/>
      <outfile xil_pn:name="fa_16bit_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1715438350" xil_pn:in_ck="4141686099308212272" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4634179141972822978" xil_pn:start_ts="1715438349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fa_16bit_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1715432574" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1715432574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715438309" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5116111556074146267" xil_pn:start_ts="1715438309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715438309" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1880314936839156491" xil_pn:start_ts="1715438309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715438309" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1715438309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715438309" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9081596287742100943" xil_pn:start_ts="1715438309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715438309" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6699568006657236515" xil_pn:start_ts="1715438309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715438309" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6094779158177330625" xil_pn:start_ts="1715438309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715438320" xil_pn:in_ck="-1294794211754701052" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="-2064084098213851503" xil_pn:start_ts="1715438309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fa_16bit.lso"/>
      <outfile xil_pn:name="fa_16bit.ngc"/>
      <outfile xil_pn:name="fa_16bit.ngr"/>
      <outfile xil_pn:name="fa_16bit.prj"/>
      <outfile xil_pn:name="fa_16bit.stx"/>
      <outfile xil_pn:name="fa_16bit.syr"/>
      <outfile xil_pn:name="fa_16bit.xst"/>
      <outfile xil_pn:name="fa_16bit_tb_beh.prj"/>
      <outfile xil_pn:name="fa_16bit_tb_stx_beh.prj"/>
      <outfile xil_pn:name="fa_16bit_vhdl.prj"/>
      <outfile xil_pn:name="fa_16bit_xst.xrpt"/>
      <outfile xil_pn:name="fa_1bit_sub2.ngr"/>
      <outfile xil_pn:name="fa_8bit_sub1.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
