<profile>

<section name = "Vitis HLS Report for 'fft_Pipeline_1'" level="0">
<item name = "Date">Fri Oct 21 23:29:00 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">hls_restructured</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1027, 1027, 10.270 us, 10.270 us, 1027, 1027, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1025, 1025, 3, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 71, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_51_fu_92_p2">+, 0, 0, 12, 11, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="exitcond129_fu_86_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_loop_index9_load">9, 2, 11, 22</column>
<column name="input_1_blk_n_R">9, 2, 1, 2</column>
<column name="loop_index9_fu_46">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond129_reg_134">1, 0, 1, 0</column>
<column name="input_1_addr_read_reg_138">32, 0, 32, 0</column>
<column name="loop_index9_fu_46">11, 0, 11, 0</column>
<column name="loop_index9_load_reg_129">11, 0, 11, 0</column>
<column name="loop_index9_load_reg_129_pp0_iter1_reg">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_Pipeline_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_Pipeline_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_Pipeline_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_Pipeline_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_Pipeline_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_Pipeline_1, return value</column>
<column name="m_axi_input_1_AWVALID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWREADY">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWADDR">out, 64, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWLEN">out, 32, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWSIZE">out, 3, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWBURST">out, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWLOCK">out, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWCACHE">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWPROT">out, 3, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWQOS">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWREGION">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWUSER">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WVALID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WREADY">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WDATA">out, 32, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WSTRB">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WLAST">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WUSER">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARVALID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARREADY">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARADDR">out, 64, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARLEN">out, 32, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARSIZE">out, 3, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARBURST">out, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARLOCK">out, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARCACHE">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARPROT">out, 3, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARQOS">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARREGION">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARUSER">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RVALID">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RREADY">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RDATA">in, 32, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RLAST">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RID">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RFIFONUM">in, 9, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RUSER">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RRESP">in, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_BVALID">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_BREADY">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_BRESP">in, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_BID">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_BUSER">in, 1, m_axi, input_1, pointer</column>
<column name="sext_ln33">in, 62, ap_none, sext_ln33, scalar</column>
<column name="X_R_i_address0">out, 10, ap_memory, X_R_i, array</column>
<column name="X_R_i_ce0">out, 1, ap_memory, X_R_i, array</column>
<column name="X_R_i_we0">out, 1, ap_memory, X_R_i, array</column>
<column name="X_R_i_d0">out, 32, ap_memory, X_R_i, array</column>
</table>
</item>
</section>
</profile>
