
f407IGT6-can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047f4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a3c  0800497c  0800497c  0000597c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053b8  080053b8  00007014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080053b8  080053b8  000063b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053c0  080053c0  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053c0  080053c0  000063c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080053c4  080053c4  000063c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  080053c8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007014  2**0
                  CONTENTS
 10 .bss          000006b4  20000014  20000014  00007014  2**2
                  ALLOC
 11 ._user_heap_stack 00000c00  200006c8  200006c8  00007014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c93d  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028a7  00000000  00000000  00013981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b28  00000000  00000000  00016228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000847  00000000  00000000  00016d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000232bf  00000000  00000000  00017597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f766  00000000  00000000  0003a856  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2314  00000000  00000000  00049fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011c2d0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002c18  00000000  00000000  0011c314  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0011ef2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004964 	.word	0x08004964

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08004964 	.word	0x08004964

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_uldivmod>:
 80001dc:	b953      	cbnz	r3, 80001f4 <__aeabi_uldivmod+0x18>
 80001de:	b94a      	cbnz	r2, 80001f4 <__aeabi_uldivmod+0x18>
 80001e0:	2900      	cmp	r1, #0
 80001e2:	bf08      	it	eq
 80001e4:	2800      	cmpeq	r0, #0
 80001e6:	bf1c      	itt	ne
 80001e8:	f04f 31ff 	movne.w	r1, #4294967295
 80001ec:	f04f 30ff 	movne.w	r0, #4294967295
 80001f0:	f000 b988 	b.w	8000504 <__aeabi_idiv0>
 80001f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001fc:	f000 f806 	bl	800020c <__udivmoddi4>
 8000200:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000208:	b004      	add	sp, #16
 800020a:	4770      	bx	lr

0800020c <__udivmoddi4>:
 800020c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000210:	9d08      	ldr	r5, [sp, #32]
 8000212:	468e      	mov	lr, r1
 8000214:	4604      	mov	r4, r0
 8000216:	4688      	mov	r8, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14a      	bne.n	80002b2 <__udivmoddi4+0xa6>
 800021c:	428a      	cmp	r2, r1
 800021e:	4617      	mov	r7, r2
 8000220:	d962      	bls.n	80002e8 <__udivmoddi4+0xdc>
 8000222:	fab2 f682 	clz	r6, r2
 8000226:	b14e      	cbz	r6, 800023c <__udivmoddi4+0x30>
 8000228:	f1c6 0320 	rsb	r3, r6, #32
 800022c:	fa01 f806 	lsl.w	r8, r1, r6
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	40b7      	lsls	r7, r6
 8000236:	ea43 0808 	orr.w	r8, r3, r8
 800023a:	40b4      	lsls	r4, r6
 800023c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000240:	fa1f fc87 	uxth.w	ip, r7
 8000244:	fbb8 f1fe 	udiv	r1, r8, lr
 8000248:	0c23      	lsrs	r3, r4, #16
 800024a:	fb0e 8811 	mls	r8, lr, r1, r8
 800024e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000252:	fb01 f20c 	mul.w	r2, r1, ip
 8000256:	429a      	cmp	r2, r3
 8000258:	d909      	bls.n	800026e <__udivmoddi4+0x62>
 800025a:	18fb      	adds	r3, r7, r3
 800025c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000260:	f080 80ea 	bcs.w	8000438 <__udivmoddi4+0x22c>
 8000264:	429a      	cmp	r2, r3
 8000266:	f240 80e7 	bls.w	8000438 <__udivmoddi4+0x22c>
 800026a:	3902      	subs	r1, #2
 800026c:	443b      	add	r3, r7
 800026e:	1a9a      	subs	r2, r3, r2
 8000270:	b2a3      	uxth	r3, r4
 8000272:	fbb2 f0fe 	udiv	r0, r2, lr
 8000276:	fb0e 2210 	mls	r2, lr, r0, r2
 800027a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000282:	459c      	cmp	ip, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x8e>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f100 32ff 	add.w	r2, r0, #4294967295
 800028c:	f080 80d6 	bcs.w	800043c <__udivmoddi4+0x230>
 8000290:	459c      	cmp	ip, r3
 8000292:	f240 80d3 	bls.w	800043c <__udivmoddi4+0x230>
 8000296:	443b      	add	r3, r7
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029e:	eba3 030c 	sub.w	r3, r3, ip
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa2>
 80002a6:	40f3      	lsrs	r3, r6
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xb6>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb0>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa2>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x14c>
 80002ca:	4573      	cmp	r3, lr
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xc8>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 8105 	bhi.w	80004de <__udivmoddi4+0x2d2>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	4690      	mov	r8, r2
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e5      	beq.n	80002ae <__udivmoddi4+0xa2>
 80002e2:	e9c5 4800 	strd	r4, r8, [r5]
 80002e6:	e7e2      	b.n	80002ae <__udivmoddi4+0xa2>
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f000 8090 	beq.w	800040e <__udivmoddi4+0x202>
 80002ee:	fab2 f682 	clz	r6, r2
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f040 80a4 	bne.w	8000440 <__udivmoddi4+0x234>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	0c03      	lsrs	r3, r0, #16
 80002fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000300:	b280      	uxth	r0, r0
 8000302:	b2bc      	uxth	r4, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb2 fcfe 	udiv	ip, r2, lr
 800030a:	fb0e 221c 	mls	r2, lr, ip, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb04 f20c 	mul.w	r2, r4, ip
 8000316:	429a      	cmp	r2, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x11e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x11c>
 8000322:	429a      	cmp	r2, r3
 8000324:	f200 80e0 	bhi.w	80004e8 <__udivmoddi4+0x2dc>
 8000328:	46c4      	mov	ip, r8
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000330:	fb0e 3312 	mls	r3, lr, r2, r3
 8000334:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000338:	fb02 f404 	mul.w	r4, r2, r4
 800033c:	429c      	cmp	r4, r3
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x144>
 8000340:	18fb      	adds	r3, r7, r3
 8000342:	f102 30ff 	add.w	r0, r2, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x142>
 8000348:	429c      	cmp	r4, r3
 800034a:	f200 80ca 	bhi.w	80004e2 <__udivmoddi4+0x2d6>
 800034e:	4602      	mov	r2, r0
 8000350:	1b1b      	subs	r3, r3, r4
 8000352:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x98>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa0e f401 	lsl.w	r4, lr, r1
 8000368:	fa20 f306 	lsr.w	r3, r0, r6
 800036c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000370:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000374:	4323      	orrs	r3, r4
 8000376:	fa00 f801 	lsl.w	r8, r0, r1
 800037a:	fa1f fc87 	uxth.w	ip, r7
 800037e:	fbbe f0f9 	udiv	r0, lr, r9
 8000382:	0c1c      	lsrs	r4, r3, #16
 8000384:	fb09 ee10 	mls	lr, r9, r0, lr
 8000388:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800038c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000390:	45a6      	cmp	lr, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x1a0>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 3aff 	add.w	sl, r0, #4294967295
 800039e:	f080 809c 	bcs.w	80004da <__udivmoddi4+0x2ce>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8099 	bls.w	80004da <__udivmoddi4+0x2ce>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	eba4 040e 	sub.w	r4, r4, lr
 80003b0:	fa1f fe83 	uxth.w	lr, r3
 80003b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b8:	fb09 4413 	mls	r4, r9, r3, r4
 80003bc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c4:	45a4      	cmp	ip, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1ce>
 80003c8:	193c      	adds	r4, r7, r4
 80003ca:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ce:	f080 8082 	bcs.w	80004d6 <__udivmoddi4+0x2ca>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d97f      	bls.n	80004d6 <__udivmoddi4+0x2ca>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003de:	eba4 040c 	sub.w	r4, r4, ip
 80003e2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e6:	4564      	cmp	r4, ip
 80003e8:	4673      	mov	r3, lr
 80003ea:	46e1      	mov	r9, ip
 80003ec:	d362      	bcc.n	80004b4 <__udivmoddi4+0x2a8>
 80003ee:	d05f      	beq.n	80004b0 <__udivmoddi4+0x2a4>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x1fe>
 80003f2:	ebb8 0203 	subs.w	r2, r8, r3
 80003f6:	eb64 0409 	sbc.w	r4, r4, r9
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	fa22 f301 	lsr.w	r3, r2, r1
 8000402:	431e      	orrs	r6, r3
 8000404:	40cc      	lsrs	r4, r1
 8000406:	e9c5 6400 	strd	r6, r4, [r5]
 800040a:	2100      	movs	r1, #0
 800040c:	e74f      	b.n	80002ae <__udivmoddi4+0xa2>
 800040e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000412:	0c01      	lsrs	r1, r0, #16
 8000414:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000418:	b280      	uxth	r0, r0
 800041a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041e:	463b      	mov	r3, r7
 8000420:	4638      	mov	r0, r7
 8000422:	463c      	mov	r4, r7
 8000424:	46b8      	mov	r8, r7
 8000426:	46be      	mov	lr, r7
 8000428:	2620      	movs	r6, #32
 800042a:	fbb1 f1f7 	udiv	r1, r1, r7
 800042e:	eba2 0208 	sub.w	r2, r2, r8
 8000432:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000436:	e766      	b.n	8000306 <__udivmoddi4+0xfa>
 8000438:	4601      	mov	r1, r0
 800043a:	e718      	b.n	800026e <__udivmoddi4+0x62>
 800043c:	4610      	mov	r0, r2
 800043e:	e72c      	b.n	800029a <__udivmoddi4+0x8e>
 8000440:	f1c6 0220 	rsb	r2, r6, #32
 8000444:	fa2e f302 	lsr.w	r3, lr, r2
 8000448:	40b7      	lsls	r7, r6
 800044a:	40b1      	lsls	r1, r6
 800044c:	fa20 f202 	lsr.w	r2, r0, r2
 8000450:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000454:	430a      	orrs	r2, r1
 8000456:	fbb3 f8fe 	udiv	r8, r3, lr
 800045a:	b2bc      	uxth	r4, r7
 800045c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000460:	0c11      	lsrs	r1, r2, #16
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb08 f904 	mul.w	r9, r8, r4
 800046a:	40b0      	lsls	r0, r6
 800046c:	4589      	cmp	r9, r1
 800046e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000472:	b280      	uxth	r0, r0
 8000474:	d93e      	bls.n	80004f4 <__udivmoddi4+0x2e8>
 8000476:	1879      	adds	r1, r7, r1
 8000478:	f108 3cff 	add.w	ip, r8, #4294967295
 800047c:	d201      	bcs.n	8000482 <__udivmoddi4+0x276>
 800047e:	4589      	cmp	r9, r1
 8000480:	d81f      	bhi.n	80004c2 <__udivmoddi4+0x2b6>
 8000482:	eba1 0109 	sub.w	r1, r1, r9
 8000486:	fbb1 f9fe 	udiv	r9, r1, lr
 800048a:	fb09 f804 	mul.w	r8, r9, r4
 800048e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000492:	b292      	uxth	r2, r2
 8000494:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000498:	4542      	cmp	r2, r8
 800049a:	d229      	bcs.n	80004f0 <__udivmoddi4+0x2e4>
 800049c:	18ba      	adds	r2, r7, r2
 800049e:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a2:	d2c4      	bcs.n	800042e <__udivmoddi4+0x222>
 80004a4:	4542      	cmp	r2, r8
 80004a6:	d2c2      	bcs.n	800042e <__udivmoddi4+0x222>
 80004a8:	f1a9 0102 	sub.w	r1, r9, #2
 80004ac:	443a      	add	r2, r7
 80004ae:	e7be      	b.n	800042e <__udivmoddi4+0x222>
 80004b0:	45f0      	cmp	r8, lr
 80004b2:	d29d      	bcs.n	80003f0 <__udivmoddi4+0x1e4>
 80004b4:	ebbe 0302 	subs.w	r3, lr, r2
 80004b8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004bc:	3801      	subs	r0, #1
 80004be:	46e1      	mov	r9, ip
 80004c0:	e796      	b.n	80003f0 <__udivmoddi4+0x1e4>
 80004c2:	eba7 0909 	sub.w	r9, r7, r9
 80004c6:	4449      	add	r1, r9
 80004c8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004cc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d0:	fb09 f804 	mul.w	r8, r9, r4
 80004d4:	e7db      	b.n	800048e <__udivmoddi4+0x282>
 80004d6:	4673      	mov	r3, lr
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1ce>
 80004da:	4650      	mov	r0, sl
 80004dc:	e766      	b.n	80003ac <__udivmoddi4+0x1a0>
 80004de:	4608      	mov	r0, r1
 80004e0:	e6fd      	b.n	80002de <__udivmoddi4+0xd2>
 80004e2:	443b      	add	r3, r7
 80004e4:	3a02      	subs	r2, #2
 80004e6:	e733      	b.n	8000350 <__udivmoddi4+0x144>
 80004e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004ec:	443b      	add	r3, r7
 80004ee:	e71c      	b.n	800032a <__udivmoddi4+0x11e>
 80004f0:	4649      	mov	r1, r9
 80004f2:	e79c      	b.n	800042e <__udivmoddi4+0x222>
 80004f4:	eba1 0109 	sub.w	r1, r1, r9
 80004f8:	46c4      	mov	ip, r8
 80004fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fe:	fb09 f804 	mul.w	r8, r9, r4
 8000502:	e7c4      	b.n	800048e <__udivmoddi4+0x282>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b084      	sub	sp, #16
 800050c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800050e:	463b      	mov	r3, r7
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	605a      	str	r2, [r3, #4]
 8000516:	609a      	str	r2, [r3, #8]
 8000518:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800051a:	4b21      	ldr	r3, [pc, #132]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800051c:	4a21      	ldr	r2, [pc, #132]	@ (80005a4 <MX_ADC1_Init+0x9c>)
 800051e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000520:	4b1f      	ldr	r3, [pc, #124]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000522:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000526:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000528:	4b1d      	ldr	r3, [pc, #116]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800052a:	2200      	movs	r2, #0
 800052c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800052e:	4b1c      	ldr	r3, [pc, #112]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000530:	2200      	movs	r2, #0
 8000532:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000534:	4b1a      	ldr	r3, [pc, #104]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000536:	2200      	movs	r2, #0
 8000538:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053a:	4b19      	ldr	r3, [pc, #100]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000542:	4b17      	ldr	r3, [pc, #92]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000544:	2200      	movs	r2, #0
 8000546:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000548:	4b15      	ldr	r3, [pc, #84]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800054a:	4a17      	ldr	r2, [pc, #92]	@ (80005a8 <MX_ADC1_Init+0xa0>)
 800054c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800054e:	4b14      	ldr	r3, [pc, #80]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000550:	2200      	movs	r2, #0
 8000552:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000554:	4b12      	ldr	r3, [pc, #72]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000556:	2201      	movs	r2, #1
 8000558:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800055a:	4b11      	ldr	r3, [pc, #68]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800055c:	2200      	movs	r2, #0
 800055e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000562:	4b0f      	ldr	r3, [pc, #60]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000564:	2201      	movs	r2, #1
 8000566:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000568:	480d      	ldr	r0, [pc, #52]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800056a:	f001 fa79 	bl	8001a60 <HAL_ADC_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000574:	f000 fc0e 	bl	8000d94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000578:	2306      	movs	r3, #6
 800057a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800057c:	2301      	movs	r3, #1
 800057e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000580:	2307      	movs	r3, #7
 8000582:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000584:	463b      	mov	r3, r7
 8000586:	4619      	mov	r1, r3
 8000588:	4805      	ldr	r0, [pc, #20]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800058a:	f001 fcbd 	bl	8001f08 <HAL_ADC_ConfigChannel>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000594:	f000 fbfe 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000598:	bf00      	nop
 800059a:	3710      	adds	r7, #16
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	20000034 	.word	0x20000034
 80005a4:	40012000 	.word	0x40012000
 80005a8:	0f000001 	.word	0x0f000001

080005ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	@ 0x28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b4:	f107 0314 	add.w	r3, r7, #20
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000638 <HAL_ADC_MspInit+0x8c>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d12f      	bne.n	800062e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	613b      	str	r3, [r7, #16]
 80005d2:	4b1a      	ldr	r3, [pc, #104]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005d6:	4a19      	ldr	r2, [pc, #100]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80005de:	4b17      	ldr	r3, [pc, #92]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	2300      	movs	r3, #0
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	4b13      	ldr	r3, [pc, #76]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f2:	4a12      	ldr	r2, [pc, #72]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fa:	4b10      	ldr	r3, [pc, #64]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000606:	2340      	movs	r3, #64	@ 0x40
 8000608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800060a:	2303      	movs	r3, #3
 800060c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	4619      	mov	r1, r3
 8000618:	4809      	ldr	r0, [pc, #36]	@ (8000640 <HAL_ADC_MspInit+0x94>)
 800061a:	f002 fdef 	bl	80031fc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800061e:	2200      	movs	r2, #0
 8000620:	2100      	movs	r1, #0
 8000622:	2012      	movs	r0, #18
 8000624:	f002 fdb3 	bl	800318e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000628:	2012      	movs	r0, #18
 800062a:	f002 fdcc 	bl	80031c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800062e:	bf00      	nop
 8000630:	3728      	adds	r7, #40	@ 0x28
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40012000 	.word	0x40012000
 800063c:	40023800 	.word	0x40023800
 8000640:	40020000 	.word	0x40020000

08000644 <Power_TxandStart>:
函数功能：启动检测电量并上传数据
入口参数：无
返回  值：无
**************************************************************************/
void Power_TxandStart(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
	if(ADC_BeginFlag == 1)
 800064a:	4b29      	ldr	r3, [pc, #164]	@ (80006f0 <Power_TxandStart+0xac>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d146      	bne.n	80006e0 <Power_TxandStart+0x9c>
	{
		ADC_BeginFlag = 0;
 8000652:	4b27      	ldr	r3, [pc, #156]	@ (80006f0 <Power_TxandStart+0xac>)
 8000654:	2200      	movs	r2, #0
 8000656:	701a      	strb	r2, [r3, #0]

		ADC_Data = (Pa*ADC_Data); // 电量计算方法
 8000658:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <Power_TxandStart+0xb0>)
 800065a:	881b      	ldrh	r3, [r3, #0]
 800065c:	ee07 3a90 	vmov	s15, r3
 8000660:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000664:	4b24      	ldr	r3, [pc, #144]	@ (80006f8 <Power_TxandStart+0xb4>)
 8000666:	edd3 7a00 	vldr	s15, [r3]
 800066a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800066e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000672:	ee17 3a90 	vmov	r3, s15
 8000676:	b29a      	uxth	r2, r3
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <Power_TxandStart+0xb0>)
 800067a:	801a      	strh	r2, [r3, #0]
		if(ADC_Data < Pb)
 800067c:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <Power_TxandStart+0xb0>)
 800067e:	881b      	ldrh	r3, [r3, #0]
 8000680:	ee07 3a90 	vmov	s15, r3
 8000684:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000688:	4b1c      	ldr	r3, [pc, #112]	@ (80006fc <Power_TxandStart+0xb8>)
 800068a:	edd3 7a00 	vldr	s15, [r3]
 800068e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000696:	d503      	bpl.n	80006a0 <Power_TxandStart+0x5c>
		{
			Power =0;
 8000698:	4b19      	ldr	r3, [pc, #100]	@ (8000700 <Power_TxandStart+0xbc>)
 800069a:	2200      	movs	r2, #0
 800069c:	701a      	strb	r2, [r3, #0]
 800069e:	e019      	b.n	80006d4 <Power_TxandStart+0x90>
		}
		else
		{
			Power = (uint8_t)(ADC_Data - Pb);
 80006a0:	4b14      	ldr	r3, [pc, #80]	@ (80006f4 <Power_TxandStart+0xb0>)
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	ee07 3a90 	vmov	s15, r3
 80006a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006ac:	4b13      	ldr	r3, [pc, #76]	@ (80006fc <Power_TxandStart+0xb8>)
 80006ae:	edd3 7a00 	vldr	s15, [r3]
 80006b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006ba:	edc7 7a01 	vstr	s15, [r7, #4]
 80006be:	793b      	ldrb	r3, [r7, #4]
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <Power_TxandStart+0xbc>)
 80006c4:	701a      	strb	r2, [r3, #0]
			if(Power > 100){Power =100;}
 80006c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <Power_TxandStart+0xbc>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b64      	cmp	r3, #100	@ 0x64
 80006cc:	d902      	bls.n	80006d4 <Power_TxandStart+0x90>
 80006ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <Power_TxandStart+0xbc>)
 80006d0:	2264      	movs	r2, #100	@ 0x64
 80006d2:	701a      	strb	r2, [r3, #0]
		}
		CAN_TxtoPower(1, Power);
 80006d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000700 <Power_TxandStart+0xbc>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	4619      	mov	r1, r3
 80006da:	2001      	movs	r0, #1
 80006dc:	f004 f884 	bl	80047e8 <CAN_TxtoPower>

	}
	HAL_ADC_Start_IT(&hadc1);
 80006e0:	4808      	ldr	r0, [pc, #32]	@ (8000704 <Power_TxandStart+0xc0>)
 80006e2:	f001 fa01 	bl	8001ae8 <HAL_ADC_Start_IT>
}
 80006e6:	bf00      	nop
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	20000032 	.word	0x20000032
 80006f4:	20000030 	.word	0x20000030
 80006f8:	20000000 	.word	0x20000000
 80006fc:	20000004 	.word	0x20000004
 8000700:	20000033 	.word	0x20000033
 8000704:	20000034 	.word	0x20000034

08000708 <HAL_ADC_ConvCpltCallback>:
函数功能：ADC-转换完成中断
入口参数：无
返回  值：无
**************************************************************************/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	4a08      	ldr	r2, [pc, #32]	@ (8000734 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d109      	bne.n	800072c <HAL_ADC_ConvCpltCallback+0x24>
	{
		ADC_Data = HAL_ADC_GetValue(hadc);
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f001 fbd3 	bl	8001ec4 <HAL_ADC_GetValue>
 800071e:	4603      	mov	r3, r0
 8000720:	b29a      	uxth	r2, r3
 8000722:	4b05      	ldr	r3, [pc, #20]	@ (8000738 <HAL_ADC_ConvCpltCallback+0x30>)
 8000724:	801a      	strh	r2, [r3, #0]
		ADC_BeginFlag = 1;
 8000726:	4b05      	ldr	r3, [pc, #20]	@ (800073c <HAL_ADC_ConvCpltCallback+0x34>)
 8000728:	2201      	movs	r2, #1
 800072a:	701a      	strb	r2, [r3, #0]
	}

}
 800072c:	bf00      	nop
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20000034 	.word	0x20000034
 8000738:	20000030 	.word	0x20000030
 800073c:	20000032 	.word	0x20000032

08000740 <Hard_Can_SpeedMode>:
函数功能：设置CAN模块的模式
入口参数：0-高速模式，1-待机只接受不发送
返回  值：无
**************************************************************************/
void Hard_Can_SpeedMode(uint8_t f)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10, (GPIO_PinState)f);
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	461a      	mov	r2, r3
 800074e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000752:	4803      	ldr	r0, [pc, #12]	@ (8000760 <Hard_Can_SpeedMode+0x20>)
 8000754:	f002 ff06 	bl	8003564 <HAL_GPIO_WritePin>
}
 8000758:	bf00      	nop
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	40021400 	.word	0x40021400

08000764 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b08c      	sub	sp, #48	@ 0x30
 8000768:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800076a:	4b3c      	ldr	r3, [pc, #240]	@ (800085c <MX_CAN1_Init+0xf8>)
 800076c:	4a3c      	ldr	r2, [pc, #240]	@ (8000860 <MX_CAN1_Init+0xfc>)
 800076e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000770:	4b3a      	ldr	r3, [pc, #232]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000772:	2203      	movs	r2, #3
 8000774:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000776:	4b39      	ldr	r3, [pc, #228]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800077c:	4b37      	ldr	r3, [pc, #220]	@ (800085c <MX_CAN1_Init+0xf8>)
 800077e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000782:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000784:	4b35      	ldr	r3, [pc, #212]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000786:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 800078a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800078c:	4b33      	ldr	r3, [pc, #204]	@ (800085c <MX_CAN1_Init+0xf8>)
 800078e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000792:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000794:	4b31      	ldr	r3, [pc, #196]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000796:	2200      	movs	r2, #0
 8000798:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800079a:	4b30      	ldr	r3, [pc, #192]	@ (800085c <MX_CAN1_Init+0xf8>)
 800079c:	2201      	movs	r2, #1
 800079e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80007a0:	4b2e      	ldr	r3, [pc, #184]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 80007a6:	4b2d      	ldr	r3, [pc, #180]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007ac:	4b2b      	ldr	r3, [pc, #172]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80007b2:	4b2a      	ldr	r3, [pc, #168]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007b8:	4828      	ldr	r0, [pc, #160]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007ba:	f001 fdcd 	bl	8002358 <HAL_CAN_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_CAN1_Init+0x64>
  {
    Error_Handler();
 80007c4:	f000 fae6 	bl	8000d94 <Error_Handler>

  /**************************************************************************
   *  用户-配置和初始化滤波器
   *  注意:SFilterArry结构体数组要为偶数倍(奇数倍麻烦不写)
   **************************************************************************/
  for(uint8_t i=0;i < (sizeof(SFilterArry)/sizeof(Can_Filter_Struct));i+=2)
 80007c8:	2300      	movs	r3, #0
 80007ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80007ce:	e037      	b.n	8000840 <MX_CAN1_Init+0xdc>
  {
	  CAN_FilterTypeDef SFilterConfig;
	  SFilterConfig.FilterBank = i/2;                     			/*使用过滤器组*/
 80007d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	61bb      	str	r3, [r7, #24]
	  SFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK; 			/*使用掩码模式*/
 80007da:	2300      	movs	r3, #0
 80007dc:	61fb      	str	r3, [r7, #28]
	  SFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT; 			/*16位宽*/
 80007de:	2300      	movs	r3, #0
 80007e0:	623b      	str	r3, [r7, #32]

	  SFilterConfig.FilterIdLow = SFilterArry[i].sid_id;             /*验证码ID低16位*/
 80007e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007e6:	4a1f      	ldr	r2, [pc, #124]	@ (8000864 <MX_CAN1_Init+0x100>)
 80007e8:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80007ec:	60bb      	str	r3, [r7, #8]
	  SFilterConfig.FilterMaskIdLow = SFilterArry[i].sid_mask;       /*屏蔽码低16位 (0表示不关心该位)*/
 80007ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000864 <MX_CAN1_Init+0x100>)
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	4413      	add	r3, r2
 80007f8:	885b      	ldrh	r3, [r3, #2]
 80007fa:	613b      	str	r3, [r7, #16]

	  SFilterConfig.FilterIdHigh = SFilterArry[i+1].sid_id;          /*验证码ID高16位*/
 80007fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000800:	3301      	adds	r3, #1
 8000802:	4a18      	ldr	r2, [pc, #96]	@ (8000864 <MX_CAN1_Init+0x100>)
 8000804:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000808:	607b      	str	r3, [r7, #4]
	  SFilterConfig.FilterMaskIdHigh = SFilterArry[i+1].sid_mask;      /*屏蔽码高16位 (0表示不关心该位)*/
 800080a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800080e:	3301      	adds	r3, #1
 8000810:	4a14      	ldr	r2, [pc, #80]	@ (8000864 <MX_CAN1_Init+0x100>)
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	4413      	add	r3, r2
 8000816:	885b      	ldrh	r3, [r3, #2]
 8000818:	60fb      	str	r3, [r7, #12]

	  SFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0; 		 /*匹配的报文放入FIFO0*/
 800081a:	2300      	movs	r3, #0
 800081c:	617b      	str	r3, [r7, #20]
	  SFilterConfig.FilterActivation = CAN_FILTER_ENABLE;          	 /*使能该过滤器*/
 800081e:	2301      	movs	r3, #1
 8000820:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (HAL_CAN_ConfigFilter(&hcan1, &SFilterConfig) != HAL_OK)
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	4619      	mov	r1, r3
 8000826:	480d      	ldr	r0, [pc, #52]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000828:	f001 fe92 	bl	8002550 <HAL_CAN_ConfigFilter>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_CAN1_Init+0xd2>
	  {
	      Error_Handler();
 8000832:	f000 faaf 	bl	8000d94 <Error_Handler>
  for(uint8_t i=0;i < (sizeof(SFilterArry)/sizeof(Can_Filter_Struct));i+=2)
 8000836:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800083a:	3302      	adds	r3, #2
 800083c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000840:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000844:	2b07      	cmp	r3, #7
 8000846:	d9c3      	bls.n	80007d0 <MX_CAN1_Init+0x6c>
	  }

  }

  /*配置高速模式*/
  Hard_Can_SpeedMode(0);
 8000848:	2000      	movs	r0, #0
 800084a:	f7ff ff79 	bl	8000740 <Hard_Can_SpeedMode>


  /**************************************************************************
   *对命令CAN_CMD_Tx结构体进行初始化
   **************************************************************************/
  Can_CmdStruct_Init();
 800084e:	f003 fed9 	bl	8004604 <Can_CmdStruct_Init>


  /* USER CODE END CAN1_Init 2 */

}
 8000852:	bf00      	nop
 8000854:	3730      	adds	r7, #48	@ 0x30
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	200000b0 	.word	0x200000b0
 8000860:	40006400 	.word	0x40006400
 8000864:	08004a08 	.word	0x08004a08

08000868 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	@ 0x28
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a1d      	ldr	r2, [pc, #116]	@ (80008fc <HAL_CAN_MspInit+0x94>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d134      	bne.n	80008f4 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	613b      	str	r3, [r7, #16]
 800088e:	4b1c      	ldr	r3, [pc, #112]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 8000890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000892:	4a1b      	ldr	r2, [pc, #108]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 8000894:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000898:	6413      	str	r3, [r2, #64]	@ 0x40
 800089a:	4b19      	ldr	r3, [pc, #100]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 800089c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80008a2:	613b      	str	r3, [r7, #16]
 80008a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	4b15      	ldr	r3, [pc, #84]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	4a14      	ldr	r2, [pc, #80]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b6:	4b12      	ldr	r3, [pc, #72]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80008c2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80008c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c8:	2302      	movs	r3, #2
 80008ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d0:	2303      	movs	r3, #3
 80008d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80008d4:	2309      	movs	r3, #9
 80008d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	4619      	mov	r1, r3
 80008de:	4809      	ldr	r0, [pc, #36]	@ (8000904 <HAL_CAN_MspInit+0x9c>)
 80008e0:	f002 fc8c 	bl	80031fc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2100      	movs	r1, #0
 80008e8:	2014      	movs	r0, #20
 80008ea:	f002 fc50 	bl	800318e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80008ee:	2014      	movs	r0, #20
 80008f0:	f002 fc69 	bl	80031c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80008f4:	bf00      	nop
 80008f6:	3728      	adds	r7, #40	@ 0x28
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40006400 	.word	0x40006400
 8000900:	40023800 	.word	0x40023800
 8000904:	40020000 	.word	0x40020000

08000908 <MyCAN_Transmit>:
入口参数：TxMessage:发送结构体CAN_TxHeaderTypeDef Data:发送数据
返回 值：HAL_OK:发送成功 HAL_TIMEOUT:发送超时
注   意:这里使用超时判断为滴答定时器，注意中断优先级，在中断调用该函数需注意
**************************************************************************/
HAL_StatusTypeDef MyCAN_Transmit(CAN_TxHeaderTypeDef *TxMessage, uint8_t *Data)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	6039      	str	r1, [r7, #0]
	uint32_t Used_pTxMailbox;
	uint32_t CurTime,timeout_ms;

	CurTime = HAL_GetTick(); /*当前时间*/
 8000912:	f001 f875 	bl	8001a00 <HAL_GetTick>
 8000916:	6178      	str	r0, [r7, #20]
	timeout_ms = 9;		 	 /*等待超时时间*/
 8000918:	2309      	movs	r3, #9
 800091a:	613b      	str	r3, [r7, #16]

	while(HAL_CAN_AddTxMessage(&hcan1, TxMessage, Data, &Used_pTxMailbox) != HAL_OK)
 800091c:	e009      	b.n	8000932 <MyCAN_Transmit+0x2a>
	{
		if( (HAL_GetTick() - CurTime) > timeout_ms)
 800091e:	f001 f86f 	bl	8001a00 <HAL_GetTick>
 8000922:	4602      	mov	r2, r0
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	1ad3      	subs	r3, r2, r3
 8000928:	693a      	ldr	r2, [r7, #16]
 800092a:	429a      	cmp	r2, r3
 800092c:	d201      	bcs.n	8000932 <MyCAN_Transmit+0x2a>
		{
			return HAL_TIMEOUT;
 800092e:	2303      	movs	r3, #3
 8000930:	e00a      	b.n	8000948 <MyCAN_Transmit+0x40>
	while(HAL_CAN_AddTxMessage(&hcan1, TxMessage, Data, &Used_pTxMailbox) != HAL_OK)
 8000932:	f107 030c 	add.w	r3, r7, #12
 8000936:	683a      	ldr	r2, [r7, #0]
 8000938:	6879      	ldr	r1, [r7, #4]
 800093a:	4805      	ldr	r0, [pc, #20]	@ (8000950 <MyCAN_Transmit+0x48>)
 800093c:	f001 ff2a 	bl	8002794 <HAL_CAN_AddTxMessage>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d1eb      	bne.n	800091e <MyCAN_Transmit+0x16>
		}
	}
	return HAL_OK;
 8000946:	2300      	movs	r3, #0
}
 8000948:	4618      	mov	r0, r3
 800094a:	3718      	adds	r7, #24
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	200000b0 	.word	0x200000b0

08000954 <HAL_CAN_RxFifo0MsgPendingCallback>:
函数功能：CAN-FIFO0邮箱有数据-回调中断函数
入口参数：无
返回  值：无
**************************************************************************/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
	if(HAL_CAN_GetRxMessage(&hcan1, CAN_FILTER_FIFO0, &RxMsgArray, RxData)  == HAL_OK)	/*中断中接收*/
 800095c:	4b07      	ldr	r3, [pc, #28]	@ (800097c <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 800095e:	4a08      	ldr	r2, [pc, #32]	@ (8000980 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000960:	2100      	movs	r1, #0
 8000962:	4808      	ldr	r0, [pc, #32]	@ (8000984 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000964:	f001 ffe6 	bl	8002934 <HAL_CAN_GetRxMessage>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d102      	bne.n	8000974 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
	{
		MyCAN_RxFlag = 1;	/*接收后标志位置1*/
 800096e:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000970:	2201      	movs	r2, #1
 8000972:	701a      	strb	r2, [r3, #0]
	}
}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000098 	.word	0x20000098
 8000980:	2000007c 	.word	0x2000007c
 8000984:	200000b0 	.word	0x200000b0
 8000988:	200000ac 	.word	0x200000ac

0800098c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b08a      	sub	sp, #40	@ 0x28
 8000990:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000992:	f107 0314 	add.w	r3, r7, #20
 8000996:	2200      	movs	r2, #0
 8000998:	601a      	str	r2, [r3, #0]
 800099a:	605a      	str	r2, [r3, #4]
 800099c:	609a      	str	r2, [r3, #8]
 800099e:	60da      	str	r2, [r3, #12]
 80009a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	613b      	str	r3, [r7, #16]
 80009a6:	4b3e      	ldr	r3, [pc, #248]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	4a3d      	ldr	r2, [pc, #244]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 80009ac:	f043 0304 	orr.w	r3, r3, #4
 80009b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b2:	4b3b      	ldr	r3, [pc, #236]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	f003 0304 	and.w	r3, r3, #4
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	60fb      	str	r3, [r7, #12]
 80009c2:	4b37      	ldr	r3, [pc, #220]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a36      	ldr	r2, [pc, #216]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 80009c8:	f043 0320 	orr.w	r3, r3, #32
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b34      	ldr	r3, [pc, #208]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0320 	and.w	r3, r3, #32
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	60bb      	str	r3, [r7, #8]
 80009de:	4b30      	ldr	r3, [pc, #192]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	4a2f      	ldr	r2, [pc, #188]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 80009e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ea:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	607b      	str	r3, [r7, #4]
 80009fa:	4b29      	ldr	r3, [pc, #164]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	4a28      	ldr	r2, [pc, #160]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 8000a00:	f043 0301 	orr.w	r3, r3, #1
 8000a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a06:	4b26      	ldr	r3, [pc, #152]	@ (8000aa0 <MX_GPIO_Init+0x114>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_Select_GPIO_Port, CAN_Select_Pin, GPIO_PIN_RESET);
 8000a12:	2200      	movs	r2, #0
 8000a14:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a18:	4822      	ldr	r0, [pc, #136]	@ (8000aa4 <MX_GPIO_Init+0x118>)
 8000a1a:	f002 fda3 	bl	8003564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, res_Pin|dc_Pin, GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2130      	movs	r1, #48	@ 0x30
 8000a22:	4821      	ldr	r0, [pc, #132]	@ (8000aa8 <MX_GPIO_Init+0x11c>)
 8000a24:	f002 fd9e 	bl	8003564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN_Select_Pin */
  GPIO_InitStruct.Pin = CAN_Select_Pin;
 8000a28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a32:	2301      	movs	r3, #1
 8000a34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a36:	2301      	movs	r3, #1
 8000a38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_Select_GPIO_Port, &GPIO_InitStruct);
 8000a3a:	f107 0314 	add.w	r3, r7, #20
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4818      	ldr	r0, [pc, #96]	@ (8000aa4 <MX_GPIO_Init+0x118>)
 8000a42:	f002 fbdb 	bl	80031fc <HAL_GPIO_Init>

  /*Configure GPIO pin : res_Pin */
  GPIO_InitStruct.Pin = res_Pin;
 8000a46:	2310      	movs	r3, #16
 8000a48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a52:	2300      	movs	r3, #0
 8000a54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(res_GPIO_Port, &GPIO_InitStruct);
 8000a56:	f107 0314 	add.w	r3, r7, #20
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4812      	ldr	r0, [pc, #72]	@ (8000aa8 <MX_GPIO_Init+0x11c>)
 8000a5e:	f002 fbcd 	bl	80031fc <HAL_GPIO_Init>

  /*Configure GPIO pin : dc_Pin */
  GPIO_InitStruct.Pin = dc_Pin;
 8000a62:	2320      	movs	r3, #32
 8000a64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a66:	2301      	movs	r3, #1
 8000a68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(dc_GPIO_Port, &GPIO_InitStruct);
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	4619      	mov	r1, r3
 8000a78:	480b      	ldr	r0, [pc, #44]	@ (8000aa8 <MX_GPIO_Init+0x11c>)
 8000a7a:	f002 fbbf 	bl	80031fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a84:	2300      	movs	r3, #0
 8000a86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	4619      	mov	r1, r3
 8000a92:	4806      	ldr	r0, [pc, #24]	@ (8000aac <MX_GPIO_Init+0x120>)
 8000a94:	f002 fbb2 	bl	80031fc <HAL_GPIO_Init>

}
 8000a98:	bf00      	nop
 8000a9a:	3728      	adds	r7, #40	@ 0x28
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	40021400 	.word	0x40021400
 8000aa8:	40020800 	.word	0x40020800
 8000aac:	40020000 	.word	0x40020000

08000ab0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b098      	sub	sp, #96	@ 0x60
 8000ab4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ab6:	f000 ff3d 	bl	8001934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aba:	f000 f901 	bl	8000cc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000abe:	f7ff ff65 	bl	800098c <MX_GPIO_Init>
  MX_CAN1_Init();
 8000ac2:	f7ff fe4f 	bl	8000764 <MX_CAN1_Init>
  MX_SPI1_Init();
 8000ac6:	f000 fe0f 	bl	80016e8 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000aca:	f7ff fd1d 	bl	8000508 <MX_ADC1_Init>
//	{0x100, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,},
//	{0x1E0, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,},
//	{0x1B3, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,}
//  };

  uint8_t index=0;/*发送数组的索引*/
 8000ace:	2300      	movs	r3, #0
 8000ad0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  uint8_t TxData[][8]={ /*发送can数据数组 -测试*/
 8000ad4:	4a70      	ldr	r2, [pc, #448]	@ (8000c98 <main+0x1e8>)
 8000ad6:	1d3b      	adds	r3, r7, #4
 8000ad8:	4611      	mov	r1, r2
 8000ada:	2250      	movs	r2, #80	@ 0x50
 8000adc:	4618      	mov	r0, r3
 8000ade:	f003 ff33 	bl	8004948 <memcpy>
		  {0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA}
  };


  /*键值*/
  uint8_t KeyNum=0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

  /*启动CAN1*/
  __HAL_CAN_ENABLE_IT(&hcan1,CAN_IT_RX_FIFO0_MSG_PENDING);
 8000ae8:	4b6c      	ldr	r3, [pc, #432]	@ (8000c9c <main+0x1ec>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	695a      	ldr	r2, [r3, #20]
 8000aee:	4b6b      	ldr	r3, [pc, #428]	@ (8000c9c <main+0x1ec>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f042 0202 	orr.w	r2, r2, #2
 8000af6:	615a      	str	r2, [r3, #20]
  uint8_t error = HAL_CAN_Start(&hcan1);
 8000af8:	4868      	ldr	r0, [pc, #416]	@ (8000c9c <main+0x1ec>)
 8000afa:	f001 fe07 	bl	800270c <HAL_CAN_Start>
 8000afe:	4603      	mov	r3, r0
 8000b00:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

  /*OLED初始化*/
  OLED_Init();
 8000b04:	f000 f99a 	bl	8000e3c <OLED_Init>
  OLED_ShowNum(0, 0, error, 2, OLED_6X8);
 8000b08:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 8000b0c:	2306      	movs	r3, #6
 8000b0e:	9300      	str	r3, [sp, #0]
 8000b10:	2302      	movs	r3, #2
 8000b12:	2100      	movs	r1, #0
 8000b14:	2000      	movs	r0, #0
 8000b16:	f000 fcbb 	bl	8001490 <OLED_ShowNum>

  OLED_ShowString(0, 0, "Info:", OLED_6X8);
 8000b1a:	2306      	movs	r3, #6
 8000b1c:	4a60      	ldr	r2, [pc, #384]	@ (8000ca0 <main+0x1f0>)
 8000b1e:	2100      	movs	r1, #0
 8000b20:	2000      	movs	r0, #0
 8000b22:	f000 fb73 	bl	800120c <OLED_ShowString>
  OLED_ShowString(0, 9, "WifiRx:", OLED_6X8);
 8000b26:	2306      	movs	r3, #6
 8000b28:	4a5e      	ldr	r2, [pc, #376]	@ (8000ca4 <main+0x1f4>)
 8000b2a:	2109      	movs	r1, #9
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f000 fb6d 	bl	800120c <OLED_ShowString>
  OLED_ShowString(0, 18, "ZigbRx:", OLED_6X8);
 8000b32:	2306      	movs	r3, #6
 8000b34:	4a5c      	ldr	r2, [pc, #368]	@ (8000ca8 <main+0x1f8>)
 8000b36:	2112      	movs	r1, #18
 8000b38:	2000      	movs	r0, #0
 8000b3a:	f000 fb67 	bl	800120c <OLED_ShowString>
  OLED_ShowString(0, 27, "Track:", OLED_6X8);
 8000b3e:	2306      	movs	r3, #6
 8000b40:	4a5a      	ldr	r2, [pc, #360]	@ (8000cac <main+0x1fc>)
 8000b42:	211b      	movs	r1, #27
 8000b44:	2000      	movs	r0, #0
 8000b46:	f000 fb61 	bl	800120c <OLED_ShowString>
  OLED_ShowString(0, 36, "Navig:", OLED_6X8);
 8000b4a:	2306      	movs	r3, #6
 8000b4c:	4a58      	ldr	r2, [pc, #352]	@ (8000cb0 <main+0x200>)
 8000b4e:	2124      	movs	r1, #36	@ 0x24
 8000b50:	2000      	movs	r0, #0
 8000b52:	f000 fb5b 	bl	800120c <OLED_ShowString>
  OLED_ShowString(0, 45, "HOST", OLED_6X8);
 8000b56:	2306      	movs	r3, #6
 8000b58:	4a56      	ldr	r2, [pc, #344]	@ (8000cb4 <main+0x204>)
 8000b5a:	212d      	movs	r1, #45	@ 0x2d
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	f000 fb55 	bl	800120c <OLED_ShowString>
  OLED_ShowString(0, 54, "Anything", OLED_6X8);
 8000b62:	2306      	movs	r3, #6
 8000b64:	4a54      	ldr	r2, [pc, #336]	@ (8000cb8 <main+0x208>)
 8000b66:	2136      	movs	r1, #54	@ 0x36
 8000b68:	2000      	movs	r0, #0
 8000b6a:	f000 fb4f 	bl	800120c <OLED_ShowString>

  OLED_UpDate();
 8000b6e:	f000 fa11 	bl	8000f94 <OLED_UpDate>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 8000b72:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b76:	4851      	ldr	r0, [pc, #324]	@ (8000cbc <main+0x20c>)
 8000b78:	f002 fcdc 	bl	8003534 <HAL_GPIO_ReadPin>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d111      	bne.n	8000ba6 <main+0xf6>
	  {
		 HAL_Delay(10);
 8000b82:	200a      	movs	r0, #10
 8000b84:	f000 ff48 	bl	8001a18 <HAL_Delay>
		 while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET);
 8000b88:	bf00      	nop
 8000b8a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b8e:	484b      	ldr	r0, [pc, #300]	@ (8000cbc <main+0x20c>)
 8000b90:	f002 fcd0 	bl	8003534 <HAL_GPIO_ReadPin>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d0f7      	beq.n	8000b8a <main+0xda>
		 HAL_Delay(10);
 8000b9a:	200a      	movs	r0, #10
 8000b9c:	f000 ff3c 	bl	8001a18 <HAL_Delay>
		 KeyNum = 1;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	  }

	  if(KeyNum == 1)
 8000ba6:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d16d      	bne.n	8000c8a <main+0x1da>
	  {
		  OLED_ShowNum(0, 10, index, 2, OLED_6X8);
 8000bae:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8000bb2:	2306      	movs	r3, #6
 8000bb4:	9300      	str	r3, [sp, #0]
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	210a      	movs	r1, #10
 8000bba:	2000      	movs	r0, #0
 8000bbc:	f000 fc68 	bl	8001490 <OLED_ShowNum>
		  OLED_UpDate();
 8000bc0:	f000 f9e8 	bl	8000f94 <OLED_UpDate>
		  KeyNum=0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
		  switch(index)
 8000bca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000bce:	2b09      	cmp	r3, #9
 8000bd0:	d84f      	bhi.n	8000c72 <main+0x1c2>
 8000bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8000bd8 <main+0x128>)
 8000bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bd8:	08000c01 	.word	0x08000c01
 8000bdc:	08000c15 	.word	0x08000c15
 8000be0:	08000c29 	.word	0x08000c29
 8000be4:	08000c3d 	.word	0x08000c3d
 8000be8:	08000c73 	.word	0x08000c73
 8000bec:	08000c47 	.word	0x08000c47
 8000bf0:	08000c4f 	.word	0x08000c4f
 8000bf4:	08000c59 	.word	0x08000c59
 8000bf8:	08000c61 	.word	0x08000c61
 8000bfc:	08000c6b 	.word	0x08000c6b
		  {
		  	  case 0:
		  		CAN_TxtoWifi(TxData[index], 8);
 8000c00:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000c04:	1d3a      	adds	r2, r7, #4
 8000c06:	00db      	lsls	r3, r3, #3
 8000c08:	4413      	add	r3, r2
 8000c0a:	2108      	movs	r1, #8
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f003 fd3f 	bl	8004690 <CAN_TxtoWifi>
		  		break;
 8000c12:	e02e      	b.n	8000c72 <main+0x1c2>
		  	  case 1:
		  		CAN_TxtoZigbee(TxData[index], 8);
 8000c14:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000c18:	1d3a      	adds	r2, r7, #4
 8000c1a:	00db      	lsls	r3, r3, #3
 8000c1c:	4413      	add	r3, r2
 8000c1e:	2108      	movs	r1, #8
 8000c20:	4618      	mov	r0, r3
 8000c22:	f003 fd51 	bl	80046c8 <CAN_TxtoZigbee>
		  		break;
 8000c26:	e024      	b.n	8000c72 <main+0x1c2>
		  	  case 2:
		  		CAN_TxtoDisplay(TxData[index], 8);
 8000c28:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000c2c:	1d3a      	adds	r2, r7, #4
 8000c2e:	00db      	lsls	r3, r3, #3
 8000c30:	4413      	add	r3, r2
 8000c32:	2108      	movs	r1, #8
 8000c34:	4618      	mov	r0, r3
 8000c36:	f003 fd65 	bl	8004704 <CAN_TxtoDisplay>
		  		break;
 8000c3a:	e01a      	b.n	8000c72 <main+0x1c2>
		  	  case 3:
		  		CAN_TxtoMotor(12, 34);
 8000c3c:	2122      	movs	r1, #34	@ 0x22
 8000c3e:	200c      	movs	r0, #12
 8000c40:	f003 fd7e 	bl	8004740 <CAN_TxtoMotor>
		  		break;
 8000c44:	e015      	b.n	8000c72 <main+0x1c2>

		  	  case 5:
		  		CAN_TxtoNV(2);
 8000c46:	2002      	movs	r0, #2
 8000c48:	f003 fdae 	bl	80047a8 <CAN_TxtoNV>
		  		break;
 8000c4c:	e011      	b.n	8000c72 <main+0x1c2>
		  	  case 6:
		  		CAN_TxtoPower(45, 67);
 8000c4e:	2143      	movs	r1, #67	@ 0x43
 8000c50:	202d      	movs	r0, #45	@ 0x2d
 8000c52:	f003 fdc9 	bl	80047e8 <CAN_TxtoPower>
		  		break;
 8000c56:	e00c      	b.n	8000c72 <main+0x1c2>
		  	  case 7:
		  		CAN_TxtoT0(8);
 8000c58:	2008      	movs	r0, #8
 8000c5a:	f003 fde5 	bl	8004828 <CAN_TxtoT0>
		  		break;
 8000c5e:	e008      	b.n	8000c72 <main+0x1c2>
		  	  case 8:
		  		CAN_TxtoT1(11, 11);
 8000c60:	210b      	movs	r1, #11
 8000c62:	200b      	movs	r0, #11
 8000c64:	f003 fe02 	bl	800486c <CAN_TxtoT1>
		  		break;
 8000c68:	e003      	b.n	8000c72 <main+0x1c2>
		  	  case 9:
		  		CAN_TxtoT2(100);
 8000c6a:	2064      	movs	r0, #100	@ 0x64
 8000c6c:	f003 fe24 	bl	80048b8 <CAN_TxtoT2>
		  		break;
 8000c70:	bf00      	nop
		  }
		  index++;
 8000c72:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000c76:	3301      	adds	r3, #1
 8000c78:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		  if(index >9){index = 0;}
 8000c7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000c80:	2b09      	cmp	r3, #9
 8000c82:	d902      	bls.n	8000c8a <main+0x1da>
 8000c84:	2300      	movs	r3, #0
 8000c86:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	  }
	  CanRx_Loop();
 8000c8a:	f003 fb93 	bl	80043b4 <CanRx_Loop>
	  Power_TxandStart();
 8000c8e:	f7ff fcd9 	bl	8000644 <Power_TxandStart>
//	  OLED_ShowHexNum(112, 54,  FifoBuf_Anything[6], 2,  OLED_6X8);
//	  OLED_ShowHexNum(124, 54,  FifoBuf_Anything[7], 2, OLED_6X8);



	  OLED_UpDate();
 8000c92:	f000 f97f 	bl	8000f94 <OLED_UpDate>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 8000c96:	e76c      	b.n	8000b72 <main+0xc2>
 8000c98:	080049b8 	.word	0x080049b8
 8000c9c:	200000b0 	.word	0x200000b0
 8000ca0:	0800497c 	.word	0x0800497c
 8000ca4:	08004984 	.word	0x08004984
 8000ca8:	0800498c 	.word	0x0800498c
 8000cac:	08004994 	.word	0x08004994
 8000cb0:	0800499c 	.word	0x0800499c
 8000cb4:	080049a4 	.word	0x080049a4
 8000cb8:	080049ac 	.word	0x080049ac
 8000cbc:	40020000 	.word	0x40020000

08000cc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b094      	sub	sp, #80	@ 0x50
 8000cc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cc6:	f107 0320 	add.w	r3, r7, #32
 8000cca:	2230      	movs	r2, #48	@ 0x30
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f003 fe0e 	bl	80048f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cd4:	f107 030c 	add.w	r3, r7, #12
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	605a      	str	r2, [r3, #4]
 8000cde:	609a      	str	r2, [r3, #8]
 8000ce0:	60da      	str	r2, [r3, #12]
 8000ce2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	4b28      	ldr	r3, [pc, #160]	@ (8000d8c <SystemClock_Config+0xcc>)
 8000cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cec:	4a27      	ldr	r2, [pc, #156]	@ (8000d8c <SystemClock_Config+0xcc>)
 8000cee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cf4:	4b25      	ldr	r3, [pc, #148]	@ (8000d8c <SystemClock_Config+0xcc>)
 8000cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cfc:	60bb      	str	r3, [r7, #8]
 8000cfe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d00:	2300      	movs	r3, #0
 8000d02:	607b      	str	r3, [r7, #4]
 8000d04:	4b22      	ldr	r3, [pc, #136]	@ (8000d90 <SystemClock_Config+0xd0>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a21      	ldr	r2, [pc, #132]	@ (8000d90 <SystemClock_Config+0xd0>)
 8000d0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d0e:	6013      	str	r3, [r2, #0]
 8000d10:	4b1f      	ldr	r3, [pc, #124]	@ (8000d90 <SystemClock_Config+0xd0>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d18:	607b      	str	r3, [r7, #4]
 8000d1a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d26:	2302      	movs	r3, #2
 8000d28:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d2a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d30:	2304      	movs	r3, #4
 8000d32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000d34:	23a8      	movs	r3, #168	@ 0xa8
 8000d36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d3c:	2304      	movs	r3, #4
 8000d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d40:	f107 0320 	add.w	r3, r7, #32
 8000d44:	4618      	mov	r0, r3
 8000d46:	f002 fc27 	bl	8003598 <HAL_RCC_OscConfig>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d50:	f000 f820 	bl	8000d94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d54:	230f      	movs	r3, #15
 8000d56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d60:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d6a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000d6c:	f107 030c 	add.w	r3, r7, #12
 8000d70:	2105      	movs	r1, #5
 8000d72:	4618      	mov	r0, r3
 8000d74:	f002 fe88 	bl	8003a88 <HAL_RCC_ClockConfig>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000d7e:	f000 f809 	bl	8000d94 <Error_Handler>
  }
}
 8000d82:	bf00      	nop
 8000d84:	3750      	adds	r7, #80	@ 0x50
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40023800 	.word	0x40023800
 8000d90:	40007000 	.word	0x40007000

08000d94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d98:	b672      	cpsid	i
}
 8000d9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <Error_Handler+0x8>

08000da0 <OLED_WriteCommand>:
函数功能：OLED发送命令(底层函数)
入口参数：Command-命令
返回  值：无
**************************************************************************/
void OLED_WriteCommand(uint8_t Command)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_RESET); /*拉低片选cs*/
 8000daa:	2200      	movs	r2, #0
 8000dac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000db0:	480c      	ldr	r0, [pc, #48]	@ (8000de4 <OLED_WriteCommand+0x44>)
 8000db2:	f002 fbd7 	bl	8003564 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_GPIO_PIN, GPIO_PIN_RESET); /*dc选择命令*/
 8000db6:	2200      	movs	r2, #0
 8000db8:	2120      	movs	r1, #32
 8000dba:	480b      	ldr	r0, [pc, #44]	@ (8000de8 <OLED_WriteCommand+0x48>)
 8000dbc:	f002 fbd2 	bl	8003564 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(OLED_SPI, (uint8_t *)&Command, 1, HAL_MAX_DELAY);		/*SPI写入命令*/
 8000dc0:	1df9      	adds	r1, r7, #7
 8000dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4808      	ldr	r0, [pc, #32]	@ (8000dec <OLED_WriteCommand+0x4c>)
 8000dca:	f003 f8d2 	bl	8003f72 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_SET);   /*拉高片选cs*/
 8000dce:	2201      	movs	r2, #1
 8000dd0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dd4:	4803      	ldr	r0, [pc, #12]	@ (8000de4 <OLED_WriteCommand+0x44>)
 8000dd6:	f002 fbc5 	bl	8003564 <HAL_GPIO_WritePin>

}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40020400 	.word	0x40020400
 8000de8:	40020800 	.word	0x40020800
 8000dec:	200004d8 	.word	0x200004d8

08000df0 <OLED_WriteData>:
函数功能：OLED-一次发送128字节数据(底层函数)
入口参数：Data-数据
返回  值：无
**************************************************************************/
void OLED_WriteData(uint8_t* Data)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_RESET); /*拉低片选cs*/
 8000df8:	2200      	movs	r2, #0
 8000dfa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dfe:	480c      	ldr	r0, [pc, #48]	@ (8000e30 <OLED_WriteData+0x40>)
 8000e00:	f002 fbb0 	bl	8003564 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_GPIO_PIN, GPIO_PIN_SET);   /*dc选择数据*/
 8000e04:	2201      	movs	r2, #1
 8000e06:	2120      	movs	r1, #32
 8000e08:	480a      	ldr	r0, [pc, #40]	@ (8000e34 <OLED_WriteData+0x44>)
 8000e0a:	f002 fbab 	bl	8003564 <HAL_GPIO_WritePin>

	#if defined(UseDMA) && (UseDMA == NO)	 /*关闭DMA的传输*/
		HAL_SPI_Transmit(OLED_SPI, Data, 128, HAL_MAX_DELAY);/*SPI写入数据*/
 8000e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e12:	2280      	movs	r2, #128	@ 0x80
 8000e14:	6879      	ldr	r1, [r7, #4]
 8000e16:	4808      	ldr	r0, [pc, #32]	@ (8000e38 <OLED_WriteData+0x48>)
 8000e18:	f003 f8ab 	bl	8003f72 <HAL_SPI_Transmit>
	#elif defined(UseDMA) && (UseDMA == YES) /*开启DMA的传输(要配合中断使用)*/
		if(HAL_DMA_GetState(&hdma_spi1_tx)== HAL_DMA_STATE_READY){HAL_SPI_Transmit_DMA(OLED_SPI, (uint8_t *)&Data, 128);}/*SPI写入数据*/
	#endif

	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_SET);   /*拉高片选cs*/
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e22:	4803      	ldr	r0, [pc, #12]	@ (8000e30 <OLED_WriteData+0x40>)
 8000e24:	f002 fb9e 	bl	8003564 <HAL_GPIO_WritePin>
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40020400 	.word	0x40020400
 8000e34:	40020800 	.word	0x40020800
 8000e38:	200004d8 	.word	0x200004d8

08000e3c <OLED_Init>:
函数功能：OLED初始化
入口参数：无
返回  值：无
**************************************************************************/
void OLED_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
	HAL_Delay(10);   /*等待单片机上电稳定*/
 8000e40:	200a      	movs	r0, #10
 8000e42:	f000 fde9 	bl	8001a18 <HAL_Delay>

	HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_GPIO_PIN, GPIO_PIN_RESET);	/*复位oled*/
 8000e46:	2200      	movs	r2, #0
 8000e48:	2110      	movs	r1, #16
 8000e4a:	4833      	ldr	r0, [pc, #204]	@ (8000f18 <OLED_Init+0xdc>)
 8000e4c:	f002 fb8a 	bl	8003564 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000e50:	2032      	movs	r0, #50	@ 0x32
 8000e52:	f000 fde1 	bl	8001a18 <HAL_Delay>
	HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_GPIO_PIN, GPIO_PIN_SET);
 8000e56:	2201      	movs	r2, #1
 8000e58:	2110      	movs	r1, #16
 8000e5a:	482f      	ldr	r0, [pc, #188]	@ (8000f18 <OLED_Init+0xdc>)
 8000e5c:	f002 fb82 	bl	8003564 <HAL_GPIO_WritePin>

	OLED_WriteCommand(0xAE); /*关闭显示 display off*/
 8000e60:	20ae      	movs	r0, #174	@ 0xae
 8000e62:	f7ff ff9d 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0x20); /*设置内存地址模式为页地址模式	0x20=设置模式，0x10=页地址模式(Page Addressing Mode)*/
 8000e66:	2020      	movs	r0, #32
 8000e68:	f7ff ff9a 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0x10);
 8000e6c:	2010      	movs	r0, #16
 8000e6e:	f7ff ff97 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xB0); /*设置页面起始地址为第0页	范围0xB0~0xB7对应页0~7*/
 8000e72:	20b0      	movs	r0, #176	@ 0xb0
 8000e74:	f7ff ff94 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xC8); /*设置COM输出扫描方向	从COM[N-1]到COM0（垂直翻转）*/
 8000e78:	20c8      	movs	r0, #200	@ 0xc8
 8000e7a:	f7ff ff91 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0x00); /*设置显示起始列地址	低4位(0x00) + 高4位(0x10)，这里设置起始列为0*/
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f7ff ff8e 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0x10);
 8000e84:	2010      	movs	r0, #16
 8000e86:	f7ff ff8b 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0x40);
 8000e8a:	2040      	movs	r0, #64	@ 0x40
 8000e8c:	f7ff ff88 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0x81);
 8000e90:	2081      	movs	r0, #129	@ 0x81
 8000e92:	f7ff ff85 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xDF);
 8000e96:	20df      	movs	r0, #223	@ 0xdf
 8000e98:	f7ff ff82 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0xA1);
 8000e9c:	20a1      	movs	r0, #161	@ 0xa1
 8000e9e:	f7ff ff7f 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);
 8000ea2:	20a6      	movs	r0, #166	@ 0xa6
 8000ea4:	f7ff ff7c 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0xA8);
 8000ea8:	20a8      	movs	r0, #168	@ 0xa8
 8000eaa:	f7ff ff79 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0x3F);
 8000eae:	203f      	movs	r0, #63	@ 0x3f
 8000eb0:	f7ff ff76 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);
 8000eb4:	20a4      	movs	r0, #164	@ 0xa4
 8000eb6:	f7ff ff73 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xD3);
 8000eba:	20d3      	movs	r0, #211	@ 0xd3
 8000ebc:	f7ff ff70 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f7ff ff6d 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xD5);
 8000ec6:	20d5      	movs	r0, #213	@ 0xd5
 8000ec8:	f7ff ff6a 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0xF0);
 8000ecc:	20f0      	movs	r0, #240	@ 0xf0
 8000ece:	f7ff ff67 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);
 8000ed2:	20d9      	movs	r0, #217	@ 0xd9
 8000ed4:	f7ff ff64 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0x22);
 8000ed8:	2022      	movs	r0, #34	@ 0x22
 8000eda:	f7ff ff61 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);
 8000ede:	20da      	movs	r0, #218	@ 0xda
 8000ee0:	f7ff ff5e 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8000ee4:	2012      	movs	r0, #18
 8000ee6:	f7ff ff5b 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);
 8000eea:	20db      	movs	r0, #219	@ 0xdb
 8000eec:	f7ff ff58 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0x20);
 8000ef0:	2020      	movs	r0, #32
 8000ef2:	f7ff ff55 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);
 8000ef6:	208d      	movs	r0, #141	@ 0x8d
 8000ef8:	f7ff ff52 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8000efc:	2014      	movs	r0, #20
 8000efe:	f7ff ff4f 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF); /*开启显示 display ON*/
 8000f02:	20af      	movs	r0, #175	@ 0xaf
 8000f04:	f7ff ff4c 	bl	8000da0 <OLED_WriteCommand>

	HAL_Delay(50);   /*等待OLED上电稳定*/
 8000f08:	2032      	movs	r0, #50	@ 0x32
 8000f0a:	f000 fd85 	bl	8001a18 <HAL_Delay>

	OLED_Clear();	  /*初始化后OLED清屏*/
 8000f0e:	f000 f86d 	bl	8000fec <OLED_Clear>
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40020800 	.word	0x40020800

08000f1c <OLED_SetCursor>:
函数功能：OLED设置光标位置
入口参数：x:0-127,Page:0-7页
返回  值：无
**************************************************************************/
void OLED_SetCursor(uint8_t X, uint8_t Page)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	460a      	mov	r2, r1
 8000f26:	71fb      	strb	r3, [r7, #7]
 8000f28:	4613      	mov	r3, r2
 8000f2a:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0x00 | (X&0x0f));
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	f003 030f 	and.w	r3, r3, #15
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff ff33 	bl	8000da0 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | (X>>4));
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	091b      	lsrs	r3, r3, #4
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	f043 0310 	orr.w	r3, r3, #16
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff ff2a 	bl	8000da0 <OLED_WriteCommand>

	OLED_WriteCommand(0xB0 | Page);
 8000f4c:	79bb      	ldrb	r3, [r7, #6]
 8000f4e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff ff23 	bl	8000da0 <OLED_WriteCommand>
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <OLED_Pow>:
 * 参    数：X 底数
 * 参    数：Y 指数
 * 返 回 值：等于X的Y次方
 */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 8000f62:	b480      	push	{r7}
 8000f64:	b085      	sub	sp, #20
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	6078      	str	r0, [r7, #4]
 8000f6a:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1; // 结果默认为1
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	60fb      	str	r3, [r7, #12]
	while (Y--)			 // 累乘Y次
 8000f70:	e004      	b.n	8000f7c <OLED_Pow+0x1a>
	{
		Result *= X; // 每次把X累乘到结果上
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	fb02 f303 	mul.w	r3, r2, r3
 8000f7a:	60fb      	str	r3, [r7, #12]
	while (Y--)			 // 累乘Y次
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	1e5a      	subs	r2, r3, #1
 8000f80:	603a      	str	r2, [r7, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d1f5      	bne.n	8000f72 <OLED_Pow+0x10>
	}
	return Result;
 8000f86:	68fb      	ldr	r3, [r7, #12]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <OLED_UpDate>:
函数功能：OLED-将缓冲区写入GDDRAM
入口参数：Data-数据
返回  值：无
**************************************************************************/
void OLED_UpDate(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b0a2      	sub	sp, #136	@ 0x88
 8000f98:	af00      	add	r7, sp, #0
	uint8_t SendBuf[128];
	for(uint8_t Page=0;Page<8;Page++)
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8000fa0:	e019      	b.n	8000fd6 <OLED_UpDate+0x42>
	{
		OLED_SetCursor(0, Page);
 8000fa2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	2000      	movs	r0, #0
 8000faa:	f7ff ffb7 	bl	8000f1c <OLED_SetCursor>
		memcpy(SendBuf, OLED_DisplayBuf[Page], 128);	/*将OLED_DisplayBuf每行写入SendBuf中*/
 8000fae:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000fb2:	01db      	lsls	r3, r3, #7
 8000fb4:	4a0c      	ldr	r2, [pc, #48]	@ (8000fe8 <OLED_UpDate+0x54>)
 8000fb6:	441a      	add	r2, r3
 8000fb8:	1d3b      	adds	r3, r7, #4
 8000fba:	4611      	mov	r1, r2
 8000fbc:	2280      	movs	r2, #128	@ 0x80
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f003 fcc2 	bl	8004948 <memcpy>
		OLED_WriteData(SendBuf);
 8000fc4:	1d3b      	adds	r3, r7, #4
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff ff12 	bl	8000df0 <OLED_WriteData>
	for(uint8_t Page=0;Page<8;Page++)
 8000fcc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8000fd6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000fda:	2b07      	cmp	r3, #7
 8000fdc:	d9e1      	bls.n	8000fa2 <OLED_UpDate+0xe>
	}

}
 8000fde:	bf00      	nop
 8000fe0:	bf00      	nop
 8000fe2:	3788      	adds	r7, #136	@ 0x88
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	200000d8 	.word	0x200000d8

08000fec <OLED_Clear>:
函数功能：OLED清屏
入口参数：无
返回  值：无
**************************************************************************/
void OLED_Clear(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	memset(OLED_DisplayBuf, 0, sizeof(OLED_DisplayBuf));
 8000ff0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4803      	ldr	r0, [pc, #12]	@ (8001004 <OLED_Clear+0x18>)
 8000ff8:	f003 fc7a 	bl	80048f0 <memset>
	OLED_UpDate();
 8000ffc:	f7ff ffca 	bl	8000f94 <OLED_UpDate>
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200000d8 	.word	0x200000d8

08001008 <OLED_ClearArea>:
		Width 指定区域的宽度，范围：0~128
		Height 指定区域的高度，范围：0~64
返回  值：无
**************************************************************************/
void OLED_ClearArea(int16_t X, int16_t Y, uint8_t Width, uint8_t Height)
{
 8001008:	b490      	push	{r4, r7}
 800100a:	b088      	sub	sp, #32
 800100c:	af00      	add	r7, sp, #0
 800100e:	4604      	mov	r4, r0
 8001010:	4608      	mov	r0, r1
 8001012:	4611      	mov	r1, r2
 8001014:	461a      	mov	r2, r3
 8001016:	4623      	mov	r3, r4
 8001018:	80fb      	strh	r3, [r7, #6]
 800101a:	4603      	mov	r3, r0
 800101c:	80bb      	strh	r3, [r7, #4]
 800101e:	460b      	mov	r3, r1
 8001020:	70fb      	strb	r3, [r7, #3]
 8001022:	4613      	mov	r3, r2
 8001024:	70bb      	strb	r3, [r7, #2]
    // 1️⃣ 提前裁剪到屏幕范围内（避免无效循环）
    int16_t x_start = (X < 0) ? 0 : X;
 8001026:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800102a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800102e:	833b      	strh	r3, [r7, #24]
    int16_t y_start = (Y < 0) ? 0 : Y;
 8001030:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001034:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001038:	82fb      	strh	r3, [r7, #22]
    int16_t x_end = (X + Width > 128) ? 128 : X + Width;
 800103a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800103e:	78fb      	ldrb	r3, [r7, #3]
 8001040:	4413      	add	r3, r2
 8001042:	2b80      	cmp	r3, #128	@ 0x80
 8001044:	bfa8      	it	ge
 8001046:	2380      	movge	r3, #128	@ 0x80
 8001048:	82bb      	strh	r3, [r7, #20]
    int16_t y_end = (Y + Height > 64) ? 64 : Y + Height;
 800104a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800104e:	78bb      	ldrb	r3, [r7, #2]
 8001050:	4413      	add	r3, r2
 8001052:	2b40      	cmp	r3, #64	@ 0x40
 8001054:	bfa8      	it	ge
 8001056:	2340      	movge	r3, #64	@ 0x40
 8001058:	827b      	strh	r3, [r7, #18]

    //快速退出无效区域
    if (x_start >= 128 || y_start >= 64 || x_end <= 0 || y_end <= 0) return;
 800105a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800105e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001060:	f300 808e 	bgt.w	8001180 <OLED_ClearArea+0x178>
 8001064:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001068:	2b3f      	cmp	r3, #63	@ 0x3f
 800106a:	f300 8089 	bgt.w	8001180 <OLED_ClearArea+0x178>
 800106e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001072:	2b00      	cmp	r3, #0
 8001074:	f340 8084 	ble.w	8001180 <OLED_ClearArea+0x178>
 8001078:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800107c:	2b00      	cmp	r3, #0
 800107e:	dd7f      	ble.n	8001180 <OLED_ClearArea+0x178>

    //按页处理（每页8行）→ 减少87.5%的循环次数！
    uint8_t start_page = y_start / 8;
 8001080:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001084:	2b00      	cmp	r3, #0
 8001086:	da00      	bge.n	800108a <OLED_ClearArea+0x82>
 8001088:	3307      	adds	r3, #7
 800108a:	10db      	asrs	r3, r3, #3
 800108c:	b21b      	sxth	r3, r3
 800108e:	747b      	strb	r3, [r7, #17]
    uint8_t end_page = (y_end - 1) / 8;  // 注意：y_end是开区间
 8001090:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001094:	3b01      	subs	r3, #1
 8001096:	2b00      	cmp	r3, #0
 8001098:	da00      	bge.n	800109c <OLED_ClearArea+0x94>
 800109a:	3307      	adds	r3, #7
 800109c:	10db      	asrs	r3, r3, #3
 800109e:	743b      	strb	r3, [r7, #16]

    for (uint8_t page = start_page; page <= end_page; page++) {
 80010a0:	7c7b      	ldrb	r3, [r7, #17]
 80010a2:	77fb      	strb	r3, [r7, #31]
 80010a4:	e067      	b.n	8001176 <OLED_ClearArea+0x16e>
        uint8_t page_start_row = (page == start_page) ? (y_start % 8) : 0;
 80010a6:	7ffa      	ldrb	r2, [r7, #31]
 80010a8:	7c7b      	ldrb	r3, [r7, #17]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d10b      	bne.n	80010c6 <OLED_ClearArea+0xbe>
 80010ae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010b2:	425a      	negs	r2, r3
 80010b4:	f003 0307 	and.w	r3, r3, #7
 80010b8:	f002 0207 	and.w	r2, r2, #7
 80010bc:	bf58      	it	pl
 80010be:	4253      	negpl	r3, r2
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	e000      	b.n	80010c8 <OLED_ClearArea+0xc0>
 80010c6:	2300      	movs	r3, #0
 80010c8:	73fb      	strb	r3, [r7, #15]
        uint8_t page_end_row = (page == end_page) ? ((y_end - 1) % 8) + 1 : 8;
 80010ca:	7ffa      	ldrb	r2, [r7, #31]
 80010cc:	7c3b      	ldrb	r3, [r7, #16]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d10d      	bne.n	80010ee <OLED_ClearArea+0xe6>
 80010d2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	425a      	negs	r2, r3
 80010da:	f003 0307 	and.w	r3, r3, #7
 80010de:	f002 0207 	and.w	r2, r2, #7
 80010e2:	bf58      	it	pl
 80010e4:	4253      	negpl	r3, r2
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	3301      	adds	r3, #1
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	e000      	b.n	80010f0 <OLED_ClearArea+0xe8>
 80010ee:	2308      	movs	r3, #8
 80010f0:	73bb      	strb	r3, [r7, #14]

        //位掩码预计算（避免循环内重复计算）
        uint8_t mask = 0xFF;
 80010f2:	23ff      	movs	r3, #255	@ 0xff
 80010f4:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = page_start_row; row < page_end_row; row++) {
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	777b      	strb	r3, [r7, #29]
 80010fa:	e00e      	b.n	800111a <OLED_ClearArea+0x112>
            mask &= ~(1 << row);  // 构建需要清零的位掩码
 80010fc:	7f7b      	ldrb	r3, [r7, #29]
 80010fe:	2201      	movs	r2, #1
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	b25b      	sxtb	r3, r3
 8001106:	43db      	mvns	r3, r3
 8001108:	b25a      	sxtb	r2, r3
 800110a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800110e:	4013      	ands	r3, r2
 8001110:	b25b      	sxtb	r3, r3
 8001112:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = page_start_row; row < page_end_row; row++) {
 8001114:	7f7b      	ldrb	r3, [r7, #29]
 8001116:	3301      	adds	r3, #1
 8001118:	777b      	strb	r3, [r7, #29]
 800111a:	7f7a      	ldrb	r2, [r7, #29]
 800111c:	7bbb      	ldrb	r3, [r7, #14]
 800111e:	429a      	cmp	r2, r3
 8001120:	d3ec      	bcc.n	80010fc <OLED_ClearArea+0xf4>
        }

        //按列批量处理（单次操作清除8行中的部分行）
        for (int16_t col = x_start; col < x_end; col++) {
 8001122:	8b3b      	ldrh	r3, [r7, #24]
 8001124:	837b      	strh	r3, [r7, #26]
 8001126:	e01d      	b.n	8001164 <OLED_ClearArea+0x15c>
            if (col < 128) {  // 仅需1次边界检查
 8001128:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800112c:	2b7f      	cmp	r3, #127	@ 0x7f
 800112e:	dc13      	bgt.n	8001158 <OLED_ClearArea+0x150>
            	OLED_DisplayBuf[page][col] &= mask;
 8001130:	7ffa      	ldrb	r2, [r7, #31]
 8001132:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001136:	4915      	ldr	r1, [pc, #84]	@ (800118c <OLED_ClearArea+0x184>)
 8001138:	01d2      	lsls	r2, r2, #7
 800113a:	440a      	add	r2, r1
 800113c:	4413      	add	r3, r2
 800113e:	7818      	ldrb	r0, [r3, #0]
 8001140:	7ffa      	ldrb	r2, [r7, #31]
 8001142:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001146:	7fb9      	ldrb	r1, [r7, #30]
 8001148:	4001      	ands	r1, r0
 800114a:	b2c8      	uxtb	r0, r1
 800114c:	490f      	ldr	r1, [pc, #60]	@ (800118c <OLED_ClearArea+0x184>)
 800114e:	01d2      	lsls	r2, r2, #7
 8001150:	440a      	add	r2, r1
 8001152:	4413      	add	r3, r2
 8001154:	4602      	mov	r2, r0
 8001156:	701a      	strb	r2, [r3, #0]
        for (int16_t col = x_start; col < x_end; col++) {
 8001158:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800115c:	b29b      	uxth	r3, r3
 800115e:	3301      	adds	r3, #1
 8001160:	b29b      	uxth	r3, r3
 8001162:	837b      	strh	r3, [r7, #26]
 8001164:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001168:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800116c:	429a      	cmp	r2, r3
 800116e:	dbdb      	blt.n	8001128 <OLED_ClearArea+0x120>
    for (uint8_t page = start_page; page <= end_page; page++) {
 8001170:	7ffb      	ldrb	r3, [r7, #31]
 8001172:	3301      	adds	r3, #1
 8001174:	77fb      	strb	r3, [r7, #31]
 8001176:	7ffa      	ldrb	r2, [r7, #31]
 8001178:	7c3b      	ldrb	r3, [r7, #16]
 800117a:	429a      	cmp	r2, r3
 800117c:	d993      	bls.n	80010a6 <OLED_ClearArea+0x9e>
 800117e:	e000      	b.n	8001182 <OLED_ClearArea+0x17a>
    if (x_start >= 128 || y_start >= 64 || x_end <= 0 || y_end <= 0) return;
 8001180:	bf00      	nop
            }
        }
    }
}
 8001182:	3720      	adds	r7, #32
 8001184:	46bd      	mov	sp, r7
 8001186:	bc90      	pop	{r4, r7}
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	200000d8 	.word	0x200000d8

08001190 <OLED_ShowChar>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowChar(int16_t X, int16_t Y, char Char, uint8_t FontSize)
{
 8001190:	b590      	push	{r4, r7, lr}
 8001192:	b085      	sub	sp, #20
 8001194:	af02      	add	r7, sp, #8
 8001196:	4604      	mov	r4, r0
 8001198:	4608      	mov	r0, r1
 800119a:	4611      	mov	r1, r2
 800119c:	461a      	mov	r2, r3
 800119e:	4623      	mov	r3, r4
 80011a0:	80fb      	strh	r3, [r7, #6]
 80011a2:	4603      	mov	r3, r0
 80011a4:	80bb      	strh	r3, [r7, #4]
 80011a6:	460b      	mov	r3, r1
 80011a8:	70fb      	strb	r3, [r7, #3]
 80011aa:	4613      	mov	r3, r2
 80011ac:	70bb      	strb	r3, [r7, #2]
	if (FontSize == OLED_8X16) // 字体为宽8像素，高16像素
 80011ae:	78bb      	ldrb	r3, [r7, #2]
 80011b0:	2b08      	cmp	r3, #8
 80011b2:	d10e      	bne.n	80011d2 <OLED_ShowChar+0x42>
	{
		/*将ASCII字模库OLED_F8x16的指定数据以8*16的图像格式显示*/
		OLED_ShowImage(X, Y, 8, 16, OLED_F8x16[Char - ' ']);
 80011b4:	78fb      	ldrb	r3, [r7, #3]
 80011b6:	3b20      	subs	r3, #32
 80011b8:	011b      	lsls	r3, r3, #4
 80011ba:	4a12      	ldr	r2, [pc, #72]	@ (8001204 <OLED_ShowChar+0x74>)
 80011bc:	4413      	add	r3, r2
 80011be:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80011c2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	2310      	movs	r3, #16
 80011ca:	2208      	movs	r2, #8
 80011cc:	f000 f9a8 	bl	8001520 <OLED_ShowImage>
	else if (FontSize == OLED_6X8) // 字体为宽6像素，高8像素
	{
		/*将ASCII字模库OLED_F6x8的指定数据以6*8的图像格式显示*/
		OLED_ShowImage(X, Y, 6, 8, OLED_F6x8[Char - ' ']);
	}
}
 80011d0:	e014      	b.n	80011fc <OLED_ShowChar+0x6c>
	else if (FontSize == OLED_6X8) // 字体为宽6像素，高8像素
 80011d2:	78bb      	ldrb	r3, [r7, #2]
 80011d4:	2b06      	cmp	r3, #6
 80011d6:	d111      	bne.n	80011fc <OLED_ShowChar+0x6c>
		OLED_ShowImage(X, Y, 6, 8, OLED_F6x8[Char - ' ']);
 80011d8:	78fb      	ldrb	r3, [r7, #3]
 80011da:	f1a3 0220 	sub.w	r2, r3, #32
 80011de:	4613      	mov	r3, r2
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4413      	add	r3, r2
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	4a08      	ldr	r2, [pc, #32]	@ (8001208 <OLED_ShowChar+0x78>)
 80011e8:	4413      	add	r3, r2
 80011ea:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80011ee:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2308      	movs	r3, #8
 80011f6:	2206      	movs	r2, #6
 80011f8:	f000 f992 	bl	8001520 <OLED_ShowImage>
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	bd90      	pop	{r4, r7, pc}
 8001204:	08004a28 	.word	0x08004a28
 8001208:	08005018 	.word	0x08005018

0800120c <OLED_ShowString>:
 *           当字体大小为OLED_8X16时，中文字符以16*16点阵正常显示
 *           当字体大小为OLED_6X8时，中文字符以6*8点阵显示'?'
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowString(int16_t X, int16_t Y, char *String, uint8_t FontSize)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	@ 0x28
 8001210:	af02      	add	r7, sp, #8
 8001212:	60ba      	str	r2, [r7, #8]
 8001214:	461a      	mov	r2, r3
 8001216:	4603      	mov	r3, r0
 8001218:	81fb      	strh	r3, [r7, #14]
 800121a:	460b      	mov	r3, r1
 800121c:	81bb      	strh	r3, [r7, #12]
 800121e:	4613      	mov	r3, r2
 8001220:	71fb      	strb	r3, [r7, #7]
	uint16_t i = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	83fb      	strh	r3, [r7, #30]
	char SingleChar[5];
	uint8_t CharLength = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	777b      	strb	r3, [r7, #29]
	uint16_t XOffset = 0;
 800122a:	2300      	movs	r3, #0
 800122c:	837b      	strh	r3, [r7, #26]
	uint16_t pIndex;

	while (String[i] != '\0') // 遍历字符串
 800122e:	e115      	b.n	800145c <OLED_ShowString+0x250>
	{

#ifdef OLED_CHARSET_UTF8 // 定义字符集为UTF8
		/*此段代码的目的是，提取UTF8字符串中的一个字符，转存到SingleChar子字符串中*/
		/*判断UTF8编码第一个字节的标志位*/
		if ((String[i] & 0x80) == 0x00) // 第一个字节为0xxxxxxx
 8001230:	8bfb      	ldrh	r3, [r7, #30]
 8001232:	68ba      	ldr	r2, [r7, #8]
 8001234:	4413      	add	r3, r2
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	b25b      	sxtb	r3, r3
 800123a:	2b00      	cmp	r3, #0
 800123c:	db0c      	blt.n	8001258 <OLED_ShowString+0x4c>
		{
			CharLength = 1;				 // 字符为1字节
 800123e:	2301      	movs	r3, #1
 8001240:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++]; // 将第一个字节写入SingleChar第0个位置，随后i指向下一个字节
 8001242:	8bfb      	ldrh	r3, [r7, #30]
 8001244:	1c5a      	adds	r2, r3, #1
 8001246:	83fa      	strh	r2, [r7, #30]
 8001248:	461a      	mov	r2, r3
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	4413      	add	r3, r2
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	743b      	strb	r3, [r7, #16]
			SingleChar[1] = '\0';		 // 为SingleChar添加字符串结束标志位
 8001252:	2300      	movs	r3, #0
 8001254:	747b      	strb	r3, [r7, #17]
 8001256:	e09c      	b.n	8001392 <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xE0) == 0xC0) // 第一个字节为110xxxxx
 8001258:	8bfb      	ldrh	r3, [r7, #30]
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	4413      	add	r3, r2
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8001264:	2bc0      	cmp	r3, #192	@ 0xc0
 8001266:	d11b      	bne.n	80012a0 <OLED_ShowString+0x94>
		{
			CharLength = 2;				 // 字符为2字节
 8001268:	2302      	movs	r3, #2
 800126a:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++]; // 将第一个字节写入SingleChar第0个位置，随后i指向下一个字节
 800126c:	8bfb      	ldrh	r3, [r7, #30]
 800126e:	1c5a      	adds	r2, r3, #1
 8001270:	83fa      	strh	r2, [r7, #30]
 8001272:	461a      	mov	r2, r3
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	4413      	add	r3, r2
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 800127c:	8bfb      	ldrh	r3, [r7, #30]
 800127e:	68ba      	ldr	r2, [r7, #8]
 8001280:	4413      	add	r3, r2
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	f000 80f1 	beq.w	800146c <OLED_ShowString+0x260>
			{
				break;
			} // 意外情况，跳出循环，结束显示
			SingleChar[1] = String[i++]; // 将第二个字节写入SingleChar第1个位置，随后i指向下一个字节
 800128a:	8bfb      	ldrh	r3, [r7, #30]
 800128c:	1c5a      	adds	r2, r3, #1
 800128e:	83fa      	strh	r2, [r7, #30]
 8001290:	461a      	mov	r2, r3
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	4413      	add	r3, r2
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	747b      	strb	r3, [r7, #17]
			SingleChar[2] = '\0';		 // 为SingleChar添加字符串结束标志位
 800129a:	2300      	movs	r3, #0
 800129c:	74bb      	strb	r3, [r7, #18]
 800129e:	e078      	b.n	8001392 <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xF0) == 0xE0) // 第一个字节为1110xxxx
 80012a0:	8bfb      	ldrh	r3, [r7, #30]
 80012a2:	68ba      	ldr	r2, [r7, #8]
 80012a4:	4413      	add	r3, r2
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012ac:	2be0      	cmp	r3, #224	@ 0xe0
 80012ae:	d12a      	bne.n	8001306 <OLED_ShowString+0xfa>
		{
			CharLength = 3; // 字符为3字节
 80012b0:	2303      	movs	r3, #3
 80012b2:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++];
 80012b4:	8bfb      	ldrh	r3, [r7, #30]
 80012b6:	1c5a      	adds	r2, r3, #1
 80012b8:	83fa      	strh	r2, [r7, #30]
 80012ba:	461a      	mov	r2, r3
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	4413      	add	r3, r2
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 80012c4:	8bfb      	ldrh	r3, [r7, #30]
 80012c6:	68ba      	ldr	r2, [r7, #8]
 80012c8:	4413      	add	r3, r2
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	f000 80cf 	beq.w	8001470 <OLED_ShowString+0x264>
			{
				break;
			}
			SingleChar[1] = String[i++];
 80012d2:	8bfb      	ldrh	r3, [r7, #30]
 80012d4:	1c5a      	adds	r2, r3, #1
 80012d6:	83fa      	strh	r2, [r7, #30]
 80012d8:	461a      	mov	r2, r3
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	4413      	add	r3, r2
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	747b      	strb	r3, [r7, #17]
			if (String[i] == '\0')
 80012e2:	8bfb      	ldrh	r3, [r7, #30]
 80012e4:	68ba      	ldr	r2, [r7, #8]
 80012e6:	4413      	add	r3, r2
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	f000 80c2 	beq.w	8001474 <OLED_ShowString+0x268>
			{
				break;
			}
			SingleChar[2] = String[i++];
 80012f0:	8bfb      	ldrh	r3, [r7, #30]
 80012f2:	1c5a      	adds	r2, r3, #1
 80012f4:	83fa      	strh	r2, [r7, #30]
 80012f6:	461a      	mov	r2, r3
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	4413      	add	r3, r2
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	74bb      	strb	r3, [r7, #18]
			SingleChar[3] = '\0';
 8001300:	2300      	movs	r3, #0
 8001302:	74fb      	strb	r3, [r7, #19]
 8001304:	e045      	b.n	8001392 <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xF8) == 0xF0) // 第一个字节为11110xxx
 8001306:	8bfb      	ldrh	r3, [r7, #30]
 8001308:	68ba      	ldr	r2, [r7, #8]
 800130a:	4413      	add	r3, r2
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001312:	2bf0      	cmp	r3, #240	@ 0xf0
 8001314:	d139      	bne.n	800138a <OLED_ShowString+0x17e>
		{
			CharLength = 4; // 字符为4字节
 8001316:	2304      	movs	r3, #4
 8001318:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++];
 800131a:	8bfb      	ldrh	r3, [r7, #30]
 800131c:	1c5a      	adds	r2, r3, #1
 800131e:	83fa      	strh	r2, [r7, #30]
 8001320:	461a      	mov	r2, r3
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	4413      	add	r3, r2
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 800132a:	8bfb      	ldrh	r3, [r7, #30]
 800132c:	68ba      	ldr	r2, [r7, #8]
 800132e:	4413      	add	r3, r2
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	f000 80a0 	beq.w	8001478 <OLED_ShowString+0x26c>
			{
				break;
			}
			SingleChar[1] = String[i++];
 8001338:	8bfb      	ldrh	r3, [r7, #30]
 800133a:	1c5a      	adds	r2, r3, #1
 800133c:	83fa      	strh	r2, [r7, #30]
 800133e:	461a      	mov	r2, r3
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	4413      	add	r3, r2
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	747b      	strb	r3, [r7, #17]
			if (String[i] == '\0')
 8001348:	8bfb      	ldrh	r3, [r7, #30]
 800134a:	68ba      	ldr	r2, [r7, #8]
 800134c:	4413      	add	r3, r2
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	f000 8093 	beq.w	800147c <OLED_ShowString+0x270>
			{
				break;
			}
			SingleChar[2] = String[i++];
 8001356:	8bfb      	ldrh	r3, [r7, #30]
 8001358:	1c5a      	adds	r2, r3, #1
 800135a:	83fa      	strh	r2, [r7, #30]
 800135c:	461a      	mov	r2, r3
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	4413      	add	r3, r2
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	74bb      	strb	r3, [r7, #18]
			if (String[i] == '\0')
 8001366:	8bfb      	ldrh	r3, [r7, #30]
 8001368:	68ba      	ldr	r2, [r7, #8]
 800136a:	4413      	add	r3, r2
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b00      	cmp	r3, #0
 8001370:	f000 8086 	beq.w	8001480 <OLED_ShowString+0x274>
			{
				break;
			}
			SingleChar[3] = String[i++];
 8001374:	8bfb      	ldrh	r3, [r7, #30]
 8001376:	1c5a      	adds	r2, r3, #1
 8001378:	83fa      	strh	r2, [r7, #30]
 800137a:	461a      	mov	r2, r3
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	4413      	add	r3, r2
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	74fb      	strb	r3, [r7, #19]
			SingleChar[4] = '\0';
 8001384:	2300      	movs	r3, #0
 8001386:	753b      	strb	r3, [r7, #20]
 8001388:	e003      	b.n	8001392 <OLED_ShowString+0x186>
		}
		else
		{
			i++; // 意外情况，i指向下一个字节，忽略此字节，继续判断下一个字节
 800138a:	8bfb      	ldrh	r3, [r7, #30]
 800138c:	3301      	adds	r3, #1
 800138e:	83fb      	strh	r3, [r7, #30]
			continue;
 8001390:	e064      	b.n	800145c <OLED_ShowString+0x250>
			SingleChar[2] = '\0';		 // 为SingleChar添加字符串结束标志位
		}
#endif

		/*显示上述代码提取到的SingleChar*/
		if (CharLength == 1) // 如果是单字节字符
 8001392:	7f7b      	ldrb	r3, [r7, #29]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d110      	bne.n	80013ba <OLED_ShowString+0x1ae>
		{
			/*使用OLED_ShowChar显示此字符*/
			OLED_ShowChar(X + XOffset, Y, SingleChar[0], FontSize);
 8001398:	89fa      	ldrh	r2, [r7, #14]
 800139a:	8b7b      	ldrh	r3, [r7, #26]
 800139c:	4413      	add	r3, r2
 800139e:	b29b      	uxth	r3, r3
 80013a0:	b218      	sxth	r0, r3
 80013a2:	7c3a      	ldrb	r2, [r7, #16]
 80013a4:	79fb      	ldrb	r3, [r7, #7]
 80013a6:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80013aa:	f7ff fef1 	bl	8001190 <OLED_ShowChar>
			XOffset += FontSize;
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	8b7b      	ldrh	r3, [r7, #26]
 80013b4:	4413      	add	r3, r2
 80013b6:	837b      	strh	r3, [r7, #26]
 80013b8:	e050      	b.n	800145c <OLED_ShowString+0x250>
		}
		else // 否则，即多字节字符
		{
			/*遍历整个字模库，从字模库中寻找此字符的数据*/
			/*如果找到最后一个字符（定义为空字符串），则表示字符未在字模库定义，停止寻找*/
			for (pIndex = 0; strcmp(OLED_CF16x16[pIndex].Index, "") != 0; pIndex++)
 80013ba:	2300      	movs	r3, #0
 80013bc:	833b      	strh	r3, [r7, #24]
 80013be:	e013      	b.n	80013e8 <OLED_ShowString+0x1dc>
			{
				/*找到匹配的字符*/
				if (strcmp(OLED_CF16x16[pIndex].Index, SingleChar) == 0)
 80013c0:	8b3a      	ldrh	r2, [r7, #24]
 80013c2:	4613      	mov	r3, r2
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	4413      	add	r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	4413      	add	r3, r2
 80013cc:	4a2f      	ldr	r2, [pc, #188]	@ (800148c <OLED_ShowString+0x280>)
 80013ce:	4413      	add	r3, r2
 80013d0:	f107 0210 	add.w	r2, r7, #16
 80013d4:	4611      	mov	r1, r2
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7fe fef6 	bl	80001c8 <strcmp>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d00e      	beq.n	8001400 <OLED_ShowString+0x1f4>
			for (pIndex = 0; strcmp(OLED_CF16x16[pIndex].Index, "") != 0; pIndex++)
 80013e2:	8b3b      	ldrh	r3, [r7, #24]
 80013e4:	3301      	adds	r3, #1
 80013e6:	833b      	strh	r3, [r7, #24]
 80013e8:	8b3a      	ldrh	r2, [r7, #24]
 80013ea:	4613      	mov	r3, r2
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	4413      	add	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	4413      	add	r3, r2
 80013f4:	4a25      	ldr	r2, [pc, #148]	@ (800148c <OLED_ShowString+0x280>)
 80013f6:	4413      	add	r3, r2
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d1e0      	bne.n	80013c0 <OLED_ShowString+0x1b4>
 80013fe:	e000      	b.n	8001402 <OLED_ShowString+0x1f6>
				{
					break; // 跳出循环，此时pIndex的值为指定字符的索引
 8001400:	bf00      	nop
				}
			}
			if (FontSize == OLED_8X16) // 给定字体为8*16点阵
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	2b08      	cmp	r3, #8
 8001406:	d118      	bne.n	800143a <OLED_ShowString+0x22e>
			{
				/*将字模库OLED_CF16x16的指定数据以16*16的图像格式显示*/
				OLED_ShowImage(X + XOffset, Y, 16, 16, OLED_CF16x16[pIndex].Data);
 8001408:	89fa      	ldrh	r2, [r7, #14]
 800140a:	8b7b      	ldrh	r3, [r7, #26]
 800140c:	4413      	add	r3, r2
 800140e:	b29b      	uxth	r3, r3
 8001410:	b218      	sxth	r0, r3
 8001412:	8b3a      	ldrh	r2, [r7, #24]
 8001414:	4613      	mov	r3, r2
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	4413      	add	r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	4a1b      	ldr	r2, [pc, #108]	@ (800148c <OLED_ShowString+0x280>)
 8001420:	4413      	add	r3, r2
 8001422:	3305      	adds	r3, #5
 8001424:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001428:	9300      	str	r3, [sp, #0]
 800142a:	2310      	movs	r3, #16
 800142c:	2210      	movs	r2, #16
 800142e:	f000 f877 	bl	8001520 <OLED_ShowImage>
				XOffset += 16;
 8001432:	8b7b      	ldrh	r3, [r7, #26]
 8001434:	3310      	adds	r3, #16
 8001436:	837b      	strh	r3, [r7, #26]
 8001438:	e010      	b.n	800145c <OLED_ShowString+0x250>
			}
			else if (FontSize == OLED_6X8) // 给定字体为6*8点阵
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	2b06      	cmp	r3, #6
 800143e:	d10d      	bne.n	800145c <OLED_ShowString+0x250>
			{
				/*空间不足，此位置显示'?'*/
				OLED_ShowChar(X + XOffset, Y, '?', OLED_6X8);
 8001440:	89fa      	ldrh	r2, [r7, #14]
 8001442:	8b7b      	ldrh	r3, [r7, #26]
 8001444:	4413      	add	r3, r2
 8001446:	b29b      	uxth	r3, r3
 8001448:	b218      	sxth	r0, r3
 800144a:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800144e:	2306      	movs	r3, #6
 8001450:	223f      	movs	r2, #63	@ 0x3f
 8001452:	f7ff fe9d 	bl	8001190 <OLED_ShowChar>
				XOffset += OLED_6X8;
 8001456:	8b7b      	ldrh	r3, [r7, #26]
 8001458:	3306      	adds	r3, #6
 800145a:	837b      	strh	r3, [r7, #26]
	while (String[i] != '\0') // 遍历字符串
 800145c:	8bfb      	ldrh	r3, [r7, #30]
 800145e:	68ba      	ldr	r2, [r7, #8]
 8001460:	4413      	add	r3, r2
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	f47f aee3 	bne.w	8001230 <OLED_ShowString+0x24>
			}
		}
	}
}
 800146a:	e00a      	b.n	8001482 <OLED_ShowString+0x276>
				break;
 800146c:	bf00      	nop
 800146e:	e008      	b.n	8001482 <OLED_ShowString+0x276>
				break;
 8001470:	bf00      	nop
 8001472:	e006      	b.n	8001482 <OLED_ShowString+0x276>
				break;
 8001474:	bf00      	nop
 8001476:	e004      	b.n	8001482 <OLED_ShowString+0x276>
				break;
 8001478:	bf00      	nop
 800147a:	e002      	b.n	8001482 <OLED_ShowString+0x276>
				break;
 800147c:	bf00      	nop
 800147e:	e000      	b.n	8001482 <OLED_ShowString+0x276>
				break;
 8001480:	bf00      	nop
}
 8001482:	bf00      	nop
 8001484:	3720      	adds	r7, #32
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	08005254 	.word	0x08005254

08001490 <OLED_ShowNum>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowNum(int16_t X, int16_t Y, uint32_t Number, uint8_t Length, uint8_t FontSize)
{
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	b087      	sub	sp, #28
 8001494:	af00      	add	r7, sp, #0
 8001496:	60ba      	str	r2, [r7, #8]
 8001498:	461a      	mov	r2, r3
 800149a:	4603      	mov	r3, r0
 800149c:	81fb      	strh	r3, [r7, #14]
 800149e:	460b      	mov	r3, r1
 80014a0:	81bb      	strh	r3, [r7, #12]
 80014a2:	4613      	mov	r3, r2
 80014a4:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 80014a6:	2300      	movs	r3, #0
 80014a8:	75fb      	strb	r3, [r7, #23]
 80014aa:	e02d      	b.n	8001508 <OLED_ShowNum+0x78>
	{
		/*调用OLED_ShowChar函数，依次显示每个数字*/
		/*Number / OLED_Pow(10, Length - i - 1) % 10 可以十进制提取数字的每一位*/
		/*+ '0' 可将数字转换为字符格式*/
		OLED_ShowChar(X + i * FontSize, Y, Number / OLED_Pow(10, Length - i - 1) % 10 + '0', FontSize);
 80014ac:	7dfb      	ldrb	r3, [r7, #23]
 80014ae:	b29a      	uxth	r2, r3
 80014b0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	fb12 f303 	smulbb	r3, r2, r3
 80014ba:	b29a      	uxth	r2, r3
 80014bc:	89fb      	ldrh	r3, [r7, #14]
 80014be:	4413      	add	r3, r2
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	b21c      	sxth	r4, r3
 80014c4:	79fa      	ldrb	r2, [r7, #7]
 80014c6:	7dfb      	ldrb	r3, [r7, #23]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	3b01      	subs	r3, #1
 80014cc:	4619      	mov	r1, r3
 80014ce:	200a      	movs	r0, #10
 80014d0:	f7ff fd47 	bl	8000f62 <OLED_Pow>
 80014d4:	4602      	mov	r2, r0
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80014dc:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <OLED_ShowNum+0x8c>)
 80014de:	fba3 2301 	umull	r2, r3, r3, r1
 80014e2:	08da      	lsrs	r2, r3, #3
 80014e4:	4613      	mov	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4413      	add	r3, r2
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	1aca      	subs	r2, r1, r3
 80014ee:	b2d3      	uxtb	r3, r2
 80014f0:	3330      	adds	r3, #48	@ 0x30
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80014f8:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80014fc:	4620      	mov	r0, r4
 80014fe:	f7ff fe47 	bl	8001190 <OLED_ShowChar>
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 8001502:	7dfb      	ldrb	r3, [r7, #23]
 8001504:	3301      	adds	r3, #1
 8001506:	75fb      	strb	r3, [r7, #23]
 8001508:	7dfa      	ldrb	r2, [r7, #23]
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	429a      	cmp	r2, r3
 800150e:	d3cd      	bcc.n	80014ac <OLED_ShowNum+0x1c>
	}
}
 8001510:	bf00      	nop
 8001512:	bf00      	nop
 8001514:	371c      	adds	r7, #28
 8001516:	46bd      	mov	sp, r7
 8001518:	bd90      	pop	{r4, r7, pc}
 800151a:	bf00      	nop
 800151c:	cccccccd 	.word	0xcccccccd

08001520 <OLED_ShowImage>:
 * 参    数：Image 指定要显示的图像
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowImage(int16_t X, int16_t Y, uint8_t Width, uint8_t Height, const uint8_t *Image)
{
 8001520:	b590      	push	{r4, r7, lr}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	4604      	mov	r4, r0
 8001528:	4608      	mov	r0, r1
 800152a:	4611      	mov	r1, r2
 800152c:	461a      	mov	r2, r3
 800152e:	4623      	mov	r3, r4
 8001530:	80fb      	strh	r3, [r7, #6]
 8001532:	4603      	mov	r3, r0
 8001534:	80bb      	strh	r3, [r7, #4]
 8001536:	460b      	mov	r3, r1
 8001538:	70fb      	strb	r3, [r7, #3]
 800153a:	4613      	mov	r3, r2
 800153c:	70bb      	strb	r3, [r7, #2]
	uint8_t i = 0, j = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	73fb      	strb	r3, [r7, #15]
 8001542:	2300      	movs	r3, #0
 8001544:	73bb      	strb	r3, [r7, #14]
	int16_t Page, Shift;

	/*将图像所在区域清空*/
	OLED_ClearArea(X, Y, Width, Height);
 8001546:	78bb      	ldrb	r3, [r7, #2]
 8001548:	78fa      	ldrb	r2, [r7, #3]
 800154a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800154e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001552:	f7ff fd59 	bl	8001008 <OLED_ClearArea>

	/*遍历指定图像涉及的相关页*/
	/*(Height - 1) / 8 + 1的目的是Height / 8并向上取整*/
	for (j = 0; j < (Height - 1) / 8 + 1; j++)
 8001556:	2300      	movs	r3, #0
 8001558:	73bb      	strb	r3, [r7, #14]
 800155a:	e0b3      	b.n	80016c4 <OLED_ShowImage+0x1a4>
	{
		/*遍历指定图像涉及的相关列*/
		for (i = 0; i < Width; i++)
 800155c:	2300      	movs	r3, #0
 800155e:	73fb      	strb	r3, [r7, #15]
 8001560:	e0a8      	b.n	80016b4 <OLED_ShowImage+0x194>
		{
			if (X + i >= 0 && X + i <= 127) // 超出屏幕的内容不显示
 8001562:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	4413      	add	r3, r2
 800156a:	2b00      	cmp	r3, #0
 800156c:	f2c0 809f 	blt.w	80016ae <OLED_ShowImage+0x18e>
 8001570:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	4413      	add	r3, r2
 8001578:	2b7f      	cmp	r3, #127	@ 0x7f
 800157a:	f300 8098 	bgt.w	80016ae <OLED_ShowImage+0x18e>
			{
				/*负数坐标在计算页地址和移位时需要加一个偏移*/
				Page = Y / 8;
 800157e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	da00      	bge.n	8001588 <OLED_ShowImage+0x68>
 8001586:	3307      	adds	r3, #7
 8001588:	10db      	asrs	r3, r3, #3
 800158a:	81bb      	strh	r3, [r7, #12]
				Shift = Y % 8;
 800158c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001590:	425a      	negs	r2, r3
 8001592:	f003 0307 	and.w	r3, r3, #7
 8001596:	f002 0207 	and.w	r2, r2, #7
 800159a:	bf58      	it	pl
 800159c:	4253      	negpl	r3, r2
 800159e:	817b      	strh	r3, [r7, #10]
				if (Y < 0)
 80015a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	da07      	bge.n	80015b8 <OLED_ShowImage+0x98>
				{
					Page -= 1;
 80015a8:	89bb      	ldrh	r3, [r7, #12]
 80015aa:	3b01      	subs	r3, #1
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	81bb      	strh	r3, [r7, #12]
					Shift += 8;
 80015b0:	897b      	ldrh	r3, [r7, #10]
 80015b2:	3308      	adds	r3, #8
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	817b      	strh	r3, [r7, #10]
				}

				if (Page + j >= 0 && Page + j <= 7) // 超出屏幕的内容不显示
 80015b8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80015bc:	7bbb      	ldrb	r3, [r7, #14]
 80015be:	4413      	add	r3, r2
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	db34      	blt.n	800162e <OLED_ShowImage+0x10e>
 80015c4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80015c8:	7bbb      	ldrb	r3, [r7, #14]
 80015ca:	4413      	add	r3, r2
 80015cc:	2b07      	cmp	r3, #7
 80015ce:	dc2e      	bgt.n	800162e <OLED_ShowImage+0x10e>
				{
					/*显示图像在当前页的内容*/
					OLED_DisplayBuf[Page + j][X + i] |= Image[j * Width + i] << (Shift);
 80015d0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80015d4:	7bbb      	ldrb	r3, [r7, #14]
 80015d6:	441a      	add	r2, r3
 80015d8:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
 80015de:	440b      	add	r3, r1
 80015e0:	4940      	ldr	r1, [pc, #256]	@ (80016e4 <OLED_ShowImage+0x1c4>)
 80015e2:	01d2      	lsls	r2, r2, #7
 80015e4:	440a      	add	r2, r1
 80015e6:	4413      	add	r3, r2
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	b25a      	sxtb	r2, r3
 80015ec:	7bbb      	ldrb	r3, [r7, #14]
 80015ee:	78f9      	ldrb	r1, [r7, #3]
 80015f0:	fb03 f101 	mul.w	r1, r3, r1
 80015f4:	7bfb      	ldrb	r3, [r7, #15]
 80015f6:	440b      	add	r3, r1
 80015f8:	4619      	mov	r1, r3
 80015fa:	6a3b      	ldr	r3, [r7, #32]
 80015fc:	440b      	add	r3, r1
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	4619      	mov	r1, r3
 8001602:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001606:	fa01 f303 	lsl.w	r3, r1, r3
 800160a:	b25b      	sxtb	r3, r3
 800160c:	4313      	orrs	r3, r2
 800160e:	b258      	sxtb	r0, r3
 8001610:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001614:	7bbb      	ldrb	r3, [r7, #14]
 8001616:	441a      	add	r2, r3
 8001618:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	440b      	add	r3, r1
 8001620:	b2c0      	uxtb	r0, r0
 8001622:	4930      	ldr	r1, [pc, #192]	@ (80016e4 <OLED_ShowImage+0x1c4>)
 8001624:	01d2      	lsls	r2, r2, #7
 8001626:	440a      	add	r2, r1
 8001628:	4413      	add	r3, r2
 800162a:	4602      	mov	r2, r0
 800162c:	701a      	strb	r2, [r3, #0]
				}

				if (Page + j + 1 >= 0 && Page + j + 1 <= 7) // 超出屏幕的内容不显示
 800162e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001632:	7bbb      	ldrb	r3, [r7, #14]
 8001634:	4413      	add	r3, r2
 8001636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800163a:	db38      	blt.n	80016ae <OLED_ShowImage+0x18e>
 800163c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001640:	7bbb      	ldrb	r3, [r7, #14]
 8001642:	4413      	add	r3, r2
 8001644:	2b06      	cmp	r3, #6
 8001646:	dc32      	bgt.n	80016ae <OLED_ShowImage+0x18e>
				{
					/*显示图像在下一页的内容*/
					OLED_DisplayBuf[Page + j + 1][X + i] |= Image[j * Width + i] >> (8 - Shift);
 8001648:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800164c:	7bbb      	ldrb	r3, [r7, #14]
 800164e:	4413      	add	r3, r2
 8001650:	1c5a      	adds	r2, r3, #1
 8001652:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001656:	7bfb      	ldrb	r3, [r7, #15]
 8001658:	440b      	add	r3, r1
 800165a:	4922      	ldr	r1, [pc, #136]	@ (80016e4 <OLED_ShowImage+0x1c4>)
 800165c:	01d2      	lsls	r2, r2, #7
 800165e:	440a      	add	r2, r1
 8001660:	4413      	add	r3, r2
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	b25a      	sxtb	r2, r3
 8001666:	7bbb      	ldrb	r3, [r7, #14]
 8001668:	78f9      	ldrb	r1, [r7, #3]
 800166a:	fb03 f101 	mul.w	r1, r3, r1
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	440b      	add	r3, r1
 8001672:	4619      	mov	r1, r3
 8001674:	6a3b      	ldr	r3, [r7, #32]
 8001676:	440b      	add	r3, r1
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	4619      	mov	r1, r3
 800167c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001680:	f1c3 0308 	rsb	r3, r3, #8
 8001684:	fa41 f303 	asr.w	r3, r1, r3
 8001688:	b25b      	sxtb	r3, r3
 800168a:	4313      	orrs	r3, r2
 800168c:	b258      	sxtb	r0, r3
 800168e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001692:	7bbb      	ldrb	r3, [r7, #14]
 8001694:	4413      	add	r3, r2
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800169c:	7bfb      	ldrb	r3, [r7, #15]
 800169e:	440b      	add	r3, r1
 80016a0:	b2c0      	uxtb	r0, r0
 80016a2:	4910      	ldr	r1, [pc, #64]	@ (80016e4 <OLED_ShowImage+0x1c4>)
 80016a4:	01d2      	lsls	r2, r2, #7
 80016a6:	440a      	add	r2, r1
 80016a8:	4413      	add	r3, r2
 80016aa:	4602      	mov	r2, r0
 80016ac:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < Width; i++)
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
 80016b0:	3301      	adds	r3, #1
 80016b2:	73fb      	strb	r3, [r7, #15]
 80016b4:	7bfa      	ldrb	r2, [r7, #15]
 80016b6:	78fb      	ldrb	r3, [r7, #3]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	f4ff af52 	bcc.w	8001562 <OLED_ShowImage+0x42>
	for (j = 0; j < (Height - 1) / 8 + 1; j++)
 80016be:	7bbb      	ldrb	r3, [r7, #14]
 80016c0:	3301      	adds	r3, #1
 80016c2:	73bb      	strb	r3, [r7, #14]
 80016c4:	78bb      	ldrb	r3, [r7, #2]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	da00      	bge.n	80016ce <OLED_ShowImage+0x1ae>
 80016cc:	3307      	adds	r3, #7
 80016ce:	10db      	asrs	r3, r3, #3
 80016d0:	461a      	mov	r2, r3
 80016d2:	7bbb      	ldrb	r3, [r7, #14]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	f6bf af41 	bge.w	800155c <OLED_ShowImage+0x3c>
				}
			}
		}
	}
}
 80016da:	bf00      	nop
 80016dc:	bf00      	nop
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd90      	pop	{r4, r7, pc}
 80016e4:	200000d8 	.word	0x200000d8

080016e8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80016ec:	4b17      	ldr	r3, [pc, #92]	@ (800174c <MX_SPI1_Init+0x64>)
 80016ee:	4a18      	ldr	r2, [pc, #96]	@ (8001750 <MX_SPI1_Init+0x68>)
 80016f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016f2:	4b16      	ldr	r3, [pc, #88]	@ (800174c <MX_SPI1_Init+0x64>)
 80016f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016fa:	4b14      	ldr	r3, [pc, #80]	@ (800174c <MX_SPI1_Init+0x64>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001700:	4b12      	ldr	r3, [pc, #72]	@ (800174c <MX_SPI1_Init+0x64>)
 8001702:	2200      	movs	r2, #0
 8001704:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001706:	4b11      	ldr	r3, [pc, #68]	@ (800174c <MX_SPI1_Init+0x64>)
 8001708:	2200      	movs	r2, #0
 800170a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800170c:	4b0f      	ldr	r3, [pc, #60]	@ (800174c <MX_SPI1_Init+0x64>)
 800170e:	2200      	movs	r2, #0
 8001710:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001712:	4b0e      	ldr	r3, [pc, #56]	@ (800174c <MX_SPI1_Init+0x64>)
 8001714:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001718:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800171a:	4b0c      	ldr	r3, [pc, #48]	@ (800174c <MX_SPI1_Init+0x64>)
 800171c:	2218      	movs	r2, #24
 800171e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001720:	4b0a      	ldr	r3, [pc, #40]	@ (800174c <MX_SPI1_Init+0x64>)
 8001722:	2200      	movs	r2, #0
 8001724:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001726:	4b09      	ldr	r3, [pc, #36]	@ (800174c <MX_SPI1_Init+0x64>)
 8001728:	2200      	movs	r2, #0
 800172a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800172c:	4b07      	ldr	r3, [pc, #28]	@ (800174c <MX_SPI1_Init+0x64>)
 800172e:	2200      	movs	r2, #0
 8001730:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001732:	4b06      	ldr	r3, [pc, #24]	@ (800174c <MX_SPI1_Init+0x64>)
 8001734:	220a      	movs	r2, #10
 8001736:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001738:	4804      	ldr	r0, [pc, #16]	@ (800174c <MX_SPI1_Init+0x64>)
 800173a:	f002 fb91 	bl	8003e60 <HAL_SPI_Init>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001744:	f7ff fb26 	bl	8000d94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001748:	bf00      	nop
 800174a:	bd80      	pop	{r7, pc}
 800174c:	200004d8 	.word	0x200004d8
 8001750:	40013000 	.word	0x40013000

08001754 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08a      	sub	sp, #40	@ 0x28
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175c:	f107 0314 	add.w	r3, r7, #20
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
 800176a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a19      	ldr	r2, [pc, #100]	@ (80017d8 <HAL_SPI_MspInit+0x84>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d12b      	bne.n	80017ce <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	613b      	str	r3, [r7, #16]
 800177a:	4b18      	ldr	r3, [pc, #96]	@ (80017dc <HAL_SPI_MspInit+0x88>)
 800177c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177e:	4a17      	ldr	r2, [pc, #92]	@ (80017dc <HAL_SPI_MspInit+0x88>)
 8001780:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001784:	6453      	str	r3, [r2, #68]	@ 0x44
 8001786:	4b15      	ldr	r3, [pc, #84]	@ (80017dc <HAL_SPI_MspInit+0x88>)
 8001788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800178a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800178e:	613b      	str	r3, [r7, #16]
 8001790:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	4b11      	ldr	r3, [pc, #68]	@ (80017dc <HAL_SPI_MspInit+0x88>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	4a10      	ldr	r2, [pc, #64]	@ (80017dc <HAL_SPI_MspInit+0x88>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a2:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <HAL_SPI_MspInit+0x88>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	60fb      	str	r3, [r7, #12]
 80017ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80017ae:	23a0      	movs	r3, #160	@ 0xa0
 80017b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b2:	2302      	movs	r3, #2
 80017b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ba:	2303      	movs	r3, #3
 80017bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017be:	2305      	movs	r3, #5
 80017c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c2:	f107 0314 	add.w	r3, r7, #20
 80017c6:	4619      	mov	r1, r3
 80017c8:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <HAL_SPI_MspInit+0x8c>)
 80017ca:	f001 fd17 	bl	80031fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80017ce:	bf00      	nop
 80017d0:	3728      	adds	r7, #40	@ 0x28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40013000 	.word	0x40013000
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020000 	.word	0x40020000

080017e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
 80017ee:	4b10      	ldr	r3, [pc, #64]	@ (8001830 <HAL_MspInit+0x4c>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001830 <HAL_MspInit+0x4c>)
 80017f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <HAL_MspInit+0x4c>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	603b      	str	r3, [r7, #0]
 800180a:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <HAL_MspInit+0x4c>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180e:	4a08      	ldr	r2, [pc, #32]	@ (8001830 <HAL_MspInit+0x4c>)
 8001810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001814:	6413      	str	r3, [r2, #64]	@ 0x40
 8001816:	4b06      	ldr	r3, [pc, #24]	@ (8001830 <HAL_MspInit+0x4c>)
 8001818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800181e:	603b      	str	r3, [r7, #0]
 8001820:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800

08001834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <NMI_Handler+0x4>

0800183c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <HardFault_Handler+0x4>

08001844 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <MemManage_Handler+0x4>

0800184c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <BusFault_Handler+0x4>

08001854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <UsageFault_Handler+0x4>

0800185c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800188a:	f000 f8a5 	bl	80019d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
	...

08001894 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001898:	4802      	ldr	r0, [pc, #8]	@ (80018a4 <ADC_IRQHandler+0x10>)
 800189a:	f000 fa03 	bl	8001ca4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000034 	.word	0x20000034

080018a8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80018ac:	4802      	ldr	r0, [pc, #8]	@ (80018b8 <CAN1_RX0_IRQHandler+0x10>)
 80018ae:	f001 f963 	bl	8002b78 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200000b0 	.word	0x200000b0

080018bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018c0:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <SystemInit+0x20>)
 80018c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018c6:	4a05      	ldr	r2, [pc, #20]	@ (80018dc <SystemInit+0x20>)
 80018c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018d0:	bf00      	nop
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	e000ed00 	.word	0xe000ed00

080018e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80018e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001918 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018e4:	f7ff ffea 	bl	80018bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018e8:	480c      	ldr	r0, [pc, #48]	@ (800191c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018ea:	490d      	ldr	r1, [pc, #52]	@ (8001920 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001924 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018f0:	e002      	b.n	80018f8 <LoopCopyDataInit>

080018f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018f6:	3304      	adds	r3, #4

080018f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018fc:	d3f9      	bcc.n	80018f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001928 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001900:	4c0a      	ldr	r4, [pc, #40]	@ (800192c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001904:	e001      	b.n	800190a <LoopFillZerobss>

08001906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001908:	3204      	adds	r2, #4

0800190a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800190a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800190c:	d3fb      	bcc.n	8001906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800190e:	f002 fff7 	bl	8004900 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001912:	f7ff f8cd 	bl	8000ab0 <main>
  bx  lr    
 8001916:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001918:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800191c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001920:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001924:	080053c8 	.word	0x080053c8
  ldr r2, =_sbss
 8001928:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800192c:	200006c8 	.word	0x200006c8

08001930 <CAN1_RX1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001930:	e7fe      	b.n	8001930 <CAN1_RX1_IRQHandler>
	...

08001934 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001938:	4b0e      	ldr	r3, [pc, #56]	@ (8001974 <HAL_Init+0x40>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a0d      	ldr	r2, [pc, #52]	@ (8001974 <HAL_Init+0x40>)
 800193e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001942:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001944:	4b0b      	ldr	r3, [pc, #44]	@ (8001974 <HAL_Init+0x40>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a0a      	ldr	r2, [pc, #40]	@ (8001974 <HAL_Init+0x40>)
 800194a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800194e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001950:	4b08      	ldr	r3, [pc, #32]	@ (8001974 <HAL_Init+0x40>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a07      	ldr	r2, [pc, #28]	@ (8001974 <HAL_Init+0x40>)
 8001956:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800195a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800195c:	2003      	movs	r0, #3
 800195e:	f001 fc0b 	bl	8003178 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001962:	200f      	movs	r0, #15
 8001964:	f000 f808 	bl	8001978 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001968:	f7ff ff3c 	bl	80017e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40023c00 	.word	0x40023c00

08001978 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001980:	4b12      	ldr	r3, [pc, #72]	@ (80019cc <HAL_InitTick+0x54>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	4b12      	ldr	r3, [pc, #72]	@ (80019d0 <HAL_InitTick+0x58>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	4619      	mov	r1, r3
 800198a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800198e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001992:	fbb2 f3f3 	udiv	r3, r2, r3
 8001996:	4618      	mov	r0, r3
 8001998:	f001 fc23 	bl	80031e2 <HAL_SYSTICK_Config>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e00e      	b.n	80019c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2b0f      	cmp	r3, #15
 80019aa:	d80a      	bhi.n	80019c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019ac:	2200      	movs	r2, #0
 80019ae:	6879      	ldr	r1, [r7, #4]
 80019b0:	f04f 30ff 	mov.w	r0, #4294967295
 80019b4:	f001 fbeb 	bl	800318e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019b8:	4a06      	ldr	r2, [pc, #24]	@ (80019d4 <HAL_InitTick+0x5c>)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019be:	2300      	movs	r3, #0
 80019c0:	e000      	b.n	80019c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20000008 	.word	0x20000008
 80019d0:	20000010 	.word	0x20000010
 80019d4:	2000000c 	.word	0x2000000c

080019d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019dc:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <HAL_IncTick+0x20>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	461a      	mov	r2, r3
 80019e2:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <HAL_IncTick+0x24>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4413      	add	r3, r2
 80019e8:	4a04      	ldr	r2, [pc, #16]	@ (80019fc <HAL_IncTick+0x24>)
 80019ea:	6013      	str	r3, [r2, #0]
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	20000010 	.word	0x20000010
 80019fc:	20000530 	.word	0x20000530

08001a00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  return uwTick;
 8001a04:	4b03      	ldr	r3, [pc, #12]	@ (8001a14 <HAL_GetTick+0x14>)
 8001a06:	681b      	ldr	r3, [r3, #0]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	20000530 	.word	0x20000530

08001a18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a20:	f7ff ffee 	bl	8001a00 <HAL_GetTick>
 8001a24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a30:	d005      	beq.n	8001a3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a32:	4b0a      	ldr	r3, [pc, #40]	@ (8001a5c <HAL_Delay+0x44>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	461a      	mov	r2, r3
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a3e:	bf00      	nop
 8001a40:	f7ff ffde 	bl	8001a00 <HAL_GetTick>
 8001a44:	4602      	mov	r2, r0
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d8f7      	bhi.n	8001a40 <HAL_Delay+0x28>
  {
  }
}
 8001a50:	bf00      	nop
 8001a52:	bf00      	nop
 8001a54:	3710      	adds	r7, #16
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000010 	.word	0x20000010

08001a60 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d101      	bne.n	8001a76 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e033      	b.n	8001ade <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d109      	bne.n	8001a92 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7fe fd94 	bl	80005ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a96:	f003 0310 	and.w	r3, r3, #16
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d118      	bne.n	8001ad0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001aa6:	f023 0302 	bic.w	r3, r3, #2
 8001aaa:	f043 0202 	orr.w	r2, r3, #2
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f000 fb4a 	bl	800214c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac2:	f023 0303 	bic.w	r3, r3, #3
 8001ac6:	f043 0201 	orr.w	r2, r3, #1
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ace:	e001      	b.n	8001ad4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
	...

08001ae8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d101      	bne.n	8001b02 <HAL_ADC_Start_IT+0x1a>
 8001afe:	2302      	movs	r3, #2
 8001b00:	e0bd      	b.n	8001c7e <HAL_ADC_Start_IT+0x196>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2201      	movs	r2, #1
 8001b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f003 0301 	and.w	r3, r3, #1
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d018      	beq.n	8001b4a <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	689a      	ldr	r2, [r3, #8]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f042 0201 	orr.w	r2, r2, #1
 8001b26:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b28:	4b58      	ldr	r3, [pc, #352]	@ (8001c8c <HAL_ADC_Start_IT+0x1a4>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a58      	ldr	r2, [pc, #352]	@ (8001c90 <HAL_ADC_Start_IT+0x1a8>)
 8001b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b32:	0c9a      	lsrs	r2, r3, #18
 8001b34:	4613      	mov	r3, r2
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	4413      	add	r3, r2
 8001b3a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b3c:	e002      	b.n	8001b44 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	3b01      	subs	r3, #1
 8001b42:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d1f9      	bne.n	8001b3e <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	f040 8085 	bne.w	8001c64 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b62:	f023 0301 	bic.w	r3, r3, #1
 8001b66:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d007      	beq.n	8001b8c <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b80:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b84:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b98:	d106      	bne.n	8001ba8 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9e:	f023 0206 	bic.w	r2, r3, #6
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	645a      	str	r2, [r3, #68]	@ 0x44
 8001ba6:	e002      	b.n	8001bae <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bb6:	4b37      	ldr	r3, [pc, #220]	@ (8001c94 <HAL_ADC_Start_IT+0x1ac>)
 8001bb8:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001bc2:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	6812      	ldr	r2, [r2, #0]
 8001bce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001bd2:	f043 0320 	orr.w	r3, r3, #32
 8001bd6:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f003 031f 	and.w	r3, r3, #31
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d12a      	bne.n	8001c3a <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a2b      	ldr	r2, [pc, #172]	@ (8001c98 <HAL_ADC_Start_IT+0x1b0>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d015      	beq.n	8001c1a <HAL_ADC_Start_IT+0x132>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a2a      	ldr	r2, [pc, #168]	@ (8001c9c <HAL_ADC_Start_IT+0x1b4>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d105      	bne.n	8001c04 <HAL_ADC_Start_IT+0x11c>
 8001bf8:	4b26      	ldr	r3, [pc, #152]	@ (8001c94 <HAL_ADC_Start_IT+0x1ac>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 031f 	and.w	r3, r3, #31
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d00a      	beq.n	8001c1a <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a25      	ldr	r2, [pc, #148]	@ (8001ca0 <HAL_ADC_Start_IT+0x1b8>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d136      	bne.n	8001c7c <HAL_ADC_Start_IT+0x194>
 8001c0e:	4b21      	ldr	r3, [pc, #132]	@ (8001c94 <HAL_ADC_Start_IT+0x1ac>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 0310 	and.w	r3, r3, #16
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d130      	bne.n	8001c7c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d129      	bne.n	8001c7c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	689a      	ldr	r2, [r3, #8]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	e020      	b.n	8001c7c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a16      	ldr	r2, [pc, #88]	@ (8001c98 <HAL_ADC_Start_IT+0x1b0>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d11b      	bne.n	8001c7c <HAL_ADC_Start_IT+0x194>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d114      	bne.n	8001c7c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	689a      	ldr	r2, [r3, #8]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c60:	609a      	str	r2, [r3, #8]
 8001c62:	e00b      	b.n	8001c7c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c68:	f043 0210 	orr.w	r2, r3, #16
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c74:	f043 0201 	orr.w	r2, r3, #1
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	20000008 	.word	0x20000008
 8001c90:	431bde83 	.word	0x431bde83
 8001c94:	40012300 	.word	0x40012300
 8001c98:	40012000 	.word	0x40012000
 8001c9c:	40012100 	.word	0x40012100
 8001ca0:	40012200 	.word	0x40012200

08001ca4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	f003 0320 	and.w	r3, r3, #32
 8001cd2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d049      	beq.n	8001d6e <HAL_ADC_IRQHandler+0xca>
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d046      	beq.n	8001d6e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce4:	f003 0310 	and.w	r3, r3, #16
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d105      	bne.n	8001cf8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d12b      	bne.n	8001d5e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d127      	bne.n	8001d5e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d14:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d006      	beq.n	8001d2a <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d119      	bne.n	8001d5e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 0220 	bic.w	r2, r2, #32
 8001d38:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d105      	bne.n	8001d5e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	f043 0201 	orr.w	r2, r3, #1
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7fe fcd2 	bl	8000708 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f06f 0212 	mvn.w	r2, #18
 8001d6c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d7c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d057      	beq.n	8001e34 <HAL_ADC_IRQHandler+0x190>
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d054      	beq.n	8001e34 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8e:	f003 0310 	and.w	r3, r3, #16
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d105      	bne.n	8001da2 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d139      	bne.n	8001e24 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001db6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d006      	beq.n	8001dcc <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d12b      	bne.n	8001e24 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d124      	bne.n	8001e24 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d11d      	bne.n	8001e24 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d119      	bne.n	8001e24 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	685a      	ldr	r2, [r3, #4]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001dfe:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d105      	bne.n	8001e24 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1c:	f043 0201 	orr.w	r2, r3, #1
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f000 fa8d 	bl	8002344 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f06f 020c 	mvn.w	r2, #12
 8001e32:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e42:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d017      	beq.n	8001e7a <HAL_ADC_IRQHandler+0x1d6>
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d014      	beq.n	8001e7a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d10d      	bne.n	8001e7a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e62:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f000 f837 	bl	8001ede <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f06f 0201 	mvn.w	r2, #1
 8001e78:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f003 0320 	and.w	r3, r3, #32
 8001e80:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e88:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d015      	beq.n	8001ebc <HAL_ADC_IRQHandler+0x218>
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d012      	beq.n	8001ebc <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9a:	f043 0202 	orr.w	r2, r3, #2
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f06f 0220 	mvn.w	r2, #32
 8001eaa:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 f820 	bl	8001ef2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f06f 0220 	mvn.w	r2, #32
 8001eba:	601a      	str	r2, [r3, #0]
  }
}
 8001ebc:	bf00      	nop
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
	...

08001f08 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d101      	bne.n	8001f24 <HAL_ADC_ConfigChannel+0x1c>
 8001f20:	2302      	movs	r3, #2
 8001f22:	e105      	b.n	8002130 <HAL_ADC_ConfigChannel+0x228>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2b09      	cmp	r3, #9
 8001f32:	d925      	bls.n	8001f80 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	68d9      	ldr	r1, [r3, #12]
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	461a      	mov	r2, r3
 8001f42:	4613      	mov	r3, r2
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	4413      	add	r3, r2
 8001f48:	3b1e      	subs	r3, #30
 8001f4a:	2207      	movs	r2, #7
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	43da      	mvns	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	400a      	ands	r2, r1
 8001f58:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	68d9      	ldr	r1, [r3, #12]
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	4403      	add	r3, r0
 8001f72:	3b1e      	subs	r3, #30
 8001f74:	409a      	lsls	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	60da      	str	r2, [r3, #12]
 8001f7e:	e022      	b.n	8001fc6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	6919      	ldr	r1, [r3, #16]
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4613      	mov	r3, r2
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	4413      	add	r3, r2
 8001f94:	2207      	movs	r2, #7
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43da      	mvns	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	400a      	ands	r2, r1
 8001fa2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6919      	ldr	r1, [r3, #16]
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4403      	add	r3, r0
 8001fbc:	409a      	lsls	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b06      	cmp	r3, #6
 8001fcc:	d824      	bhi.n	8002018 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685a      	ldr	r2, [r3, #4]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	3b05      	subs	r3, #5
 8001fe0:	221f      	movs	r2, #31
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43da      	mvns	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	400a      	ands	r2, r1
 8001fee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685a      	ldr	r2, [r3, #4]
 8002002:	4613      	mov	r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	4413      	add	r3, r2
 8002008:	3b05      	subs	r3, #5
 800200a:	fa00 f203 	lsl.w	r2, r0, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	430a      	orrs	r2, r1
 8002014:	635a      	str	r2, [r3, #52]	@ 0x34
 8002016:	e04c      	b.n	80020b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2b0c      	cmp	r3, #12
 800201e:	d824      	bhi.n	800206a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685a      	ldr	r2, [r3, #4]
 800202a:	4613      	mov	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	3b23      	subs	r3, #35	@ 0x23
 8002032:	221f      	movs	r2, #31
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	43da      	mvns	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	400a      	ands	r2, r1
 8002040:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	b29b      	uxth	r3, r3
 800204e:	4618      	mov	r0, r3
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685a      	ldr	r2, [r3, #4]
 8002054:	4613      	mov	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	3b23      	subs	r3, #35	@ 0x23
 800205c:	fa00 f203 	lsl.w	r2, r0, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	430a      	orrs	r2, r1
 8002066:	631a      	str	r2, [r3, #48]	@ 0x30
 8002068:	e023      	b.n	80020b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	4613      	mov	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4413      	add	r3, r2
 800207a:	3b41      	subs	r3, #65	@ 0x41
 800207c:	221f      	movs	r2, #31
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43da      	mvns	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	400a      	ands	r2, r1
 800208a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	b29b      	uxth	r3, r3
 8002098:	4618      	mov	r0, r3
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685a      	ldr	r2, [r3, #4]
 800209e:	4613      	mov	r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	4413      	add	r3, r2
 80020a4:	3b41      	subs	r3, #65	@ 0x41
 80020a6:	fa00 f203 	lsl.w	r2, r0, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020b2:	4b22      	ldr	r3, [pc, #136]	@ (800213c <HAL_ADC_ConfigChannel+0x234>)
 80020b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a21      	ldr	r2, [pc, #132]	@ (8002140 <HAL_ADC_ConfigChannel+0x238>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d109      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x1cc>
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b12      	cmp	r3, #18
 80020c6:	d105      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a19      	ldr	r2, [pc, #100]	@ (8002140 <HAL_ADC_ConfigChannel+0x238>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d123      	bne.n	8002126 <HAL_ADC_ConfigChannel+0x21e>
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2b10      	cmp	r3, #16
 80020e4:	d003      	beq.n	80020ee <HAL_ADC_ConfigChannel+0x1e6>
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2b11      	cmp	r3, #17
 80020ec:	d11b      	bne.n	8002126 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2b10      	cmp	r3, #16
 8002100:	d111      	bne.n	8002126 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002102:	4b10      	ldr	r3, [pc, #64]	@ (8002144 <HAL_ADC_ConfigChannel+0x23c>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a10      	ldr	r2, [pc, #64]	@ (8002148 <HAL_ADC_ConfigChannel+0x240>)
 8002108:	fba2 2303 	umull	r2, r3, r2, r3
 800210c:	0c9a      	lsrs	r2, r3, #18
 800210e:	4613      	mov	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	4413      	add	r3, r2
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002118:	e002      	b.n	8002120 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	3b01      	subs	r3, #1
 800211e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f9      	bne.n	800211a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	3714      	adds	r7, #20
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr
 800213c:	40012300 	.word	0x40012300
 8002140:	40012000 	.word	0x40012000
 8002144:	20000008 	.word	0x20000008
 8002148:	431bde83 	.word	0x431bde83

0800214c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002154:	4b79      	ldr	r3, [pc, #484]	@ (800233c <ADC_Init+0x1f0>)
 8002156:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	431a      	orrs	r2, r3
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002180:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6859      	ldr	r1, [r3, #4]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	021a      	lsls	r2, r3, #8
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	430a      	orrs	r2, r1
 8002194:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80021a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	6859      	ldr	r1, [r3, #4]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689a      	ldr	r2, [r3, #8]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6899      	ldr	r1, [r3, #8]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68da      	ldr	r2, [r3, #12]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	430a      	orrs	r2, r1
 80021d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021de:	4a58      	ldr	r2, [pc, #352]	@ (8002340 <ADC_Init+0x1f4>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d022      	beq.n	800222a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689a      	ldr	r2, [r3, #8]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6899      	ldr	r1, [r3, #8]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	430a      	orrs	r2, r1
 8002204:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002214:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	6899      	ldr	r1, [r3, #8]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	609a      	str	r2, [r3, #8]
 8002228:	e00f      	b.n	800224a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002238:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689a      	ldr	r2, [r3, #8]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002248:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	689a      	ldr	r2, [r3, #8]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f022 0202 	bic.w	r2, r2, #2
 8002258:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	6899      	ldr	r1, [r3, #8]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	7e1b      	ldrb	r3, [r3, #24]
 8002264:	005a      	lsls	r2, r3, #1
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	430a      	orrs	r2, r1
 800226c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d01b      	beq.n	80022b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	685a      	ldr	r2, [r3, #4]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002286:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	685a      	ldr	r2, [r3, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002296:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6859      	ldr	r1, [r3, #4]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a2:	3b01      	subs	r3, #1
 80022a4:	035a      	lsls	r2, r3, #13
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	430a      	orrs	r2, r1
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	e007      	b.n	80022c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022be:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80022ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	3b01      	subs	r3, #1
 80022dc:	051a      	lsls	r2, r3, #20
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	430a      	orrs	r2, r1
 80022e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80022f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6899      	ldr	r1, [r3, #8]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002302:	025a      	lsls	r2, r3, #9
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	430a      	orrs	r2, r1
 800230a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800231a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	6899      	ldr	r1, [r3, #8]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	029a      	lsls	r2, r3, #10
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	430a      	orrs	r2, r1
 800232e:	609a      	str	r2, [r3, #8]
}
 8002330:	bf00      	nop
 8002332:	3714      	adds	r7, #20
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	40012300 	.word	0x40012300
 8002340:	0f000001 	.word	0x0f000001

08002344 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e0ed      	b.n	8002546 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002370:	b2db      	uxtb	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d102      	bne.n	800237c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f7fe fa76 	bl	8000868 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f042 0201 	orr.w	r2, r2, #1
 800238a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800238c:	f7ff fb38 	bl	8001a00 <HAL_GetTick>
 8002390:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002392:	e012      	b.n	80023ba <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002394:	f7ff fb34 	bl	8001a00 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b0a      	cmp	r3, #10
 80023a0:	d90b      	bls.n	80023ba <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2205      	movs	r2, #5
 80023b2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e0c5      	b.n	8002546 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0e5      	beq.n	8002394 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0202 	bic.w	r2, r2, #2
 80023d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023d8:	f7ff fb12 	bl	8001a00 <HAL_GetTick>
 80023dc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80023de:	e012      	b.n	8002406 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023e0:	f7ff fb0e 	bl	8001a00 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b0a      	cmp	r3, #10
 80023ec:	d90b      	bls.n	8002406 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2205      	movs	r2, #5
 80023fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e09f      	b.n	8002546 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d1e5      	bne.n	80023e0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	7e1b      	ldrb	r3, [r3, #24]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d108      	bne.n	800242e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	e007      	b.n	800243e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800243c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	7e5b      	ldrb	r3, [r3, #25]
 8002442:	2b01      	cmp	r3, #1
 8002444:	d108      	bne.n	8002458 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002454:	601a      	str	r2, [r3, #0]
 8002456:	e007      	b.n	8002468 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002466:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	7e9b      	ldrb	r3, [r3, #26]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d108      	bne.n	8002482 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f042 0220 	orr.w	r2, r2, #32
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	e007      	b.n	8002492 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0220 	bic.w	r2, r2, #32
 8002490:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	7edb      	ldrb	r3, [r3, #27]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d108      	bne.n	80024ac <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f022 0210 	bic.w	r2, r2, #16
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	e007      	b.n	80024bc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f042 0210 	orr.w	r2, r2, #16
 80024ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	7f1b      	ldrb	r3, [r3, #28]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d108      	bne.n	80024d6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f042 0208 	orr.w	r2, r2, #8
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	e007      	b.n	80024e6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0208 	bic.w	r2, r2, #8
 80024e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	7f5b      	ldrb	r3, [r3, #29]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d108      	bne.n	8002500 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f042 0204 	orr.w	r2, r2, #4
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	e007      	b.n	8002510 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f022 0204 	bic.w	r2, r2, #4
 800250e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	431a      	orrs	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	431a      	orrs	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	ea42 0103 	orr.w	r1, r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	1e5a      	subs	r2, r3, #1
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	430a      	orrs	r2, r1
 8002534:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
	...

08002550 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002550:	b480      	push	{r7}
 8002552:	b087      	sub	sp, #28
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002560:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002562:	7dfb      	ldrb	r3, [r7, #23]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d003      	beq.n	8002570 <HAL_CAN_ConfigFilter+0x20>
 8002568:	7dfb      	ldrb	r3, [r7, #23]
 800256a:	2b02      	cmp	r3, #2
 800256c:	f040 80be 	bne.w	80026ec <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002570:	4b65      	ldr	r3, [pc, #404]	@ (8002708 <HAL_CAN_ConfigFilter+0x1b8>)
 8002572:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800257a:	f043 0201 	orr.w	r2, r3, #1
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800258a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259e:	021b      	lsls	r3, r3, #8
 80025a0:	431a      	orrs	r2, r3
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	695b      	ldr	r3, [r3, #20]
 80025ac:	f003 031f 	and.w	r3, r3, #31
 80025b0:	2201      	movs	r2, #1
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	43db      	mvns	r3, r3
 80025c2:	401a      	ands	r2, r3
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d123      	bne.n	800261a <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	43db      	mvns	r3, r3
 80025dc:	401a      	ands	r2, r3
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025f0:	683a      	ldr	r2, [r7, #0]
 80025f2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025f4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	3248      	adds	r2, #72	@ 0x48
 80025fa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800260e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002610:	6939      	ldr	r1, [r7, #16]
 8002612:	3348      	adds	r3, #72	@ 0x48
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	440b      	add	r3, r1
 8002618:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d122      	bne.n	8002668 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	431a      	orrs	r2, r3
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002642:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	3248      	adds	r2, #72	@ 0x48
 8002648:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800265c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800265e:	6939      	ldr	r1, [r7, #16]
 8002660:	3348      	adds	r3, #72	@ 0x48
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	440b      	add	r3, r1
 8002666:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d109      	bne.n	8002684 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	43db      	mvns	r3, r3
 800267a:	401a      	ands	r2, r3
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002682:	e007      	b.n	8002694 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	431a      	orrs	r2, r3
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	691b      	ldr	r3, [r3, #16]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d109      	bne.n	80026b0 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	43db      	mvns	r3, r3
 80026a6:	401a      	ands	r2, r3
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80026ae:	e007      	b.n	80026c0 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	431a      	orrs	r2, r3
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d107      	bne.n	80026d8 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	431a      	orrs	r2, r3
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80026de:	f023 0201 	bic.w	r2, r3, #1
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80026e8:	2300      	movs	r3, #0
 80026ea:	e006      	b.n	80026fa <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
  }
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	371c      	adds	r7, #28
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	40006400 	.word	0x40006400

0800270c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f893 3020 	ldrb.w	r3, [r3, #32]
 800271a:	b2db      	uxtb	r3, r3
 800271c:	2b01      	cmp	r3, #1
 800271e:	d12e      	bne.n	800277e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2202      	movs	r2, #2
 8002724:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 0201 	bic.w	r2, r2, #1
 8002736:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002738:	f7ff f962 	bl	8001a00 <HAL_GetTick>
 800273c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800273e:	e012      	b.n	8002766 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002740:	f7ff f95e 	bl	8001a00 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b0a      	cmp	r3, #10
 800274c:	d90b      	bls.n	8002766 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002752:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2205      	movs	r2, #5
 800275e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e012      	b.n	800278c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1e5      	bne.n	8002740 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800277a:	2300      	movs	r3, #0
 800277c:	e006      	b.n	800278c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002782:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
  }
}
 800278c:	4618      	mov	r0, r3
 800278e:	3710      	adds	r7, #16
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002794:	b480      	push	{r7}
 8002796:	b089      	sub	sp, #36	@ 0x24
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
 80027a0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027a8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80027b2:	7ffb      	ldrb	r3, [r7, #31]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d003      	beq.n	80027c0 <HAL_CAN_AddTxMessage+0x2c>
 80027b8:	7ffb      	ldrb	r3, [r7, #31]
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	f040 80ad 	bne.w	800291a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10a      	bne.n	80027e0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d105      	bne.n	80027e0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027da:	2b00      	cmp	r3, #0
 80027dc:	f000 8095 	beq.w	800290a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	0e1b      	lsrs	r3, r3, #24
 80027e4:	f003 0303 	and.w	r3, r3, #3
 80027e8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80027ea:	2201      	movs	r2, #1
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	409a      	lsls	r2, r3
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d10d      	bne.n	8002818 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002806:	68f9      	ldr	r1, [r7, #12]
 8002808:	6809      	ldr	r1, [r1, #0]
 800280a:	431a      	orrs	r2, r3
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	3318      	adds	r3, #24
 8002810:	011b      	lsls	r3, r3, #4
 8002812:	440b      	add	r3, r1
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	e00f      	b.n	8002838 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002822:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002828:	68f9      	ldr	r1, [r7, #12]
 800282a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800282c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	3318      	adds	r3, #24
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	440b      	add	r3, r1
 8002836:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6819      	ldr	r1, [r3, #0]
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	691a      	ldr	r2, [r3, #16]
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	3318      	adds	r3, #24
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	440b      	add	r3, r1
 8002848:	3304      	adds	r3, #4
 800284a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	7d1b      	ldrb	r3, [r3, #20]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d111      	bne.n	8002878 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	3318      	adds	r3, #24
 800285c:	011b      	lsls	r3, r3, #4
 800285e:	4413      	add	r3, r2
 8002860:	3304      	adds	r3, #4
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	6811      	ldr	r1, [r2, #0]
 8002868:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	3318      	adds	r3, #24
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	440b      	add	r3, r1
 8002874:	3304      	adds	r3, #4
 8002876:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3307      	adds	r3, #7
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	061a      	lsls	r2, r3, #24
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3306      	adds	r3, #6
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	041b      	lsls	r3, r3, #16
 8002888:	431a      	orrs	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	3305      	adds	r3, #5
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	021b      	lsls	r3, r3, #8
 8002892:	4313      	orrs	r3, r2
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	3204      	adds	r2, #4
 8002898:	7812      	ldrb	r2, [r2, #0]
 800289a:	4610      	mov	r0, r2
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	6811      	ldr	r1, [r2, #0]
 80028a0:	ea43 0200 	orr.w	r2, r3, r0
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	011b      	lsls	r3, r3, #4
 80028a8:	440b      	add	r3, r1
 80028aa:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80028ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	3303      	adds	r3, #3
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	061a      	lsls	r2, r3, #24
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3302      	adds	r3, #2
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	041b      	lsls	r3, r3, #16
 80028c0:	431a      	orrs	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	3301      	adds	r3, #1
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	021b      	lsls	r3, r3, #8
 80028ca:	4313      	orrs	r3, r2
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	7812      	ldrb	r2, [r2, #0]
 80028d0:	4610      	mov	r0, r2
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	6811      	ldr	r1, [r2, #0]
 80028d6:	ea43 0200 	orr.w	r2, r3, r0
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	011b      	lsls	r3, r3, #4
 80028de:	440b      	add	r3, r1
 80028e0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80028e4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	3318      	adds	r3, #24
 80028ee:	011b      	lsls	r3, r3, #4
 80028f0:	4413      	add	r3, r2
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	6811      	ldr	r1, [r2, #0]
 80028f8:	f043 0201 	orr.w	r2, r3, #1
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	3318      	adds	r3, #24
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	440b      	add	r3, r1
 8002904:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002906:	2300      	movs	r3, #0
 8002908:	e00e      	b.n	8002928 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e006      	b.n	8002928 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
  }
}
 8002928:	4618      	mov	r0, r3
 800292a:	3724      	adds	r7, #36	@ 0x24
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002934:	b480      	push	{r7}
 8002936:	b087      	sub	sp, #28
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
 8002940:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002948:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800294a:	7dfb      	ldrb	r3, [r7, #23]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d003      	beq.n	8002958 <HAL_CAN_GetRxMessage+0x24>
 8002950:	7dfb      	ldrb	r3, [r7, #23]
 8002952:	2b02      	cmp	r3, #2
 8002954:	f040 8103 	bne.w	8002b5e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d10e      	bne.n	800297c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f003 0303 	and.w	r3, r3, #3
 8002968:	2b00      	cmp	r3, #0
 800296a:	d116      	bne.n	800299a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002970:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e0f7      	b.n	8002b6c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	691b      	ldr	r3, [r3, #16]
 8002982:	f003 0303 	and.w	r3, r3, #3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d107      	bne.n	800299a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e0e8      	b.n	8002b6c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	331b      	adds	r3, #27
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	4413      	add	r3, r2
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0204 	and.w	r2, r3, #4
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10c      	bne.n	80029d2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	331b      	adds	r3, #27
 80029c0:	011b      	lsls	r3, r3, #4
 80029c2:	4413      	add	r3, r2
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	0d5b      	lsrs	r3, r3, #21
 80029c8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	e00b      	b.n	80029ea <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	331b      	adds	r3, #27
 80029da:	011b      	lsls	r3, r3, #4
 80029dc:	4413      	add	r3, r2
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	08db      	lsrs	r3, r3, #3
 80029e2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	331b      	adds	r3, #27
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	4413      	add	r3, r2
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0202 	and.w	r2, r3, #2
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	331b      	adds	r3, #27
 8002a08:	011b      	lsls	r3, r3, #4
 8002a0a:	4413      	add	r3, r2
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0308 	and.w	r3, r3, #8
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d003      	beq.n	8002a20 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2208      	movs	r2, #8
 8002a1c:	611a      	str	r2, [r3, #16]
 8002a1e:	e00b      	b.n	8002a38 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	331b      	adds	r3, #27
 8002a28:	011b      	lsls	r3, r3, #4
 8002a2a:	4413      	add	r3, r2
 8002a2c:	3304      	adds	r3, #4
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 020f 	and.w	r2, r3, #15
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	331b      	adds	r3, #27
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	4413      	add	r3, r2
 8002a44:	3304      	adds	r3, #4
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	0a1b      	lsrs	r3, r3, #8
 8002a4a:	b2da      	uxtb	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	331b      	adds	r3, #27
 8002a58:	011b      	lsls	r3, r3, #4
 8002a5a:	4413      	add	r3, r2
 8002a5c:	3304      	adds	r3, #4
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	0c1b      	lsrs	r3, r3, #16
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	4413      	add	r3, r2
 8002a72:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	b2da      	uxtb	r2, r3
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	4413      	add	r3, r2
 8002a88:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	0a1a      	lsrs	r2, r3, #8
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	3301      	adds	r3, #1
 8002a94:	b2d2      	uxtb	r2, r2
 8002a96:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	011b      	lsls	r3, r3, #4
 8002aa0:	4413      	add	r3, r2
 8002aa2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	0c1a      	lsrs	r2, r3, #16
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	3302      	adds	r3, #2
 8002aae:	b2d2      	uxtb	r2, r2
 8002ab0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	011b      	lsls	r3, r3, #4
 8002aba:	4413      	add	r3, r2
 8002abc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	0e1a      	lsrs	r2, r3, #24
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	3303      	adds	r3, #3
 8002ac8:	b2d2      	uxtb	r2, r2
 8002aca:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	011b      	lsls	r3, r3, #4
 8002ad4:	4413      	add	r3, r2
 8002ad6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	3304      	adds	r3, #4
 8002ae0:	b2d2      	uxtb	r2, r2
 8002ae2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	011b      	lsls	r3, r3, #4
 8002aec:	4413      	add	r3, r2
 8002aee:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	0a1a      	lsrs	r2, r3, #8
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	3305      	adds	r3, #5
 8002afa:	b2d2      	uxtb	r2, r2
 8002afc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	011b      	lsls	r3, r3, #4
 8002b06:	4413      	add	r3, r2
 8002b08:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	0c1a      	lsrs	r2, r3, #16
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	3306      	adds	r3, #6
 8002b14:	b2d2      	uxtb	r2, r2
 8002b16:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	011b      	lsls	r3, r3, #4
 8002b20:	4413      	add	r3, r2
 8002b22:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	0e1a      	lsrs	r2, r3, #24
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	3307      	adds	r3, #7
 8002b2e:	b2d2      	uxtb	r2, r2
 8002b30:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d108      	bne.n	8002b4a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68da      	ldr	r2, [r3, #12]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f042 0220 	orr.w	r2, r2, #32
 8002b46:	60da      	str	r2, [r3, #12]
 8002b48:	e007      	b.n	8002b5a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	691a      	ldr	r2, [r3, #16]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f042 0220 	orr.w	r2, r2, #32
 8002b58:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	e006      	b.n	8002b6c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b62:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
  }
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	371c      	adds	r7, #28
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr

08002b78 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b08a      	sub	sp, #40	@ 0x28
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002b80:	2300      	movs	r3, #0
 8002b82:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002bb4:	6a3b      	ldr	r3, [r7, #32]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d07c      	beq.n	8002cb8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d023      	beq.n	8002c10 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f983 	bl	8002ee6 <HAL_CAN_TxMailbox0CompleteCallback>
 8002be0:	e016      	b.n	8002c10 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	f003 0304 	and.w	r3, r3, #4
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d004      	beq.n	8002bf6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bf4:	e00c      	b.n	8002c10 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	f003 0308 	and.w	r3, r3, #8
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d004      	beq.n	8002c0a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c02:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c08:	e002      	b.n	8002c10 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f000 f989 	bl	8002f22 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d024      	beq.n	8002c64 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c22:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d003      	beq.n	8002c36 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 f963 	bl	8002efa <HAL_CAN_TxMailbox1CompleteCallback>
 8002c34:	e016      	b.n	8002c64 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d004      	beq.n	8002c4a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c42:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c46:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c48:	e00c      	b.n	8002c64 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d004      	beq.n	8002c5e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c5c:	e002      	b.n	8002c64 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 f969 	bl	8002f36 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d024      	beq.n	8002cb8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002c76:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 f943 	bl	8002f0e <HAL_CAN_TxMailbox2CompleteCallback>
 8002c88:	e016      	b.n	8002cb8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d004      	beq.n	8002c9e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c9c:	e00c      	b.n	8002cb8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d004      	beq.n	8002cb2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002caa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cae:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cb0:	e002      	b.n	8002cb8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f949 	bl	8002f4a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002cb8:	6a3b      	ldr	r3, [r7, #32]
 8002cba:	f003 0308 	and.w	r3, r3, #8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00c      	beq.n	8002cdc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d007      	beq.n	8002cdc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cd2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2210      	movs	r2, #16
 8002cda:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002cdc:	6a3b      	ldr	r3, [r7, #32]
 8002cde:	f003 0304 	and.w	r3, r3, #4
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00b      	beq.n	8002cfe <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f003 0308 	and.w	r3, r3, #8
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d006      	beq.n	8002cfe <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2208      	movs	r2, #8
 8002cf6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f000 f930 	bl	8002f5e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002cfe:	6a3b      	ldr	r3, [r7, #32]
 8002d00:	f003 0302 	and.w	r3, r3, #2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d009      	beq.n	8002d1c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	f003 0303 	and.w	r3, r3, #3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7fd fe1c 	bl	8000954 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002d1c:	6a3b      	ldr	r3, [r7, #32]
 8002d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00c      	beq.n	8002d40 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	f003 0310 	and.w	r3, r3, #16
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d007      	beq.n	8002d40 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d36:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2210      	movs	r2, #16
 8002d3e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002d40:	6a3b      	ldr	r3, [r7, #32]
 8002d42:	f003 0320 	and.w	r3, r3, #32
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d00b      	beq.n	8002d62 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	f003 0308 	and.w	r3, r3, #8
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d006      	beq.n	8002d62 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2208      	movs	r2, #8
 8002d5a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f912 	bl	8002f86 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	f003 0310 	and.w	r3, r3, #16
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d009      	beq.n	8002d80 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	691b      	ldr	r3, [r3, #16]
 8002d72:	f003 0303 	and.w	r3, r3, #3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d002      	beq.n	8002d80 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 f8f9 	bl	8002f72 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002d80:	6a3b      	ldr	r3, [r7, #32]
 8002d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00b      	beq.n	8002da2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	f003 0310 	and.w	r3, r3, #16
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d006      	beq.n	8002da2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2210      	movs	r2, #16
 8002d9a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 f8fc 	bl	8002f9a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002da2:	6a3b      	ldr	r3, [r7, #32]
 8002da4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d00b      	beq.n	8002dc4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f003 0308 	and.w	r3, r3, #8
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d006      	beq.n	8002dc4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2208      	movs	r2, #8
 8002dbc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f000 f8f5 	bl	8002fae <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002dc4:	6a3b      	ldr	r3, [r7, #32]
 8002dc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d07b      	beq.n	8002ec6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d072      	beq.n	8002ebe <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002dd8:	6a3b      	ldr	r3, [r7, #32]
 8002dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d008      	beq.n	8002df4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d003      	beq.n	8002df4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dee:	f043 0301 	orr.w	r3, r3, #1
 8002df2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002df4:	6a3b      	ldr	r3, [r7, #32]
 8002df6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d008      	beq.n	8002e10 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d003      	beq.n	8002e10 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0a:	f043 0302 	orr.w	r3, r3, #2
 8002e0e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e10:	6a3b      	ldr	r3, [r7, #32]
 8002e12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d008      	beq.n	8002e2c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d003      	beq.n	8002e2c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e26:	f043 0304 	orr.w	r3, r3, #4
 8002e2a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e2c:	6a3b      	ldr	r3, [r7, #32]
 8002e2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d043      	beq.n	8002ebe <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d03e      	beq.n	8002ebe <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e46:	2b60      	cmp	r3, #96	@ 0x60
 8002e48:	d02b      	beq.n	8002ea2 <HAL_CAN_IRQHandler+0x32a>
 8002e4a:	2b60      	cmp	r3, #96	@ 0x60
 8002e4c:	d82e      	bhi.n	8002eac <HAL_CAN_IRQHandler+0x334>
 8002e4e:	2b50      	cmp	r3, #80	@ 0x50
 8002e50:	d022      	beq.n	8002e98 <HAL_CAN_IRQHandler+0x320>
 8002e52:	2b50      	cmp	r3, #80	@ 0x50
 8002e54:	d82a      	bhi.n	8002eac <HAL_CAN_IRQHandler+0x334>
 8002e56:	2b40      	cmp	r3, #64	@ 0x40
 8002e58:	d019      	beq.n	8002e8e <HAL_CAN_IRQHandler+0x316>
 8002e5a:	2b40      	cmp	r3, #64	@ 0x40
 8002e5c:	d826      	bhi.n	8002eac <HAL_CAN_IRQHandler+0x334>
 8002e5e:	2b30      	cmp	r3, #48	@ 0x30
 8002e60:	d010      	beq.n	8002e84 <HAL_CAN_IRQHandler+0x30c>
 8002e62:	2b30      	cmp	r3, #48	@ 0x30
 8002e64:	d822      	bhi.n	8002eac <HAL_CAN_IRQHandler+0x334>
 8002e66:	2b10      	cmp	r3, #16
 8002e68:	d002      	beq.n	8002e70 <HAL_CAN_IRQHandler+0x2f8>
 8002e6a:	2b20      	cmp	r3, #32
 8002e6c:	d005      	beq.n	8002e7a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002e6e:	e01d      	b.n	8002eac <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e72:	f043 0308 	orr.w	r3, r3, #8
 8002e76:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e78:	e019      	b.n	8002eae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7c:	f043 0310 	orr.w	r3, r3, #16
 8002e80:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e82:	e014      	b.n	8002eae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e86:	f043 0320 	orr.w	r3, r3, #32
 8002e8a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e8c:	e00f      	b.n	8002eae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e94:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002e96:	e00a      	b.n	8002eae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e9e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ea0:	e005      	b.n	8002eae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ea8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002eaa:	e000      	b.n	8002eae <HAL_CAN_IRQHandler+0x336>
            break;
 8002eac:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	699a      	ldr	r2, [r3, #24]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002ebc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2204      	movs	r2, #4
 8002ec4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d008      	beq.n	8002ede <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 f872 	bl	8002fc2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002ede:	bf00      	nop
 8002ee0:	3728      	adds	r7, #40	@ 0x28
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b083      	sub	sp, #12
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002eee:	bf00      	nop
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr

08002f0e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b083      	sub	sp, #12
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr

08002f4a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr

08002f5e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr

08002f72 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002f72:	b480      	push	{r7}
 8002f74:	b083      	sub	sp, #12
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002f7a:	bf00      	nop
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002f86:	b480      	push	{r7}
 8002f88:	b083      	sub	sp, #12
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002f8e:	bf00      	nop
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b083      	sub	sp, #12
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
	...

08002fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800301c <__NVIC_SetPriorityGrouping+0x44>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fee:	68ba      	ldr	r2, [r7, #8]
 8002ff0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003000:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800300a:	4a04      	ldr	r2, [pc, #16]	@ (800301c <__NVIC_SetPriorityGrouping+0x44>)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	60d3      	str	r3, [r2, #12]
}
 8003010:	bf00      	nop
 8003012:	3714      	adds	r7, #20
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	e000ed00 	.word	0xe000ed00

08003020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003024:	4b04      	ldr	r3, [pc, #16]	@ (8003038 <__NVIC_GetPriorityGrouping+0x18>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	0a1b      	lsrs	r3, r3, #8
 800302a:	f003 0307 	and.w	r3, r3, #7
}
 800302e:	4618      	mov	r0, r3
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304a:	2b00      	cmp	r3, #0
 800304c:	db0b      	blt.n	8003066 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800304e:	79fb      	ldrb	r3, [r7, #7]
 8003050:	f003 021f 	and.w	r2, r3, #31
 8003054:	4907      	ldr	r1, [pc, #28]	@ (8003074 <__NVIC_EnableIRQ+0x38>)
 8003056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305a:	095b      	lsrs	r3, r3, #5
 800305c:	2001      	movs	r0, #1
 800305e:	fa00 f202 	lsl.w	r2, r0, r2
 8003062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003066:	bf00      	nop
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	e000e100 	.word	0xe000e100

08003078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	6039      	str	r1, [r7, #0]
 8003082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003088:	2b00      	cmp	r3, #0
 800308a:	db0a      	blt.n	80030a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	b2da      	uxtb	r2, r3
 8003090:	490c      	ldr	r1, [pc, #48]	@ (80030c4 <__NVIC_SetPriority+0x4c>)
 8003092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003096:	0112      	lsls	r2, r2, #4
 8003098:	b2d2      	uxtb	r2, r2
 800309a:	440b      	add	r3, r1
 800309c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030a0:	e00a      	b.n	80030b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	4908      	ldr	r1, [pc, #32]	@ (80030c8 <__NVIC_SetPriority+0x50>)
 80030a8:	79fb      	ldrb	r3, [r7, #7]
 80030aa:	f003 030f 	and.w	r3, r3, #15
 80030ae:	3b04      	subs	r3, #4
 80030b0:	0112      	lsls	r2, r2, #4
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	440b      	add	r3, r1
 80030b6:	761a      	strb	r2, [r3, #24]
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	e000e100 	.word	0xe000e100
 80030c8:	e000ed00 	.word	0xe000ed00

080030cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b089      	sub	sp, #36	@ 0x24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	f1c3 0307 	rsb	r3, r3, #7
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	bf28      	it	cs
 80030ea:	2304      	movcs	r3, #4
 80030ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	3304      	adds	r3, #4
 80030f2:	2b06      	cmp	r3, #6
 80030f4:	d902      	bls.n	80030fc <NVIC_EncodePriority+0x30>
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	3b03      	subs	r3, #3
 80030fa:	e000      	b.n	80030fe <NVIC_EncodePriority+0x32>
 80030fc:	2300      	movs	r3, #0
 80030fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003100:	f04f 32ff 	mov.w	r2, #4294967295
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43da      	mvns	r2, r3
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	401a      	ands	r2, r3
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003114:	f04f 31ff 	mov.w	r1, #4294967295
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	fa01 f303 	lsl.w	r3, r1, r3
 800311e:	43d9      	mvns	r1, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003124:	4313      	orrs	r3, r2
         );
}
 8003126:	4618      	mov	r0, r3
 8003128:	3724      	adds	r7, #36	@ 0x24
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
	...

08003134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3b01      	subs	r3, #1
 8003140:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003144:	d301      	bcc.n	800314a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003146:	2301      	movs	r3, #1
 8003148:	e00f      	b.n	800316a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800314a:	4a0a      	ldr	r2, [pc, #40]	@ (8003174 <SysTick_Config+0x40>)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	3b01      	subs	r3, #1
 8003150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003152:	210f      	movs	r1, #15
 8003154:	f04f 30ff 	mov.w	r0, #4294967295
 8003158:	f7ff ff8e 	bl	8003078 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800315c:	4b05      	ldr	r3, [pc, #20]	@ (8003174 <SysTick_Config+0x40>)
 800315e:	2200      	movs	r2, #0
 8003160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003162:	4b04      	ldr	r3, [pc, #16]	@ (8003174 <SysTick_Config+0x40>)
 8003164:	2207      	movs	r2, #7
 8003166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	e000e010 	.word	0xe000e010

08003178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f7ff ff29 	bl	8002fd8 <__NVIC_SetPriorityGrouping>
}
 8003186:	bf00      	nop
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800318e:	b580      	push	{r7, lr}
 8003190:	b086      	sub	sp, #24
 8003192:	af00      	add	r7, sp, #0
 8003194:	4603      	mov	r3, r0
 8003196:	60b9      	str	r1, [r7, #8]
 8003198:	607a      	str	r2, [r7, #4]
 800319a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031a0:	f7ff ff3e 	bl	8003020 <__NVIC_GetPriorityGrouping>
 80031a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	68b9      	ldr	r1, [r7, #8]
 80031aa:	6978      	ldr	r0, [r7, #20]
 80031ac:	f7ff ff8e 	bl	80030cc <NVIC_EncodePriority>
 80031b0:	4602      	mov	r2, r0
 80031b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031b6:	4611      	mov	r1, r2
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff ff5d 	bl	8003078 <__NVIC_SetPriority>
}
 80031be:	bf00      	nop
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	4603      	mov	r3, r0
 80031ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff ff31 	bl	800303c <__NVIC_EnableIRQ>
}
 80031da:	bf00      	nop
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b082      	sub	sp, #8
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f7ff ffa2 	bl	8003134 <SysTick_Config>
 80031f0:	4603      	mov	r3, r0
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b089      	sub	sp, #36	@ 0x24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003206:	2300      	movs	r3, #0
 8003208:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800320a:	2300      	movs	r3, #0
 800320c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800320e:	2300      	movs	r3, #0
 8003210:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003212:	2300      	movs	r3, #0
 8003214:	61fb      	str	r3, [r7, #28]
 8003216:	e16b      	b.n	80034f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003218:	2201      	movs	r2, #1
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	697a      	ldr	r2, [r7, #20]
 8003228:	4013      	ands	r3, r2
 800322a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	429a      	cmp	r2, r3
 8003232:	f040 815a 	bne.w	80034ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	2b01      	cmp	r3, #1
 8003240:	d005      	beq.n	800324e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800324a:	2b02      	cmp	r3, #2
 800324c:	d130      	bne.n	80032b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	2203      	movs	r2, #3
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	43db      	mvns	r3, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4013      	ands	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	68da      	ldr	r2, [r3, #12]
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4313      	orrs	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	69ba      	ldr	r2, [r7, #24]
 800327c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003284:	2201      	movs	r2, #1
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	f003 0201 	and.w	r2, r3, #1
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 0303 	and.w	r3, r3, #3
 80032b8:	2b03      	cmp	r3, #3
 80032ba:	d017      	beq.n	80032ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	2203      	movs	r2, #3
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	43db      	mvns	r3, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4013      	ands	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 0303 	and.w	r3, r3, #3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d123      	bne.n	8003340 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	08da      	lsrs	r2, r3, #3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3208      	adds	r2, #8
 8003300:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003304:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	220f      	movs	r2, #15
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43db      	mvns	r3, r3
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4013      	ands	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	691a      	ldr	r2, [r3, #16]
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	4313      	orrs	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	08da      	lsrs	r2, r3, #3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	3208      	adds	r2, #8
 800333a:	69b9      	ldr	r1, [r7, #24]
 800333c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	2203      	movs	r2, #3
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f003 0203 	and.w	r2, r3, #3
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4313      	orrs	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800337c:	2b00      	cmp	r3, #0
 800337e:	f000 80b4 	beq.w	80034ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
 8003386:	4b60      	ldr	r3, [pc, #384]	@ (8003508 <HAL_GPIO_Init+0x30c>)
 8003388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338a:	4a5f      	ldr	r2, [pc, #380]	@ (8003508 <HAL_GPIO_Init+0x30c>)
 800338c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003390:	6453      	str	r3, [r2, #68]	@ 0x44
 8003392:	4b5d      	ldr	r3, [pc, #372]	@ (8003508 <HAL_GPIO_Init+0x30c>)
 8003394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800339a:	60fb      	str	r3, [r7, #12]
 800339c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800339e:	4a5b      	ldr	r2, [pc, #364]	@ (800350c <HAL_GPIO_Init+0x310>)
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	089b      	lsrs	r3, r3, #2
 80033a4:	3302      	adds	r3, #2
 80033a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	f003 0303 	and.w	r3, r3, #3
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	220f      	movs	r2, #15
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	43db      	mvns	r3, r3
 80033bc:	69ba      	ldr	r2, [r7, #24]
 80033be:	4013      	ands	r3, r2
 80033c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a52      	ldr	r2, [pc, #328]	@ (8003510 <HAL_GPIO_Init+0x314>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d02b      	beq.n	8003422 <HAL_GPIO_Init+0x226>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a51      	ldr	r2, [pc, #324]	@ (8003514 <HAL_GPIO_Init+0x318>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d025      	beq.n	800341e <HAL_GPIO_Init+0x222>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a50      	ldr	r2, [pc, #320]	@ (8003518 <HAL_GPIO_Init+0x31c>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d01f      	beq.n	800341a <HAL_GPIO_Init+0x21e>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a4f      	ldr	r2, [pc, #316]	@ (800351c <HAL_GPIO_Init+0x320>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d019      	beq.n	8003416 <HAL_GPIO_Init+0x21a>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a4e      	ldr	r2, [pc, #312]	@ (8003520 <HAL_GPIO_Init+0x324>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d013      	beq.n	8003412 <HAL_GPIO_Init+0x216>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a4d      	ldr	r2, [pc, #308]	@ (8003524 <HAL_GPIO_Init+0x328>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d00d      	beq.n	800340e <HAL_GPIO_Init+0x212>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a4c      	ldr	r2, [pc, #304]	@ (8003528 <HAL_GPIO_Init+0x32c>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d007      	beq.n	800340a <HAL_GPIO_Init+0x20e>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a4b      	ldr	r2, [pc, #300]	@ (800352c <HAL_GPIO_Init+0x330>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d101      	bne.n	8003406 <HAL_GPIO_Init+0x20a>
 8003402:	2307      	movs	r3, #7
 8003404:	e00e      	b.n	8003424 <HAL_GPIO_Init+0x228>
 8003406:	2308      	movs	r3, #8
 8003408:	e00c      	b.n	8003424 <HAL_GPIO_Init+0x228>
 800340a:	2306      	movs	r3, #6
 800340c:	e00a      	b.n	8003424 <HAL_GPIO_Init+0x228>
 800340e:	2305      	movs	r3, #5
 8003410:	e008      	b.n	8003424 <HAL_GPIO_Init+0x228>
 8003412:	2304      	movs	r3, #4
 8003414:	e006      	b.n	8003424 <HAL_GPIO_Init+0x228>
 8003416:	2303      	movs	r3, #3
 8003418:	e004      	b.n	8003424 <HAL_GPIO_Init+0x228>
 800341a:	2302      	movs	r3, #2
 800341c:	e002      	b.n	8003424 <HAL_GPIO_Init+0x228>
 800341e:	2301      	movs	r3, #1
 8003420:	e000      	b.n	8003424 <HAL_GPIO_Init+0x228>
 8003422:	2300      	movs	r3, #0
 8003424:	69fa      	ldr	r2, [r7, #28]
 8003426:	f002 0203 	and.w	r2, r2, #3
 800342a:	0092      	lsls	r2, r2, #2
 800342c:	4093      	lsls	r3, r2
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	4313      	orrs	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003434:	4935      	ldr	r1, [pc, #212]	@ (800350c <HAL_GPIO_Init+0x310>)
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	089b      	lsrs	r3, r3, #2
 800343a:	3302      	adds	r3, #2
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003442:	4b3b      	ldr	r3, [pc, #236]	@ (8003530 <HAL_GPIO_Init+0x334>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	43db      	mvns	r3, r3
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	4013      	ands	r3, r2
 8003450:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d003      	beq.n	8003466 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	4313      	orrs	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003466:	4a32      	ldr	r2, [pc, #200]	@ (8003530 <HAL_GPIO_Init+0x334>)
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800346c:	4b30      	ldr	r3, [pc, #192]	@ (8003530 <HAL_GPIO_Init+0x334>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	43db      	mvns	r3, r3
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	4013      	ands	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d003      	beq.n	8003490 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003490:	4a27      	ldr	r2, [pc, #156]	@ (8003530 <HAL_GPIO_Init+0x334>)
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003496:	4b26      	ldr	r3, [pc, #152]	@ (8003530 <HAL_GPIO_Init+0x334>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	43db      	mvns	r3, r3
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	4013      	ands	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d003      	beq.n	80034ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034ba:	4a1d      	ldr	r2, [pc, #116]	@ (8003530 <HAL_GPIO_Init+0x334>)
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003530 <HAL_GPIO_Init+0x334>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	43db      	mvns	r3, r3
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	4013      	ands	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034e4:	4a12      	ldr	r2, [pc, #72]	@ (8003530 <HAL_GPIO_Init+0x334>)
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	3301      	adds	r3, #1
 80034ee:	61fb      	str	r3, [r7, #28]
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	2b0f      	cmp	r3, #15
 80034f4:	f67f ae90 	bls.w	8003218 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034f8:	bf00      	nop
 80034fa:	bf00      	nop
 80034fc:	3724      	adds	r7, #36	@ 0x24
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	40023800 	.word	0x40023800
 800350c:	40013800 	.word	0x40013800
 8003510:	40020000 	.word	0x40020000
 8003514:	40020400 	.word	0x40020400
 8003518:	40020800 	.word	0x40020800
 800351c:	40020c00 	.word	0x40020c00
 8003520:	40021000 	.word	0x40021000
 8003524:	40021400 	.word	0x40021400
 8003528:	40021800 	.word	0x40021800
 800352c:	40021c00 	.word	0x40021c00
 8003530:	40013c00 	.word	0x40013c00

08003534 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691a      	ldr	r2, [r3, #16]
 8003544:	887b      	ldrh	r3, [r7, #2]
 8003546:	4013      	ands	r3, r2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
 8003550:	e001      	b.n	8003556 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003552:	2300      	movs	r3, #0
 8003554:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003556:	7bfb      	ldrb	r3, [r7, #15]
}
 8003558:	4618      	mov	r0, r3
 800355a:	3714      	adds	r7, #20
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	807b      	strh	r3, [r7, #2]
 8003570:	4613      	mov	r3, r2
 8003572:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003574:	787b      	ldrb	r3, [r7, #1]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800357a:	887a      	ldrh	r2, [r7, #2]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003580:	e003      	b.n	800358a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003582:	887b      	ldrh	r3, [r7, #2]
 8003584:	041a      	lsls	r2, r3, #16
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	619a      	str	r2, [r3, #24]
}
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
	...

08003598 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e267      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d075      	beq.n	80036a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035b6:	4b88      	ldr	r3, [pc, #544]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f003 030c 	and.w	r3, r3, #12
 80035be:	2b04      	cmp	r3, #4
 80035c0:	d00c      	beq.n	80035dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035c2:	4b85      	ldr	r3, [pc, #532]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035ca:	2b08      	cmp	r3, #8
 80035cc:	d112      	bne.n	80035f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ce:	4b82      	ldr	r3, [pc, #520]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035da:	d10b      	bne.n	80035f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035dc:	4b7e      	ldr	r3, [pc, #504]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d05b      	beq.n	80036a0 <HAL_RCC_OscConfig+0x108>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d157      	bne.n	80036a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e242      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035fc:	d106      	bne.n	800360c <HAL_RCC_OscConfig+0x74>
 80035fe:	4b76      	ldr	r3, [pc, #472]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a75      	ldr	r2, [pc, #468]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	e01d      	b.n	8003648 <HAL_RCC_OscConfig+0xb0>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003614:	d10c      	bne.n	8003630 <HAL_RCC_OscConfig+0x98>
 8003616:	4b70      	ldr	r3, [pc, #448]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a6f      	ldr	r2, [pc, #444]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 800361c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	4b6d      	ldr	r3, [pc, #436]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a6c      	ldr	r2, [pc, #432]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	e00b      	b.n	8003648 <HAL_RCC_OscConfig+0xb0>
 8003630:	4b69      	ldr	r3, [pc, #420]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a68      	ldr	r2, [pc, #416]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800363a:	6013      	str	r3, [r2, #0]
 800363c:	4b66      	ldr	r3, [pc, #408]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a65      	ldr	r2, [pc, #404]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003642:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003646:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d013      	beq.n	8003678 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003650:	f7fe f9d6 	bl	8001a00 <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003656:	e008      	b.n	800366a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003658:	f7fe f9d2 	bl	8001a00 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b64      	cmp	r3, #100	@ 0x64
 8003664:	d901      	bls.n	800366a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e207      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800366a:	4b5b      	ldr	r3, [pc, #364]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d0f0      	beq.n	8003658 <HAL_RCC_OscConfig+0xc0>
 8003676:	e014      	b.n	80036a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003678:	f7fe f9c2 	bl	8001a00 <HAL_GetTick>
 800367c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800367e:	e008      	b.n	8003692 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003680:	f7fe f9be 	bl	8001a00 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b64      	cmp	r3, #100	@ 0x64
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e1f3      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003692:	4b51      	ldr	r3, [pc, #324]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1f0      	bne.n	8003680 <HAL_RCC_OscConfig+0xe8>
 800369e:	e000      	b.n	80036a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d063      	beq.n	8003776 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036ae:	4b4a      	ldr	r3, [pc, #296]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 030c 	and.w	r3, r3, #12
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00b      	beq.n	80036d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036ba:	4b47      	ldr	r3, [pc, #284]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036c2:	2b08      	cmp	r3, #8
 80036c4:	d11c      	bne.n	8003700 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036c6:	4b44      	ldr	r3, [pc, #272]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d116      	bne.n	8003700 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036d2:	4b41      	ldr	r3, [pc, #260]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d005      	beq.n	80036ea <HAL_RCC_OscConfig+0x152>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d001      	beq.n	80036ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e1c7      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ea:	4b3b      	ldr	r3, [pc, #236]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	4937      	ldr	r1, [pc, #220]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036fe:	e03a      	b.n	8003776 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d020      	beq.n	800374a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003708:	4b34      	ldr	r3, [pc, #208]	@ (80037dc <HAL_RCC_OscConfig+0x244>)
 800370a:	2201      	movs	r2, #1
 800370c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370e:	f7fe f977 	bl	8001a00 <HAL_GetTick>
 8003712:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003714:	e008      	b.n	8003728 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003716:	f7fe f973 	bl	8001a00 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	2b02      	cmp	r3, #2
 8003722:	d901      	bls.n	8003728 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e1a8      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003728:	4b2b      	ldr	r3, [pc, #172]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0302 	and.w	r3, r3, #2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d0f0      	beq.n	8003716 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003734:	4b28      	ldr	r3, [pc, #160]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	00db      	lsls	r3, r3, #3
 8003742:	4925      	ldr	r1, [pc, #148]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 8003744:	4313      	orrs	r3, r2
 8003746:	600b      	str	r3, [r1, #0]
 8003748:	e015      	b.n	8003776 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800374a:	4b24      	ldr	r3, [pc, #144]	@ (80037dc <HAL_RCC_OscConfig+0x244>)
 800374c:	2200      	movs	r2, #0
 800374e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003750:	f7fe f956 	bl	8001a00 <HAL_GetTick>
 8003754:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003756:	e008      	b.n	800376a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003758:	f7fe f952 	bl	8001a00 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b02      	cmp	r3, #2
 8003764:	d901      	bls.n	800376a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e187      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800376a:	4b1b      	ldr	r3, [pc, #108]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1f0      	bne.n	8003758 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b00      	cmp	r3, #0
 8003780:	d036      	beq.n	80037f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	695b      	ldr	r3, [r3, #20]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d016      	beq.n	80037b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800378a:	4b15      	ldr	r3, [pc, #84]	@ (80037e0 <HAL_RCC_OscConfig+0x248>)
 800378c:	2201      	movs	r2, #1
 800378e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003790:	f7fe f936 	bl	8001a00 <HAL_GetTick>
 8003794:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003796:	e008      	b.n	80037aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003798:	f7fe f932 	bl	8001a00 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e167      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037aa:	4b0b      	ldr	r3, [pc, #44]	@ (80037d8 <HAL_RCC_OscConfig+0x240>)
 80037ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d0f0      	beq.n	8003798 <HAL_RCC_OscConfig+0x200>
 80037b6:	e01b      	b.n	80037f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037b8:	4b09      	ldr	r3, [pc, #36]	@ (80037e0 <HAL_RCC_OscConfig+0x248>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037be:	f7fe f91f 	bl	8001a00 <HAL_GetTick>
 80037c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037c4:	e00e      	b.n	80037e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037c6:	f7fe f91b 	bl	8001a00 <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d907      	bls.n	80037e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e150      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
 80037d8:	40023800 	.word	0x40023800
 80037dc:	42470000 	.word	0x42470000
 80037e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037e4:	4b88      	ldr	r3, [pc, #544]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 80037e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037e8:	f003 0302 	and.w	r3, r3, #2
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1ea      	bne.n	80037c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0304 	and.w	r3, r3, #4
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 8097 	beq.w	800392c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037fe:	2300      	movs	r3, #0
 8003800:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003802:	4b81      	ldr	r3, [pc, #516]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d10f      	bne.n	800382e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800380e:	2300      	movs	r3, #0
 8003810:	60bb      	str	r3, [r7, #8]
 8003812:	4b7d      	ldr	r3, [pc, #500]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003816:	4a7c      	ldr	r2, [pc, #496]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800381c:	6413      	str	r3, [r2, #64]	@ 0x40
 800381e:	4b7a      	ldr	r3, [pc, #488]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003826:	60bb      	str	r3, [r7, #8]
 8003828:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800382a:	2301      	movs	r3, #1
 800382c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800382e:	4b77      	ldr	r3, [pc, #476]	@ (8003a0c <HAL_RCC_OscConfig+0x474>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003836:	2b00      	cmp	r3, #0
 8003838:	d118      	bne.n	800386c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800383a:	4b74      	ldr	r3, [pc, #464]	@ (8003a0c <HAL_RCC_OscConfig+0x474>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a73      	ldr	r2, [pc, #460]	@ (8003a0c <HAL_RCC_OscConfig+0x474>)
 8003840:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003844:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003846:	f7fe f8db 	bl	8001a00 <HAL_GetTick>
 800384a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800384c:	e008      	b.n	8003860 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800384e:	f7fe f8d7 	bl	8001a00 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e10c      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003860:	4b6a      	ldr	r3, [pc, #424]	@ (8003a0c <HAL_RCC_OscConfig+0x474>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003868:	2b00      	cmp	r3, #0
 800386a:	d0f0      	beq.n	800384e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d106      	bne.n	8003882 <HAL_RCC_OscConfig+0x2ea>
 8003874:	4b64      	ldr	r3, [pc, #400]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003876:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003878:	4a63      	ldr	r2, [pc, #396]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 800387a:	f043 0301 	orr.w	r3, r3, #1
 800387e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003880:	e01c      	b.n	80038bc <HAL_RCC_OscConfig+0x324>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	2b05      	cmp	r3, #5
 8003888:	d10c      	bne.n	80038a4 <HAL_RCC_OscConfig+0x30c>
 800388a:	4b5f      	ldr	r3, [pc, #380]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 800388c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388e:	4a5e      	ldr	r2, [pc, #376]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003890:	f043 0304 	orr.w	r3, r3, #4
 8003894:	6713      	str	r3, [r2, #112]	@ 0x70
 8003896:	4b5c      	ldr	r3, [pc, #368]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800389a:	4a5b      	ldr	r2, [pc, #364]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 800389c:	f043 0301 	orr.w	r3, r3, #1
 80038a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80038a2:	e00b      	b.n	80038bc <HAL_RCC_OscConfig+0x324>
 80038a4:	4b58      	ldr	r3, [pc, #352]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 80038a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038a8:	4a57      	ldr	r2, [pc, #348]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 80038aa:	f023 0301 	bic.w	r3, r3, #1
 80038ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80038b0:	4b55      	ldr	r3, [pc, #340]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 80038b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038b4:	4a54      	ldr	r2, [pc, #336]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 80038b6:	f023 0304 	bic.w	r3, r3, #4
 80038ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d015      	beq.n	80038f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c4:	f7fe f89c 	bl	8001a00 <HAL_GetTick>
 80038c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ca:	e00a      	b.n	80038e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038cc:	f7fe f898 	bl	8001a00 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038da:	4293      	cmp	r3, r2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e0cb      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e2:	4b49      	ldr	r3, [pc, #292]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 80038e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d0ee      	beq.n	80038cc <HAL_RCC_OscConfig+0x334>
 80038ee:	e014      	b.n	800391a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f0:	f7fe f886 	bl	8001a00 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038f6:	e00a      	b.n	800390e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038f8:	f7fe f882 	bl	8001a00 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003906:	4293      	cmp	r3, r2
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e0b5      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800390e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1ee      	bne.n	80038f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800391a:	7dfb      	ldrb	r3, [r7, #23]
 800391c:	2b01      	cmp	r3, #1
 800391e:	d105      	bne.n	800392c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003920:	4b39      	ldr	r3, [pc, #228]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003924:	4a38      	ldr	r2, [pc, #224]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003926:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800392a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	2b00      	cmp	r3, #0
 8003932:	f000 80a1 	beq.w	8003a78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003936:	4b34      	ldr	r3, [pc, #208]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f003 030c 	and.w	r3, r3, #12
 800393e:	2b08      	cmp	r3, #8
 8003940:	d05c      	beq.n	80039fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	2b02      	cmp	r3, #2
 8003948:	d141      	bne.n	80039ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800394a:	4b31      	ldr	r3, [pc, #196]	@ (8003a10 <HAL_RCC_OscConfig+0x478>)
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003950:	f7fe f856 	bl	8001a00 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003958:	f7fe f852 	bl	8001a00 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e087      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800396a:	4b27      	ldr	r3, [pc, #156]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f0      	bne.n	8003958 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	69da      	ldr	r2, [r3, #28]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	431a      	orrs	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003984:	019b      	lsls	r3, r3, #6
 8003986:	431a      	orrs	r2, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800398c:	085b      	lsrs	r3, r3, #1
 800398e:	3b01      	subs	r3, #1
 8003990:	041b      	lsls	r3, r3, #16
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003998:	061b      	lsls	r3, r3, #24
 800399a:	491b      	ldr	r1, [pc, #108]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 800399c:	4313      	orrs	r3, r2
 800399e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a10 <HAL_RCC_OscConfig+0x478>)
 80039a2:	2201      	movs	r2, #1
 80039a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a6:	f7fe f82b 	bl	8001a00 <HAL_GetTick>
 80039aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ac:	e008      	b.n	80039c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ae:	f7fe f827 	bl	8001a00 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d901      	bls.n	80039c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e05c      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039c0:	4b11      	ldr	r3, [pc, #68]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d0f0      	beq.n	80039ae <HAL_RCC_OscConfig+0x416>
 80039cc:	e054      	b.n	8003a78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ce:	4b10      	ldr	r3, [pc, #64]	@ (8003a10 <HAL_RCC_OscConfig+0x478>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d4:	f7fe f814 	bl	8001a00 <HAL_GetTick>
 80039d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039da:	e008      	b.n	80039ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039dc:	f7fe f810 	bl	8001a00 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d901      	bls.n	80039ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e045      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ee:	4b06      	ldr	r3, [pc, #24]	@ (8003a08 <HAL_RCC_OscConfig+0x470>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1f0      	bne.n	80039dc <HAL_RCC_OscConfig+0x444>
 80039fa:	e03d      	b.n	8003a78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d107      	bne.n	8003a14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e038      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	40007000 	.word	0x40007000
 8003a10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a14:	4b1b      	ldr	r3, [pc, #108]	@ (8003a84 <HAL_RCC_OscConfig+0x4ec>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d028      	beq.n	8003a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d121      	bne.n	8003a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d11a      	bne.n	8003a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a3e:	68fa      	ldr	r2, [r7, #12]
 8003a40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a44:	4013      	ands	r3, r2
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d111      	bne.n	8003a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5a:	085b      	lsrs	r3, r3, #1
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d107      	bne.n	8003a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d001      	beq.n	8003a78 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e000      	b.n	8003a7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3718      	adds	r7, #24
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	40023800 	.word	0x40023800

08003a88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e0cc      	b.n	8003c36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a9c:	4b68      	ldr	r3, [pc, #416]	@ (8003c40 <HAL_RCC_ClockConfig+0x1b8>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0307 	and.w	r3, r3, #7
 8003aa4:	683a      	ldr	r2, [r7, #0]
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d90c      	bls.n	8003ac4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aaa:	4b65      	ldr	r3, [pc, #404]	@ (8003c40 <HAL_RCC_ClockConfig+0x1b8>)
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	b2d2      	uxtb	r2, r2
 8003ab0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ab2:	4b63      	ldr	r3, [pc, #396]	@ (8003c40 <HAL_RCC_ClockConfig+0x1b8>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0307 	and.w	r3, r3, #7
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d001      	beq.n	8003ac4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e0b8      	b.n	8003c36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d020      	beq.n	8003b12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0304 	and.w	r3, r3, #4
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d005      	beq.n	8003ae8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003adc:	4b59      	ldr	r3, [pc, #356]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	4a58      	ldr	r2, [pc, #352]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ae6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0308 	and.w	r3, r3, #8
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d005      	beq.n	8003b00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003af4:	4b53      	ldr	r3, [pc, #332]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	4a52      	ldr	r2, [pc, #328]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003afe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b00:	4b50      	ldr	r3, [pc, #320]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	494d      	ldr	r1, [pc, #308]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d044      	beq.n	8003ba8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d107      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b26:	4b47      	ldr	r3, [pc, #284]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d119      	bne.n	8003b66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e07f      	b.n	8003c36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d003      	beq.n	8003b46 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b42:	2b03      	cmp	r3, #3
 8003b44:	d107      	bne.n	8003b56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b46:	4b3f      	ldr	r3, [pc, #252]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d109      	bne.n	8003b66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e06f      	b.n	8003c36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b56:	4b3b      	ldr	r3, [pc, #236]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e067      	b.n	8003c36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b66:	4b37      	ldr	r3, [pc, #220]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	f023 0203 	bic.w	r2, r3, #3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	4934      	ldr	r1, [pc, #208]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b78:	f7fd ff42 	bl	8001a00 <HAL_GetTick>
 8003b7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b7e:	e00a      	b.n	8003b96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b80:	f7fd ff3e 	bl	8001a00 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e04f      	b.n	8003c36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b96:	4b2b      	ldr	r3, [pc, #172]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f003 020c 	and.w	r2, r3, #12
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d1eb      	bne.n	8003b80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ba8:	4b25      	ldr	r3, [pc, #148]	@ (8003c40 <HAL_RCC_ClockConfig+0x1b8>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0307 	and.w	r3, r3, #7
 8003bb0:	683a      	ldr	r2, [r7, #0]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d20c      	bcs.n	8003bd0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bb6:	4b22      	ldr	r3, [pc, #136]	@ (8003c40 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb8:	683a      	ldr	r2, [r7, #0]
 8003bba:	b2d2      	uxtb	r2, r2
 8003bbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bbe:	4b20      	ldr	r3, [pc, #128]	@ (8003c40 <HAL_RCC_ClockConfig+0x1b8>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0307 	and.w	r3, r3, #7
 8003bc6:	683a      	ldr	r2, [r7, #0]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d001      	beq.n	8003bd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e032      	b.n	8003c36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d008      	beq.n	8003bee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bdc:	4b19      	ldr	r3, [pc, #100]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	4916      	ldr	r1, [pc, #88]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003bea:	4313      	orrs	r3, r2
 8003bec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0308 	and.w	r3, r3, #8
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d009      	beq.n	8003c0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bfa:	4b12      	ldr	r3, [pc, #72]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	00db      	lsls	r3, r3, #3
 8003c08:	490e      	ldr	r1, [pc, #56]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c0e:	f000 f821 	bl	8003c54 <HAL_RCC_GetSysClockFreq>
 8003c12:	4602      	mov	r2, r0
 8003c14:	4b0b      	ldr	r3, [pc, #44]	@ (8003c44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	091b      	lsrs	r3, r3, #4
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	490a      	ldr	r1, [pc, #40]	@ (8003c48 <HAL_RCC_ClockConfig+0x1c0>)
 8003c20:	5ccb      	ldrb	r3, [r1, r3]
 8003c22:	fa22 f303 	lsr.w	r3, r2, r3
 8003c26:	4a09      	ldr	r2, [pc, #36]	@ (8003c4c <HAL_RCC_ClockConfig+0x1c4>)
 8003c28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c2a:	4b09      	ldr	r3, [pc, #36]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c8>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7fd fea2 	bl	8001978 <HAL_InitTick>

  return HAL_OK;
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3710      	adds	r7, #16
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	40023c00 	.word	0x40023c00
 8003c44:	40023800 	.word	0x40023800
 8003c48:	08005358 	.word	0x08005358
 8003c4c:	20000008 	.word	0x20000008
 8003c50:	2000000c 	.word	0x2000000c

08003c54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c58:	b094      	sub	sp, #80	@ 0x50
 8003c5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003c64:	2300      	movs	r3, #0
 8003c66:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c6c:	4b79      	ldr	r3, [pc, #484]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 030c 	and.w	r3, r3, #12
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	d00d      	beq.n	8003c94 <HAL_RCC_GetSysClockFreq+0x40>
 8003c78:	2b08      	cmp	r3, #8
 8003c7a:	f200 80e1 	bhi.w	8003e40 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d002      	beq.n	8003c88 <HAL_RCC_GetSysClockFreq+0x34>
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	d003      	beq.n	8003c8e <HAL_RCC_GetSysClockFreq+0x3a>
 8003c86:	e0db      	b.n	8003e40 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c88:	4b73      	ldr	r3, [pc, #460]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c8a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c8c:	e0db      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c8e:	4b73      	ldr	r3, [pc, #460]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x208>)
 8003c90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c92:	e0d8      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c94:	4b6f      	ldr	r3, [pc, #444]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c9c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c9e:	4b6d      	ldr	r3, [pc, #436]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d063      	beq.n	8003d72 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003caa:	4b6a      	ldr	r3, [pc, #424]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	099b      	lsrs	r3, r3, #6
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003cb4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cc2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003cc6:	4622      	mov	r2, r4
 8003cc8:	462b      	mov	r3, r5
 8003cca:	f04f 0000 	mov.w	r0, #0
 8003cce:	f04f 0100 	mov.w	r1, #0
 8003cd2:	0159      	lsls	r1, r3, #5
 8003cd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cd8:	0150      	lsls	r0, r2, #5
 8003cda:	4602      	mov	r2, r0
 8003cdc:	460b      	mov	r3, r1
 8003cde:	4621      	mov	r1, r4
 8003ce0:	1a51      	subs	r1, r2, r1
 8003ce2:	6139      	str	r1, [r7, #16]
 8003ce4:	4629      	mov	r1, r5
 8003ce6:	eb63 0301 	sbc.w	r3, r3, r1
 8003cea:	617b      	str	r3, [r7, #20]
 8003cec:	f04f 0200 	mov.w	r2, #0
 8003cf0:	f04f 0300 	mov.w	r3, #0
 8003cf4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003cf8:	4659      	mov	r1, fp
 8003cfa:	018b      	lsls	r3, r1, #6
 8003cfc:	4651      	mov	r1, sl
 8003cfe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d02:	4651      	mov	r1, sl
 8003d04:	018a      	lsls	r2, r1, #6
 8003d06:	4651      	mov	r1, sl
 8003d08:	ebb2 0801 	subs.w	r8, r2, r1
 8003d0c:	4659      	mov	r1, fp
 8003d0e:	eb63 0901 	sbc.w	r9, r3, r1
 8003d12:	f04f 0200 	mov.w	r2, #0
 8003d16:	f04f 0300 	mov.w	r3, #0
 8003d1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d26:	4690      	mov	r8, r2
 8003d28:	4699      	mov	r9, r3
 8003d2a:	4623      	mov	r3, r4
 8003d2c:	eb18 0303 	adds.w	r3, r8, r3
 8003d30:	60bb      	str	r3, [r7, #8]
 8003d32:	462b      	mov	r3, r5
 8003d34:	eb49 0303 	adc.w	r3, r9, r3
 8003d38:	60fb      	str	r3, [r7, #12]
 8003d3a:	f04f 0200 	mov.w	r2, #0
 8003d3e:	f04f 0300 	mov.w	r3, #0
 8003d42:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d46:	4629      	mov	r1, r5
 8003d48:	024b      	lsls	r3, r1, #9
 8003d4a:	4621      	mov	r1, r4
 8003d4c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d50:	4621      	mov	r1, r4
 8003d52:	024a      	lsls	r2, r1, #9
 8003d54:	4610      	mov	r0, r2
 8003d56:	4619      	mov	r1, r3
 8003d58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d64:	f7fc fa3a 	bl	80001dc <__aeabi_uldivmod>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d70:	e058      	b.n	8003e24 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d72:	4b38      	ldr	r3, [pc, #224]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	099b      	lsrs	r3, r3, #6
 8003d78:	2200      	movs	r2, #0
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	4611      	mov	r1, r2
 8003d7e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d82:	623b      	str	r3, [r7, #32]
 8003d84:	2300      	movs	r3, #0
 8003d86:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d88:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d8c:	4642      	mov	r2, r8
 8003d8e:	464b      	mov	r3, r9
 8003d90:	f04f 0000 	mov.w	r0, #0
 8003d94:	f04f 0100 	mov.w	r1, #0
 8003d98:	0159      	lsls	r1, r3, #5
 8003d9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d9e:	0150      	lsls	r0, r2, #5
 8003da0:	4602      	mov	r2, r0
 8003da2:	460b      	mov	r3, r1
 8003da4:	4641      	mov	r1, r8
 8003da6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003daa:	4649      	mov	r1, r9
 8003dac:	eb63 0b01 	sbc.w	fp, r3, r1
 8003db0:	f04f 0200 	mov.w	r2, #0
 8003db4:	f04f 0300 	mov.w	r3, #0
 8003db8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003dbc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003dc0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003dc4:	ebb2 040a 	subs.w	r4, r2, sl
 8003dc8:	eb63 050b 	sbc.w	r5, r3, fp
 8003dcc:	f04f 0200 	mov.w	r2, #0
 8003dd0:	f04f 0300 	mov.w	r3, #0
 8003dd4:	00eb      	lsls	r3, r5, #3
 8003dd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dda:	00e2      	lsls	r2, r4, #3
 8003ddc:	4614      	mov	r4, r2
 8003dde:	461d      	mov	r5, r3
 8003de0:	4643      	mov	r3, r8
 8003de2:	18e3      	adds	r3, r4, r3
 8003de4:	603b      	str	r3, [r7, #0]
 8003de6:	464b      	mov	r3, r9
 8003de8:	eb45 0303 	adc.w	r3, r5, r3
 8003dec:	607b      	str	r3, [r7, #4]
 8003dee:	f04f 0200 	mov.w	r2, #0
 8003df2:	f04f 0300 	mov.w	r3, #0
 8003df6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dfa:	4629      	mov	r1, r5
 8003dfc:	028b      	lsls	r3, r1, #10
 8003dfe:	4621      	mov	r1, r4
 8003e00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e04:	4621      	mov	r1, r4
 8003e06:	028a      	lsls	r2, r1, #10
 8003e08:	4610      	mov	r0, r2
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e0e:	2200      	movs	r2, #0
 8003e10:	61bb      	str	r3, [r7, #24]
 8003e12:	61fa      	str	r2, [r7, #28]
 8003e14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e18:	f7fc f9e0 	bl	80001dc <__aeabi_uldivmod>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	4613      	mov	r3, r2
 8003e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e24:	4b0b      	ldr	r3, [pc, #44]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	0c1b      	lsrs	r3, r3, #16
 8003e2a:	f003 0303 	and.w	r3, r3, #3
 8003e2e:	3301      	adds	r3, #1
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003e34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e3e:	e002      	b.n	8003e46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e40:	4b05      	ldr	r3, [pc, #20]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e42:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3750      	adds	r7, #80	@ 0x50
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e52:	bf00      	nop
 8003e54:	40023800 	.word	0x40023800
 8003e58:	00f42400 	.word	0x00f42400
 8003e5c:	007a1200 	.word	0x007a1200

08003e60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e07b      	b.n	8003f6a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d108      	bne.n	8003e8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e82:	d009      	beq.n	8003e98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	61da      	str	r2, [r3, #28]
 8003e8a:	e005      	b.n	8003e98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d106      	bne.n	8003eb8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f7fd fc4e 	bl	8001754 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ece:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ee0:	431a      	orrs	r2, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003eea:	431a      	orrs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	691b      	ldr	r3, [r3, #16]
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f12:	431a      	orrs	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f1c:	ea42 0103 	orr.w	r1, r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f24:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	699b      	ldr	r3, [r3, #24]
 8003f34:	0c1b      	lsrs	r3, r3, #16
 8003f36:	f003 0104 	and.w	r1, r3, #4
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	f003 0210 	and.w	r2, r3, #16
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	430a      	orrs	r2, r1
 8003f48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	69da      	ldr	r2, [r3, #28]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3708      	adds	r7, #8
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b088      	sub	sp, #32
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	60f8      	str	r0, [r7, #12]
 8003f7a:	60b9      	str	r1, [r7, #8]
 8003f7c:	603b      	str	r3, [r7, #0]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f82:	f7fd fd3d 	bl	8001a00 <HAL_GetTick>
 8003f86:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003f88:	88fb      	ldrh	r3, [r7, #6]
 8003f8a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d001      	beq.n	8003f9c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003f98:	2302      	movs	r3, #2
 8003f9a:	e12a      	b.n	80041f2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d002      	beq.n	8003fa8 <HAL_SPI_Transmit+0x36>
 8003fa2:	88fb      	ldrh	r3, [r7, #6]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d101      	bne.n	8003fac <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e122      	b.n	80041f2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d101      	bne.n	8003fba <HAL_SPI_Transmit+0x48>
 8003fb6:	2302      	movs	r3, #2
 8003fb8:	e11b      	b.n	80041f2 <HAL_SPI_Transmit+0x280>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2203      	movs	r2, #3
 8003fc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	68ba      	ldr	r2, [r7, #8]
 8003fd4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	88fa      	ldrh	r2, [r7, #6]
 8003fda:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	88fa      	ldrh	r2, [r7, #6]
 8003fe0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004008:	d10f      	bne.n	800402a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004018:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004028:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004034:	2b40      	cmp	r3, #64	@ 0x40
 8004036:	d007      	beq.n	8004048 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004046:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004050:	d152      	bne.n	80040f8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d002      	beq.n	8004060 <HAL_SPI_Transmit+0xee>
 800405a:	8b7b      	ldrh	r3, [r7, #26]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d145      	bne.n	80040ec <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004064:	881a      	ldrh	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004070:	1c9a      	adds	r2, r3, #2
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800407a:	b29b      	uxth	r3, r3
 800407c:	3b01      	subs	r3, #1
 800407e:	b29a      	uxth	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004084:	e032      	b.n	80040ec <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b02      	cmp	r3, #2
 8004092:	d112      	bne.n	80040ba <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004098:	881a      	ldrh	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a4:	1c9a      	adds	r2, r3, #2
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	3b01      	subs	r3, #1
 80040b2:	b29a      	uxth	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80040b8:	e018      	b.n	80040ec <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040ba:	f7fd fca1 	bl	8001a00 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	683a      	ldr	r2, [r7, #0]
 80040c6:	429a      	cmp	r2, r3
 80040c8:	d803      	bhi.n	80040d2 <HAL_SPI_Transmit+0x160>
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d0:	d102      	bne.n	80040d8 <HAL_SPI_Transmit+0x166>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d109      	bne.n	80040ec <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e082      	b.n	80041f2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1c7      	bne.n	8004086 <HAL_SPI_Transmit+0x114>
 80040f6:	e053      	b.n	80041a0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d002      	beq.n	8004106 <HAL_SPI_Transmit+0x194>
 8004100:	8b7b      	ldrh	r3, [r7, #26]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d147      	bne.n	8004196 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	330c      	adds	r3, #12
 8004110:	7812      	ldrb	r2, [r2, #0]
 8004112:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004118:	1c5a      	adds	r2, r3, #1
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004122:	b29b      	uxth	r3, r3
 8004124:	3b01      	subs	r3, #1
 8004126:	b29a      	uxth	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800412c:	e033      	b.n	8004196 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b02      	cmp	r3, #2
 800413a:	d113      	bne.n	8004164 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	330c      	adds	r3, #12
 8004146:	7812      	ldrb	r2, [r2, #0]
 8004148:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414e:	1c5a      	adds	r2, r3, #1
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004158:	b29b      	uxth	r3, r3
 800415a:	3b01      	subs	r3, #1
 800415c:	b29a      	uxth	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004162:	e018      	b.n	8004196 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004164:	f7fd fc4c 	bl	8001a00 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	683a      	ldr	r2, [r7, #0]
 8004170:	429a      	cmp	r2, r3
 8004172:	d803      	bhi.n	800417c <HAL_SPI_Transmit+0x20a>
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800417a:	d102      	bne.n	8004182 <HAL_SPI_Transmit+0x210>
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d109      	bne.n	8004196 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e02d      	b.n	80041f2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800419a:	b29b      	uxth	r3, r3
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1c6      	bne.n	800412e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041a0:	69fa      	ldr	r2, [r7, #28]
 80041a2:	6839      	ldr	r1, [r7, #0]
 80041a4:	68f8      	ldr	r0, [r7, #12]
 80041a6:	f000 f8b1 	bl	800430c <SPI_EndRxTxTransaction>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d002      	beq.n	80041b6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2220      	movs	r2, #32
 80041b4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10a      	bne.n	80041d4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	617b      	str	r3, [r7, #20]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e000      	b.n	80041f2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80041f0:	2300      	movs	r3, #0
  }
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3720      	adds	r7, #32
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
	...

080041fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b088      	sub	sp, #32
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	603b      	str	r3, [r7, #0]
 8004208:	4613      	mov	r3, r2
 800420a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800420c:	f7fd fbf8 	bl	8001a00 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004214:	1a9b      	subs	r3, r3, r2
 8004216:	683a      	ldr	r2, [r7, #0]
 8004218:	4413      	add	r3, r2
 800421a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800421c:	f7fd fbf0 	bl	8001a00 <HAL_GetTick>
 8004220:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004222:	4b39      	ldr	r3, [pc, #228]	@ (8004308 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	015b      	lsls	r3, r3, #5
 8004228:	0d1b      	lsrs	r3, r3, #20
 800422a:	69fa      	ldr	r2, [r7, #28]
 800422c:	fb02 f303 	mul.w	r3, r2, r3
 8004230:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004232:	e055      	b.n	80042e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800423a:	d051      	beq.n	80042e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800423c:	f7fd fbe0 	bl	8001a00 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	69fa      	ldr	r2, [r7, #28]
 8004248:	429a      	cmp	r2, r3
 800424a:	d902      	bls.n	8004252 <SPI_WaitFlagStateUntilTimeout+0x56>
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d13d      	bne.n	80042ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	685a      	ldr	r2, [r3, #4]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004260:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800426a:	d111      	bne.n	8004290 <SPI_WaitFlagStateUntilTimeout+0x94>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004274:	d004      	beq.n	8004280 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800427e:	d107      	bne.n	8004290 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800428e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004294:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004298:	d10f      	bne.n	80042ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042a8:	601a      	str	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2201      	movs	r2, #1
 80042be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e018      	b.n	8004300 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d102      	bne.n	80042da <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80042d4:	2300      	movs	r3, #0
 80042d6:	61fb      	str	r3, [r7, #28]
 80042d8:	e002      	b.n	80042e0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	3b01      	subs	r3, #1
 80042de:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	689a      	ldr	r2, [r3, #8]
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	4013      	ands	r3, r2
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	bf0c      	ite	eq
 80042f0:	2301      	moveq	r3, #1
 80042f2:	2300      	movne	r3, #0
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	461a      	mov	r2, r3
 80042f8:	79fb      	ldrb	r3, [r7, #7]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d19a      	bne.n	8004234 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3720      	adds	r7, #32
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	20000008 	.word	0x20000008

0800430c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b088      	sub	sp, #32
 8004310:	af02      	add	r7, sp, #8
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2201      	movs	r2, #1
 8004320:	2102      	movs	r1, #2
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f7ff ff6a 	bl	80041fc <SPI_WaitFlagStateUntilTimeout>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d007      	beq.n	800433e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004332:	f043 0220 	orr.w	r2, r3, #32
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e032      	b.n	80043a4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800433e:	4b1b      	ldr	r3, [pc, #108]	@ (80043ac <SPI_EndRxTxTransaction+0xa0>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a1b      	ldr	r2, [pc, #108]	@ (80043b0 <SPI_EndRxTxTransaction+0xa4>)
 8004344:	fba2 2303 	umull	r2, r3, r2, r3
 8004348:	0d5b      	lsrs	r3, r3, #21
 800434a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800434e:	fb02 f303 	mul.w	r3, r2, r3
 8004352:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800435c:	d112      	bne.n	8004384 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	9300      	str	r3, [sp, #0]
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	2200      	movs	r2, #0
 8004366:	2180      	movs	r1, #128	@ 0x80
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f7ff ff47 	bl	80041fc <SPI_WaitFlagStateUntilTimeout>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d016      	beq.n	80043a2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004378:	f043 0220 	orr.w	r2, r3, #32
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e00f      	b.n	80043a4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00a      	beq.n	80043a0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	3b01      	subs	r3, #1
 800438e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800439a:	2b80      	cmp	r3, #128	@ 0x80
 800439c:	d0f2      	beq.n	8004384 <SPI_EndRxTxTransaction+0x78>
 800439e:	e000      	b.n	80043a2 <SPI_EndRxTxTransaction+0x96>
        break;
 80043a0:	bf00      	nop
  }

  return HAL_OK;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3718      	adds	r7, #24
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	20000008 	.word	0x20000008
 80043b0:	165e9f81 	.word	0x165e9f81

080043b4 <CanRx_Loop>:
函数功能：CAN接收-识别指定设备数据，将数据存储到指定数组中,再进行数据处理
入口参数：无
返回  值：无
**************************************************************************/
void CanRx_Loop(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
	if(MyCAN_RxFlag == 1) /*中断接收到CAN数据标志位MyCAN_RxFlag*/
 80043b8:	4b7e      	ldr	r3, [pc, #504]	@ (80045b4 <CanRx_Loop+0x200>)
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	f040 80f7 	bne.w	80045b0 <CanRx_Loop+0x1fc>
	{
		MyCAN_RxFlag = 0; /*清除中断接收到CAN数据标志位MyCAN_RxFlag*/
 80043c2:	4b7c      	ldr	r3, [pc, #496]	@ (80045b4 <CanRx_Loop+0x200>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	701a      	strb	r2, [r3, #0]

		switch(RxMsgArray.FilterMatchIndex)		//判断消息邮箱索引
 80043c8:	4b7b      	ldr	r3, [pc, #492]	@ (80045b8 <CanRx_Loop+0x204>)
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	2b06      	cmp	r3, #6
 80043ce:	f200 80ef 	bhi.w	80045b0 <CanRx_Loop+0x1fc>
 80043d2:	a201      	add	r2, pc, #4	@ (adr r2, 80043d8 <CanRx_Loop+0x24>)
 80043d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d8:	080043f5 	.word	0x080043f5
 80043dc:	08004405 	.word	0x08004405
 80043e0:	08004415 	.word	0x08004415
 80043e4:	08004425 	.word	0x08004425
 80043e8:	08004445 	.word	0x08004445
 80043ec:	08004489 	.word	0x08004489
 80043f0:	0800459f 	.word	0x0800459f
		{
			case 0:			/*disp*/
				memcpy(FifoBuf_Info, RxData, RxMsgArray.DLC);
 80043f4:	4b70      	ldr	r3, [pc, #448]	@ (80045b8 <CanRx_Loop+0x204>)
 80043f6:	691b      	ldr	r3, [r3, #16]
 80043f8:	461a      	mov	r2, r3
 80043fa:	4970      	ldr	r1, [pc, #448]	@ (80045bc <CanRx_Loop+0x208>)
 80043fc:	4870      	ldr	r0, [pc, #448]	@ (80045c0 <CanRx_Loop+0x20c>)
 80043fe:	f000 faa3 	bl	8004948 <memcpy>
				break;
 8004402:	e0d5      	b.n	80045b0 <CanRx_Loop+0x1fc>

			case 1:			/*wifi rx*/
				memcpy(FifoBuf_WifiRx, RxData, RxMsgArray.DLC);
 8004404:	4b6c      	ldr	r3, [pc, #432]	@ (80045b8 <CanRx_Loop+0x204>)
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	461a      	mov	r2, r3
 800440a:	496c      	ldr	r1, [pc, #432]	@ (80045bc <CanRx_Loop+0x208>)
 800440c:	486d      	ldr	r0, [pc, #436]	@ (80045c4 <CanRx_Loop+0x210>)
 800440e:	f000 fa9b 	bl	8004948 <memcpy>
				break;
 8004412:	e0cd      	b.n	80045b0 <CanRx_Loop+0x1fc>

			case 2:			/*zigbee rx*/
				memcpy(FifoBuf_ZigbRx, RxData, RxMsgArray.DLC);
 8004414:	4b68      	ldr	r3, [pc, #416]	@ (80045b8 <CanRx_Loop+0x204>)
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	461a      	mov	r2, r3
 800441a:	4968      	ldr	r1, [pc, #416]	@ (80045bc <CanRx_Loop+0x208>)
 800441c:	486a      	ldr	r0, [pc, #424]	@ (80045c8 <CanRx_Loop+0x214>)
 800441e:	f000 fa93 	bl	8004948 <memcpy>
				break;
 8004422:	e0c5      	b.n	80045b0 <CanRx_Loop+0x1fc>

			case 3:			/*Track*/
				memcpy(FifoBuf_Track, RxData, RxMsgArray.DLC);
 8004424:	4b64      	ldr	r3, [pc, #400]	@ (80045b8 <CanRx_Loop+0x204>)
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	461a      	mov	r2, r3
 800442a:	4964      	ldr	r1, [pc, #400]	@ (80045bc <CanRx_Loop+0x208>)
 800442c:	4867      	ldr	r0, [pc, #412]	@ (80045cc <CanRx_Loop+0x218>)
 800442e:	f000 fa8b 	bl	8004948 <memcpy>

				x1 = FifoBuf_Track[0];
 8004432:	4b66      	ldr	r3, [pc, #408]	@ (80045cc <CanRx_Loop+0x218>)
 8004434:	781a      	ldrb	r2, [r3, #0]
 8004436:	4b66      	ldr	r3, [pc, #408]	@ (80045d0 <CanRx_Loop+0x21c>)
 8004438:	701a      	strb	r2, [r3, #0]
				x2 = FifoBuf_Track[1];
 800443a:	4b64      	ldr	r3, [pc, #400]	@ (80045cc <CanRx_Loop+0x218>)
 800443c:	785a      	ldrb	r2, [r3, #1]
 800443e:	4b65      	ldr	r3, [pc, #404]	@ (80045d4 <CanRx_Loop+0x220>)
 8004440:	701a      	strb	r2, [r3, #0]

				break;
 8004442:	e0b5      	b.n	80045b0 <CanRx_Loop+0x1fc>

			case 4:			/*Navig*/
				memcpy(FifoBuf_Navig, RxData, RxMsgArray.DLC);
 8004444:	4b5c      	ldr	r3, [pc, #368]	@ (80045b8 <CanRx_Loop+0x204>)
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	461a      	mov	r2, r3
 800444a:	495c      	ldr	r1, [pc, #368]	@ (80045bc <CanRx_Loop+0x208>)
 800444c:	4862      	ldr	r0, [pc, #392]	@ (80045d8 <CanRx_Loop+0x224>)
 800444e:	f000 fa7b 	bl	8004948 <memcpy>

				Current_Navig = (FifoBuf_Navig[0]<<8)|FifoBuf_Navig[1];	/*高位在前，低位在后*/
 8004452:	4b61      	ldr	r3, [pc, #388]	@ (80045d8 <CanRx_Loop+0x224>)
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	b21b      	sxth	r3, r3
 8004458:	021b      	lsls	r3, r3, #8
 800445a:	b21a      	sxth	r2, r3
 800445c:	4b5e      	ldr	r3, [pc, #376]	@ (80045d8 <CanRx_Loop+0x224>)
 800445e:	785b      	ldrb	r3, [r3, #1]
 8004460:	b21b      	sxth	r3, r3
 8004462:	4313      	orrs	r3, r2
 8004464:	b21b      	sxth	r3, r3
 8004466:	b29a      	uxth	r2, r3
 8004468:	4b5c      	ldr	r3, [pc, #368]	@ (80045dc <CanRx_Loop+0x228>)
 800446a:	801a      	strh	r2, [r3, #0]
				while(Current_Navig >= 3600){Current_Navig -= 3600;}
 800446c:	e006      	b.n	800447c <CanRx_Loop+0xc8>
 800446e:	4b5b      	ldr	r3, [pc, #364]	@ (80045dc <CanRx_Loop+0x228>)
 8004470:	881b      	ldrh	r3, [r3, #0]
 8004472:	f5a3 6361 	sub.w	r3, r3, #3600	@ 0xe10
 8004476:	b29a      	uxth	r2, r3
 8004478:	4b58      	ldr	r3, [pc, #352]	@ (80045dc <CanRx_Loop+0x228>)
 800447a:	801a      	strh	r2, [r3, #0]
 800447c:	4b57      	ldr	r3, [pc, #348]	@ (80045dc <CanRx_Loop+0x228>)
 800447e:	881b      	ldrh	r3, [r3, #0]
 8004480:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8004484:	d2f3      	bcs.n	800446e <CanRx_Loop+0xba>

				break;
 8004486:	e093      	b.n	80045b0 <CanRx_Loop+0x1fc>

			case 5:			/*HOST*/
				memcpy(FifoBuf_HOST, RxData, RxMsgArray.DLC);
 8004488:	4b4b      	ldr	r3, [pc, #300]	@ (80045b8 <CanRx_Loop+0x204>)
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	461a      	mov	r2, r3
 800448e:	494b      	ldr	r1, [pc, #300]	@ (80045bc <CanRx_Loop+0x208>)
 8004490:	4853      	ldr	r0, [pc, #332]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004492:	f000 fa59 	bl	8004948 <memcpy>
				if(FifoBuf_HOST[0] == 0x02)
 8004496:	4b52      	ldr	r3, [pc, #328]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	2b02      	cmp	r3, #2
 800449c:	d117      	bne.n	80044ce <CanRx_Loop+0x11a>
				{
					CanHost_Mp  =  (FifoBuf_HOST[2]<<8) | FifoBuf_HOST[1];//a
 800449e:	4b50      	ldr	r3, [pc, #320]	@ (80045e0 <CanRx_Loop+0x22c>)
 80044a0:	789b      	ldrb	r3, [r3, #2]
 80044a2:	b21b      	sxth	r3, r3
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	b21a      	sxth	r2, r3
 80044a8:	4b4d      	ldr	r3, [pc, #308]	@ (80045e0 <CanRx_Loop+0x22c>)
 80044aa:	785b      	ldrb	r3, [r3, #1]
 80044ac:	b21b      	sxth	r3, r3
 80044ae:	4313      	orrs	r3, r2
 80044b0:	b21a      	sxth	r2, r3
 80044b2:	4b4c      	ldr	r3, [pc, #304]	@ (80045e4 <CanRx_Loop+0x230>)
 80044b4:	801a      	strh	r2, [r3, #0]
					CanHost_Mp1 = (FifoBuf_HOST[4]<<8) | FifoBuf_HOST[3];//b
 80044b6:	4b4a      	ldr	r3, [pc, #296]	@ (80045e0 <CanRx_Loop+0x22c>)
 80044b8:	791b      	ldrb	r3, [r3, #4]
 80044ba:	b21b      	sxth	r3, r3
 80044bc:	021b      	lsls	r3, r3, #8
 80044be:	b21a      	sxth	r2, r3
 80044c0:	4b47      	ldr	r3, [pc, #284]	@ (80045e0 <CanRx_Loop+0x22c>)
 80044c2:	78db      	ldrb	r3, [r3, #3]
 80044c4:	b21b      	sxth	r3, r3
 80044c6:	4313      	orrs	r3, r2
 80044c8:	b21a      	sxth	r2, r3
 80044ca:	4b47      	ldr	r3, [pc, #284]	@ (80045e8 <CanRx_Loop+0x234>)
 80044cc:	801a      	strh	r2, [r3, #0]

				}
				if(FifoBuf_HOST[0] == 0x04)
 80044ce:	4b44      	ldr	r3, [pc, #272]	@ (80045e0 <CanRx_Loop+0x22c>)
 80044d0:	781b      	ldrb	r3, [r3, #0]
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d117      	bne.n	8004506 <CanRx_Loop+0x152>
				{
					CanHost_Mp2 = (FifoBuf_HOST[2]<<8) | FifoBuf_HOST[1];//c
 80044d6:	4b42      	ldr	r3, [pc, #264]	@ (80045e0 <CanRx_Loop+0x22c>)
 80044d8:	789b      	ldrb	r3, [r3, #2]
 80044da:	b21b      	sxth	r3, r3
 80044dc:	021b      	lsls	r3, r3, #8
 80044de:	b21a      	sxth	r2, r3
 80044e0:	4b3f      	ldr	r3, [pc, #252]	@ (80045e0 <CanRx_Loop+0x22c>)
 80044e2:	785b      	ldrb	r3, [r3, #1]
 80044e4:	b21b      	sxth	r3, r3
 80044e6:	4313      	orrs	r3, r2
 80044e8:	b21a      	sxth	r2, r3
 80044ea:	4b40      	ldr	r3, [pc, #256]	@ (80045ec <CanRx_Loop+0x238>)
 80044ec:	801a      	strh	r2, [r3, #0]
					CanHost_Mp3 = (FifoBuf_HOST[4]<<8) | FifoBuf_HOST[3];//d
 80044ee:	4b3c      	ldr	r3, [pc, #240]	@ (80045e0 <CanRx_Loop+0x22c>)
 80044f0:	791b      	ldrb	r3, [r3, #4]
 80044f2:	b21b      	sxth	r3, r3
 80044f4:	021b      	lsls	r3, r3, #8
 80044f6:	b21a      	sxth	r2, r3
 80044f8:	4b39      	ldr	r3, [pc, #228]	@ (80045e0 <CanRx_Loop+0x22c>)
 80044fa:	78db      	ldrb	r3, [r3, #3]
 80044fc:	b21b      	sxth	r3, r3
 80044fe:	4313      	orrs	r3, r2
 8004500:	b21a      	sxth	r2, r3
 8004502:	4b3b      	ldr	r3, [pc, #236]	@ (80045f0 <CanRx_Loop+0x23c>)
 8004504:	801a      	strh	r2, [r3, #0]
				}

				/*陀螺仪数据*/
				if(FifoBuf_HOST[0] == 0x21)
 8004506:	4b36      	ldr	r3, [pc, #216]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004508:	781b      	ldrb	r3, [r3, #0]
 800450a:	2b21      	cmp	r3, #33	@ 0x21
 800450c:	d114      	bne.n	8004538 <CanRx_Loop+0x184>
				{
					/*pitch是围绕X轴旋转，也叫做俯仰角*/
					pitch = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 800450e:	4b34      	ldr	r3, [pc, #208]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004510:	785b      	ldrb	r3, [r3, #1]
 8004512:	061a      	lsls	r2, r3, #24
 8004514:	4b32      	ldr	r3, [pc, #200]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004516:	789b      	ldrb	r3, [r3, #2]
 8004518:	041b      	lsls	r3, r3, #16
 800451a:	431a      	orrs	r2, r3
 800451c:	4b30      	ldr	r3, [pc, #192]	@ (80045e0 <CanRx_Loop+0x22c>)
 800451e:	78db      	ldrb	r3, [r3, #3]
 8004520:	021b      	lsls	r3, r3, #8
 8004522:	4313      	orrs	r3, r2
 8004524:	4a2e      	ldr	r2, [pc, #184]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004526:	7912      	ldrb	r2, [r2, #4]
 8004528:	4313      	orrs	r3, r2
 800452a:	ee07 3a90 	vmov	s15, r3
 800452e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004532:	4b30      	ldr	r3, [pc, #192]	@ (80045f4 <CanRx_Loop+0x240>)
 8004534:	edc3 7a00 	vstr	s15, [r3]
				}
				if(FifoBuf_HOST[0] == 0x22)
 8004538:	4b29      	ldr	r3, [pc, #164]	@ (80045e0 <CanRx_Loop+0x22c>)
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	2b22      	cmp	r3, #34	@ 0x22
 800453e:	d114      	bne.n	800456a <CanRx_Loop+0x1b6>
				{
					/*yaw是围绕Y轴旋转，也叫偏航角*/
					yaw = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 8004540:	4b27      	ldr	r3, [pc, #156]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004542:	785b      	ldrb	r3, [r3, #1]
 8004544:	061a      	lsls	r2, r3, #24
 8004546:	4b26      	ldr	r3, [pc, #152]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004548:	789b      	ldrb	r3, [r3, #2]
 800454a:	041b      	lsls	r3, r3, #16
 800454c:	431a      	orrs	r2, r3
 800454e:	4b24      	ldr	r3, [pc, #144]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004550:	78db      	ldrb	r3, [r3, #3]
 8004552:	021b      	lsls	r3, r3, #8
 8004554:	4313      	orrs	r3, r2
 8004556:	4a22      	ldr	r2, [pc, #136]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004558:	7912      	ldrb	r2, [r2, #4]
 800455a:	4313      	orrs	r3, r2
 800455c:	ee07 3a90 	vmov	s15, r3
 8004560:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004564:	4b24      	ldr	r3, [pc, #144]	@ (80045f8 <CanRx_Loop+0x244>)
 8004566:	edc3 7a00 	vstr	s15, [r3]
				}
				if(FifoBuf_HOST[0] == 0x23)
 800456a:	4b1d      	ldr	r3, [pc, #116]	@ (80045e0 <CanRx_Loop+0x22c>)
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	2b23      	cmp	r3, #35	@ 0x23
 8004570:	d11d      	bne.n	80045ae <CanRx_Loop+0x1fa>
				{
					/*roll是围绕Z轴旋转，也叫翻滚角*/
					roll = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 8004572:	4b1b      	ldr	r3, [pc, #108]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004574:	785b      	ldrb	r3, [r3, #1]
 8004576:	061a      	lsls	r2, r3, #24
 8004578:	4b19      	ldr	r3, [pc, #100]	@ (80045e0 <CanRx_Loop+0x22c>)
 800457a:	789b      	ldrb	r3, [r3, #2]
 800457c:	041b      	lsls	r3, r3, #16
 800457e:	431a      	orrs	r2, r3
 8004580:	4b17      	ldr	r3, [pc, #92]	@ (80045e0 <CanRx_Loop+0x22c>)
 8004582:	78db      	ldrb	r3, [r3, #3]
 8004584:	021b      	lsls	r3, r3, #8
 8004586:	4313      	orrs	r3, r2
 8004588:	4a15      	ldr	r2, [pc, #84]	@ (80045e0 <CanRx_Loop+0x22c>)
 800458a:	7912      	ldrb	r2, [r2, #4]
 800458c:	4313      	orrs	r3, r2
 800458e:	ee07 3a90 	vmov	s15, r3
 8004592:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004596:	4b19      	ldr	r3, [pc, #100]	@ (80045fc <CanRx_Loop+0x248>)
 8004598:	edc3 7a00 	vstr	s15, [r3]
				}

				break;
 800459c:	e007      	b.n	80045ae <CanRx_Loop+0x1fa>

			case 6:			/*Anything*/
				memcpy(FifoBuf_Anything, RxData, RxMsgArray.DLC);
 800459e:	4b06      	ldr	r3, [pc, #24]	@ (80045b8 <CanRx_Loop+0x204>)
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	461a      	mov	r2, r3
 80045a4:	4905      	ldr	r1, [pc, #20]	@ (80045bc <CanRx_Loop+0x208>)
 80045a6:	4816      	ldr	r0, [pc, #88]	@ (8004600 <CanRx_Loop+0x24c>)
 80045a8:	f000 f9ce 	bl	8004948 <memcpy>
				break;
 80045ac:	e000      	b.n	80045b0 <CanRx_Loop+0x1fc>
				break;
 80045ae:	bf00      	nop
		}

	}
}
 80045b0:	bf00      	nop
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	200000ac 	.word	0x200000ac
 80045b8:	2000007c 	.word	0x2000007c
 80045bc:	20000098 	.word	0x20000098
 80045c0:	20000534 	.word	0x20000534
 80045c4:	20000548 	.word	0x20000548
 80045c8:	2000055c 	.word	0x2000055c
 80045cc:	20000570 	.word	0x20000570
 80045d0:	200005c0 	.word	0x200005c0
 80045d4:	200005c1 	.word	0x200005c1
 80045d8:	20000584 	.word	0x20000584
 80045dc:	200005c2 	.word	0x200005c2
 80045e0:	20000598 	.word	0x20000598
 80045e4:	200005c4 	.word	0x200005c4
 80045e8:	200005c6 	.word	0x200005c6
 80045ec:	200005c8 	.word	0x200005c8
 80045f0:	200005ca 	.word	0x200005ca
 80045f4:	200005cc 	.word	0x200005cc
 80045f8:	200005d0 	.word	0x200005d0
 80045fc:	200005d4 	.word	0x200005d4
 8004600:	200005ac 	.word	0x200005ac

08004604 <Can_CmdStruct_Init>:

/*创建所有CAN命令发送结构体*/
CAN_TxHeaderTypeDef Can_Cmds[10];

void Can_CmdStruct_Init(void)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i < (sizeof(CanP_Cmd_SBuf)/sizeof(CanP_Cmd_Struct));i++)
 800460a:	2300      	movs	r3, #0
 800460c:	71fb      	strb	r3, [r7, #7]
 800460e:	e030      	b.n	8004672 <Can_CmdStruct_Init+0x6e>
	{
		Can_Cmds[i].StdId = CanP_Cmd_SBuf[i].sid;	/*标准id*/
 8004610:	79fb      	ldrb	r3, [r7, #7]
 8004612:	79fa      	ldrb	r2, [r7, #7]
 8004614:	491c      	ldr	r1, [pc, #112]	@ (8004688 <Can_CmdStruct_Init+0x84>)
 8004616:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
 800461a:	481c      	ldr	r0, [pc, #112]	@ (800468c <Can_CmdStruct_Init+0x88>)
 800461c:	4613      	mov	r3, r2
 800461e:	005b      	lsls	r3, r3, #1
 8004620:	4413      	add	r3, r2
 8004622:	00db      	lsls	r3, r3, #3
 8004624:	4403      	add	r3, r0
 8004626:	6019      	str	r1, [r3, #0]
		Can_Cmds[i].ExtId = CanP_Cmd_SBuf[i].eid;	/*扩展id*/
 8004628:	79fb      	ldrb	r3, [r7, #7]
 800462a:	79fa      	ldrb	r2, [r7, #7]
 800462c:	4916      	ldr	r1, [pc, #88]	@ (8004688 <Can_CmdStruct_Init+0x84>)
 800462e:	00db      	lsls	r3, r3, #3
 8004630:	440b      	add	r3, r1
 8004632:	6859      	ldr	r1, [r3, #4]
 8004634:	4815      	ldr	r0, [pc, #84]	@ (800468c <Can_CmdStruct_Init+0x88>)
 8004636:	4613      	mov	r3, r2
 8004638:	005b      	lsls	r3, r3, #1
 800463a:	4413      	add	r3, r2
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	4403      	add	r3, r0
 8004640:	3304      	adds	r3, #4
 8004642:	6019      	str	r1, [r3, #0]
		Can_Cmds[i].IDE = CAN_ID_STD;				/*标准格式*/
 8004644:	79fa      	ldrb	r2, [r7, #7]
 8004646:	4911      	ldr	r1, [pc, #68]	@ (800468c <Can_CmdStruct_Init+0x88>)
 8004648:	4613      	mov	r3, r2
 800464a:	005b      	lsls	r3, r3, #1
 800464c:	4413      	add	r3, r2
 800464e:	00db      	lsls	r3, r3, #3
 8004650:	440b      	add	r3, r1
 8004652:	3308      	adds	r3, #8
 8004654:	2200      	movs	r2, #0
 8004656:	601a      	str	r2, [r3, #0]
		Can_Cmds[i].RTR = CAN_RTR_DATA;				/*数据帧*/
 8004658:	79fa      	ldrb	r2, [r7, #7]
 800465a:	490c      	ldr	r1, [pc, #48]	@ (800468c <Can_CmdStruct_Init+0x88>)
 800465c:	4613      	mov	r3, r2
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	4413      	add	r3, r2
 8004662:	00db      	lsls	r3, r3, #3
 8004664:	440b      	add	r3, r1
 8004666:	330c      	adds	r3, #12
 8004668:	2200      	movs	r2, #0
 800466a:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0;i < (sizeof(CanP_Cmd_SBuf)/sizeof(CanP_Cmd_Struct));i++)
 800466c:	79fb      	ldrb	r3, [r7, #7]
 800466e:	3301      	adds	r3, #1
 8004670:	71fb      	strb	r3, [r7, #7]
 8004672:	79fb      	ldrb	r3, [r7, #7]
 8004674:	2b09      	cmp	r3, #9
 8004676:	d9cb      	bls.n	8004610 <Can_CmdStruct_Init+0xc>
	}
}
 8004678:	bf00      	nop
 800467a:	bf00      	nop
 800467c:	370c      	adds	r7, #12
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	08005368 	.word	0x08005368
 800468c:	200005d8 	.word	0x200005d8

08004690 <CAN_TxtoWifi>:
函数功能：CAN-发送wifi数据
入口参数：Data:发送指令数组 len:指令长度
返回  值：无
**************************************************************************/
void CAN_TxtoWifi(uint8_t *Data, uint8_t len)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	460b      	mov	r3, r1
 800469a:	70fb      	strb	r3, [r7, #3]
	if(len>8){return;}
 800469c:	78fb      	ldrb	r3, [r7, #3]
 800469e:	2b08      	cmp	r3, #8
 80046a0:	d80a      	bhi.n	80046b8 <CAN_TxtoWifi+0x28>
	if(Data == NULL){return;}
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d009      	beq.n	80046bc <CAN_TxtoWifi+0x2c>

	Can_Cmds[0].DLC = len;
 80046a8:	78fb      	ldrb	r3, [r7, #3]
 80046aa:	4a06      	ldr	r2, [pc, #24]	@ (80046c4 <CAN_TxtoWifi+0x34>)
 80046ac:	6113      	str	r3, [r2, #16]
	MyCAN_Transmit(&Can_Cmds[0], Data);
 80046ae:	6879      	ldr	r1, [r7, #4]
 80046b0:	4804      	ldr	r0, [pc, #16]	@ (80046c4 <CAN_TxtoWifi+0x34>)
 80046b2:	f7fc f929 	bl	8000908 <MyCAN_Transmit>
 80046b6:	e002      	b.n	80046be <CAN_TxtoWifi+0x2e>
	if(len>8){return;}
 80046b8:	bf00      	nop
 80046ba:	e000      	b.n	80046be <CAN_TxtoWifi+0x2e>
	if(Data == NULL){return;}
 80046bc:	bf00      	nop
}
 80046be:	3708      	adds	r7, #8
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	200005d8 	.word	0x200005d8

080046c8 <CAN_TxtoZigbee>:
函数功能：CAN-发送Zigbee数据
入口参数：Data:发送指令数组 len:指令长度
返回  值：无
**************************************************************************/
void CAN_TxtoZigbee(uint8_t *Data, uint8_t len)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	460b      	mov	r3, r1
 80046d2:	70fb      	strb	r3, [r7, #3]
	if(len>8){return;}
 80046d4:	78fb      	ldrb	r3, [r7, #3]
 80046d6:	2b08      	cmp	r3, #8
 80046d8:	d80a      	bhi.n	80046f0 <CAN_TxtoZigbee+0x28>
	if(Data == NULL){return;}
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d009      	beq.n	80046f4 <CAN_TxtoZigbee+0x2c>

	Can_Cmds[1].DLC = len;
 80046e0:	78fb      	ldrb	r3, [r7, #3]
 80046e2:	4a06      	ldr	r2, [pc, #24]	@ (80046fc <CAN_TxtoZigbee+0x34>)
 80046e4:	6293      	str	r3, [r2, #40]	@ 0x28
	MyCAN_Transmit(&Can_Cmds[1], Data);
 80046e6:	6879      	ldr	r1, [r7, #4]
 80046e8:	4805      	ldr	r0, [pc, #20]	@ (8004700 <CAN_TxtoZigbee+0x38>)
 80046ea:	f7fc f90d 	bl	8000908 <MyCAN_Transmit>
 80046ee:	e002      	b.n	80046f6 <CAN_TxtoZigbee+0x2e>
	if(len>8){return;}
 80046f0:	bf00      	nop
 80046f2:	e000      	b.n	80046f6 <CAN_TxtoZigbee+0x2e>
	if(Data == NULL){return;}
 80046f4:	bf00      	nop
}
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	200005d8 	.word	0x200005d8
 8004700:	200005f0 	.word	0x200005f0

08004704 <CAN_TxtoDisplay>:
函数功能：CAN-发送Display数据
入口参数：Data:发送指令数组 len:指令长度
返回  值：无
**************************************************************************/
void CAN_TxtoDisplay(uint8_t *Data, uint8_t len)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	460b      	mov	r3, r1
 800470e:	70fb      	strb	r3, [r7, #3]
	if(len>8){return;}
 8004710:	78fb      	ldrb	r3, [r7, #3]
 8004712:	2b08      	cmp	r3, #8
 8004714:	d80a      	bhi.n	800472c <CAN_TxtoDisplay+0x28>
	if(Data == NULL){return;}
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d009      	beq.n	8004730 <CAN_TxtoDisplay+0x2c>

	Can_Cmds[2].DLC = len;
 800471c:	78fb      	ldrb	r3, [r7, #3]
 800471e:	4a06      	ldr	r2, [pc, #24]	@ (8004738 <CAN_TxtoDisplay+0x34>)
 8004720:	6413      	str	r3, [r2, #64]	@ 0x40
	MyCAN_Transmit(&Can_Cmds[2], Data);
 8004722:	6879      	ldr	r1, [r7, #4]
 8004724:	4805      	ldr	r0, [pc, #20]	@ (800473c <CAN_TxtoDisplay+0x38>)
 8004726:	f7fc f8ef 	bl	8000908 <MyCAN_Transmit>
 800472a:	e002      	b.n	8004732 <CAN_TxtoDisplay+0x2e>
	if(len>8){return;}
 800472c:	bf00      	nop
 800472e:	e000      	b.n	8004732 <CAN_TxtoDisplay+0x2e>
	if(Data == NULL){return;}
 8004730:	bf00      	nop
}
 8004732:	3708      	adds	r7, #8
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	200005d8 	.word	0x200005d8
 800473c:	20000608 	.word	0x20000608

08004740 <CAN_TxtoMotor>:
函数功能：CAN-发送电机转速
入口参数：x1 左侧电机速度  x2 右侧电机转速
返回  值：无
**************************************************************************/
void CAN_TxtoMotor(int x1, int x2)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
	uint8_t txbuf[4];
	txbuf[0] = (x1>>8)&&0xff;	/*不确定要不要移位*/
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	121b      	asrs	r3, r3, #8
 800474e:	2b00      	cmp	r3, #0
 8004750:	bf14      	ite	ne
 8004752:	2301      	movne	r3, #1
 8004754:	2300      	moveq	r3, #0
 8004756:	b2db      	uxtb	r3, r3
 8004758:	733b      	strb	r3, [r7, #12]
	txbuf[1] = x1&&0xff;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2b00      	cmp	r3, #0
 800475e:	bf14      	ite	ne
 8004760:	2301      	movne	r3, #1
 8004762:	2300      	moveq	r3, #0
 8004764:	b2db      	uxtb	r3, r3
 8004766:	737b      	strb	r3, [r7, #13]
	txbuf[2] = (x2>>8)&&0xff;;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	121b      	asrs	r3, r3, #8
 800476c:	2b00      	cmp	r3, #0
 800476e:	bf14      	ite	ne
 8004770:	2301      	movne	r3, #1
 8004772:	2300      	moveq	r3, #0
 8004774:	b2db      	uxtb	r3, r3
 8004776:	73bb      	strb	r3, [r7, #14]
	txbuf[3] = x2&&0xff;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	2b00      	cmp	r3, #0
 800477c:	bf14      	ite	ne
 800477e:	2301      	movne	r3, #1
 8004780:	2300      	moveq	r3, #0
 8004782:	b2db      	uxtb	r3, r3
 8004784:	73fb      	strb	r3, [r7, #15]

	Can_Cmds[3].DLC = 4;
 8004786:	4b06      	ldr	r3, [pc, #24]	@ (80047a0 <CAN_TxtoMotor+0x60>)
 8004788:	2204      	movs	r2, #4
 800478a:	659a      	str	r2, [r3, #88]	@ 0x58
	MyCAN_Transmit(&Can_Cmds[3], txbuf);
 800478c:	f107 030c 	add.w	r3, r7, #12
 8004790:	4619      	mov	r1, r3
 8004792:	4804      	ldr	r0, [pc, #16]	@ (80047a4 <CAN_TxtoMotor+0x64>)
 8004794:	f7fc f8b8 	bl	8000908 <MyCAN_Transmit>
}
 8004798:	bf00      	nop
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	200005d8 	.word	0x200005d8
 80047a4:	20000620 	.word	0x20000620

080047a8 <CAN_TxtoNV>:
函数功能：CAN-发送不知道(未使用-移植百科荣创功能函数)
入口参数：无
返回  值：无
**************************************************************************/
void CAN_TxtoNV(uint16_t c)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	4603      	mov	r3, r0
 80047b0:	80fb      	strh	r3, [r7, #6]
	uint8_t txbuf[8];
	txbuf[0] = (c>>8)&0x0ff;
 80047b2:	88fb      	ldrh	r3, [r7, #6]
 80047b4:	0a1b      	lsrs	r3, r3, #8
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	723b      	strb	r3, [r7, #8]
	txbuf[1] = (c)&0x0ff;
 80047bc:	88fb      	ldrh	r3, [r7, #6]
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	727b      	strb	r3, [r7, #9]

	Can_Cmds[5].DLC = 2;
 80047c2:	4b07      	ldr	r3, [pc, #28]	@ (80047e0 <CAN_TxtoNV+0x38>)
 80047c4:	2202      	movs	r2, #2
 80047c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

	MyCAN_Transmit(&Can_Cmds[5], txbuf);
 80047ca:	f107 0308 	add.w	r3, r7, #8
 80047ce:	4619      	mov	r1, r3
 80047d0:	4804      	ldr	r0, [pc, #16]	@ (80047e4 <CAN_TxtoNV+0x3c>)
 80047d2:	f7fc f899 	bl	8000908 <MyCAN_Transmit>
}
 80047d6:	bf00      	nop
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	200005d8 	.word	0x200005d8
 80047e4:	20000650 	.word	0x20000650

080047e8 <CAN_TxtoPower>:
函数功能：CAN-上传电量信息
入口参数：x1：左侧电量为1即可，不是由主机上传的	x2右侧电量
返回  值：无
**************************************************************************/
void CAN_TxtoPower(uint8_t x1, uint8_t x2)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	4603      	mov	r3, r0
 80047f0:	460a      	mov	r2, r1
 80047f2:	71fb      	strb	r3, [r7, #7]
 80047f4:	4613      	mov	r3, r2
 80047f6:	71bb      	strb	r3, [r7, #6]
	uint8_t txbuf[3];
	txbuf[0] = 0x03;
 80047f8:	2303      	movs	r3, #3
 80047fa:	733b      	strb	r3, [r7, #12]
	txbuf[1] = 1;
 80047fc:	2301      	movs	r3, #1
 80047fe:	737b      	strb	r3, [r7, #13]
	txbuf[2] = x2;
 8004800:	79bb      	ldrb	r3, [r7, #6]
 8004802:	73bb      	strb	r3, [r7, #14]

	Can_Cmds[6].DLC = 3;
 8004804:	4b06      	ldr	r3, [pc, #24]	@ (8004820 <CAN_TxtoPower+0x38>)
 8004806:	2203      	movs	r2, #3
 8004808:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

	MyCAN_Transmit(&Can_Cmds[6], txbuf);
 800480c:	f107 030c 	add.w	r3, r7, #12
 8004810:	4619      	mov	r1, r3
 8004812:	4804      	ldr	r0, [pc, #16]	@ (8004824 <CAN_TxtoPower+0x3c>)
 8004814:	f7fc f878 	bl	8000908 <MyCAN_Transmit>
}
 8004818:	bf00      	nop
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	200005d8 	.word	0x200005d8
 8004824:	20000668 	.word	0x20000668

08004828 <CAN_TxtoT0>:
函数功能：设置循迹板发射功率 (暂未使用)
入口参数：power 待设置循迹板功率
返回  值：无
**************************************************************************/
void CAN_TxtoT0(uint16_t power) // 设置寻迹板发射功率
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	4603      	mov	r3, r0
 8004830:	80fb      	strh	r3, [r7, #6]
	uint8_t txbuf[3];

	txbuf[0] = 0X03;  //命令关键字
 8004832:	2303      	movs	r3, #3
 8004834:	733b      	strb	r3, [r7, #12]
	txbuf[1] = (power>> 8)&0xff;
 8004836:	88fb      	ldrh	r3, [r7, #6]
 8004838:	0a1b      	lsrs	r3, r3, #8
 800483a:	b29b      	uxth	r3, r3
 800483c:	b2db      	uxtb	r3, r3
 800483e:	737b      	strb	r3, [r7, #13]
	txbuf[2] = (power)&0xff;
 8004840:	88fb      	ldrh	r3, [r7, #6]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	73bb      	strb	r3, [r7, #14]

	Can_Cmds[7].DLC = 3;
 8004846:	4b07      	ldr	r3, [pc, #28]	@ (8004864 <CAN_TxtoT0+0x3c>)
 8004848:	2203      	movs	r2, #3
 800484a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	MyCAN_Transmit(&Can_Cmds[7], txbuf);
 800484e:	f107 030c 	add.w	r3, r7, #12
 8004852:	4619      	mov	r1, r3
 8004854:	4804      	ldr	r0, [pc, #16]	@ (8004868 <CAN_TxtoT0+0x40>)
 8004856:	f7fc f857 	bl	8000908 <MyCAN_Transmit>
}
 800485a:	bf00      	nop
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	200005d8 	.word	0x200005d8
 8004868:	20000680 	.word	0x20000680

0800486c <CAN_TxtoT1>:
函数功能：发送设置循迹板参数 (暂未使用)
入口参数：addr:?  ydata:?
返回  值：无
**************************************************************************/
void CAN_TxtoT1(uint8_t addr, uint16_t ydata)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	4603      	mov	r3, r0
 8004874:	460a      	mov	r2, r1
 8004876:	71fb      	strb	r3, [r7, #7]
 8004878:	4613      	mov	r3, r2
 800487a:	80bb      	strh	r3, [r7, #4]
	uint8_t txbuf[4];

	txbuf[0] = 0X04;  //命令关键字
 800487c:	2304      	movs	r3, #4
 800487e:	733b      	strb	r3, [r7, #12]
	txbuf[1] = addr;
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	737b      	strb	r3, [r7, #13]
	txbuf[2] = (ydata>> 8)&0xff;
 8004884:	88bb      	ldrh	r3, [r7, #4]
 8004886:	0a1b      	lsrs	r3, r3, #8
 8004888:	b29b      	uxth	r3, r3
 800488a:	b2db      	uxtb	r3, r3
 800488c:	73bb      	strb	r3, [r7, #14]
	txbuf[3] = (ydata)&0xff;
 800488e:	88bb      	ldrh	r3, [r7, #4]
 8004890:	b2db      	uxtb	r3, r3
 8004892:	73fb      	strb	r3, [r7, #15]

	Can_Cmds[8].DLC = 4;
 8004894:	4b06      	ldr	r3, [pc, #24]	@ (80048b0 <CAN_TxtoT1+0x44>)
 8004896:	2204      	movs	r2, #4
 8004898:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
	MyCAN_Transmit(&Can_Cmds[8], txbuf);
 800489c:	f107 030c 	add.w	r3, r7, #12
 80048a0:	4619      	mov	r1, r3
 80048a2:	4804      	ldr	r0, [pc, #16]	@ (80048b4 <CAN_TxtoT1+0x48>)
 80048a4:	f7fc f830 	bl	8000908 <MyCAN_Transmit>
}
 80048a8:	bf00      	nop
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	200005d8 	.word	0x200005d8
 80048b4:	20000698 	.word	0x20000698

080048b8 <CAN_TxtoT2>:
函数功能：CAN-设置循迹板上传数据时间
入口参数：TIME:上传时间间隔
返回  值：无
**************************************************************************/
void CAN_TxtoT2(uint8_t time)  // 设置循迹数据上传时间间隔
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	4603      	mov	r3, r0
 80048c0:	71fb      	strb	r3, [r7, #7]
	uint8_t txbuf[2];
	txbuf[0] = 0X02;  //命令关键字
 80048c2:	2302      	movs	r3, #2
 80048c4:	733b      	strb	r3, [r7, #12]
	txbuf[1] = time;
 80048c6:	79fb      	ldrb	r3, [r7, #7]
 80048c8:	737b      	strb	r3, [r7, #13]

	Can_Cmds[9].DLC = 2;
 80048ca:	4b07      	ldr	r3, [pc, #28]	@ (80048e8 <CAN_TxtoT2+0x30>)
 80048cc:	2202      	movs	r2, #2
 80048ce:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
	MyCAN_Transmit(&Can_Cmds[9], txbuf);
 80048d2:	f107 030c 	add.w	r3, r7, #12
 80048d6:	4619      	mov	r1, r3
 80048d8:	4804      	ldr	r0, [pc, #16]	@ (80048ec <CAN_TxtoT2+0x34>)
 80048da:	f7fc f815 	bl	8000908 <MyCAN_Transmit>
}
 80048de:	bf00      	nop
 80048e0:	3710      	adds	r7, #16
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	200005d8 	.word	0x200005d8
 80048ec:	200006b0 	.word	0x200006b0

080048f0 <memset>:
 80048f0:	4402      	add	r2, r0
 80048f2:	4603      	mov	r3, r0
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d100      	bne.n	80048fa <memset+0xa>
 80048f8:	4770      	bx	lr
 80048fa:	f803 1b01 	strb.w	r1, [r3], #1
 80048fe:	e7f9      	b.n	80048f4 <memset+0x4>

08004900 <__libc_init_array>:
 8004900:	b570      	push	{r4, r5, r6, lr}
 8004902:	4d0d      	ldr	r5, [pc, #52]	@ (8004938 <__libc_init_array+0x38>)
 8004904:	4c0d      	ldr	r4, [pc, #52]	@ (800493c <__libc_init_array+0x3c>)
 8004906:	1b64      	subs	r4, r4, r5
 8004908:	10a4      	asrs	r4, r4, #2
 800490a:	2600      	movs	r6, #0
 800490c:	42a6      	cmp	r6, r4
 800490e:	d109      	bne.n	8004924 <__libc_init_array+0x24>
 8004910:	4d0b      	ldr	r5, [pc, #44]	@ (8004940 <__libc_init_array+0x40>)
 8004912:	4c0c      	ldr	r4, [pc, #48]	@ (8004944 <__libc_init_array+0x44>)
 8004914:	f000 f826 	bl	8004964 <_init>
 8004918:	1b64      	subs	r4, r4, r5
 800491a:	10a4      	asrs	r4, r4, #2
 800491c:	2600      	movs	r6, #0
 800491e:	42a6      	cmp	r6, r4
 8004920:	d105      	bne.n	800492e <__libc_init_array+0x2e>
 8004922:	bd70      	pop	{r4, r5, r6, pc}
 8004924:	f855 3b04 	ldr.w	r3, [r5], #4
 8004928:	4798      	blx	r3
 800492a:	3601      	adds	r6, #1
 800492c:	e7ee      	b.n	800490c <__libc_init_array+0xc>
 800492e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004932:	4798      	blx	r3
 8004934:	3601      	adds	r6, #1
 8004936:	e7f2      	b.n	800491e <__libc_init_array+0x1e>
 8004938:	080053c0 	.word	0x080053c0
 800493c:	080053c0 	.word	0x080053c0
 8004940:	080053c0 	.word	0x080053c0
 8004944:	080053c4 	.word	0x080053c4

08004948 <memcpy>:
 8004948:	440a      	add	r2, r1
 800494a:	4291      	cmp	r1, r2
 800494c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004950:	d100      	bne.n	8004954 <memcpy+0xc>
 8004952:	4770      	bx	lr
 8004954:	b510      	push	{r4, lr}
 8004956:	f811 4b01 	ldrb.w	r4, [r1], #1
 800495a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800495e:	4291      	cmp	r1, r2
 8004960:	d1f9      	bne.n	8004956 <memcpy+0xe>
 8004962:	bd10      	pop	{r4, pc}

08004964 <_init>:
 8004964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004966:	bf00      	nop
 8004968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800496a:	bc08      	pop	{r3}
 800496c:	469e      	mov	lr, r3
 800496e:	4770      	bx	lr

08004970 <_fini>:
 8004970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004972:	bf00      	nop
 8004974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004976:	bc08      	pop	{r3}
 8004978:	469e      	mov	lr, r3
 800497a:	4770      	bx	lr
