{
  "Top": "ddrBenchmark",
  "RtlTop": "ddrBenchmark",
  "RtlPrefix": "",
  "RtlSubPrefix": "ddrBenchmark_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "mem": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "mem_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "mem_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "dataNum": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "dataNum",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rw": {
      "index": "2",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rw",
          "usage": "data",
          "direction": "in"
        }]
    },
    "res": {
      "index": "3",
      "direction": "out",
      "srcType": "long long int*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_results",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "res_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "res_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ddrBenchmark"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ddrBenchmark",
    "Version": "1.0",
    "DisplayName": "Ddrbenchmark",
    "Revision": "2112850808",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ddrBenchmark_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/ddrbenchmark.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ddrBenchmark_control_s_axi.vhd",
      "impl\/vhdl\/ddrBenchmark_countCycles.vhd",
      "impl\/vhdl\/ddrBenchmark_countCycles_Pipeline_count.vhd",
      "impl\/vhdl\/ddrBenchmark_entry_proc.vhd",
      "impl\/vhdl\/ddrBenchmark_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/ddrBenchmark_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/ddrBenchmark_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/ddrBenchmark_gmem_m_axi.vhd",
      "impl\/vhdl\/ddrBenchmark_results_m_axi.vhd",
      "impl\/vhdl\/ddrBenchmark_runBench.vhd",
      "impl\/vhdl\/ddrBenchmark_runBench_Pipeline_dataWrite.vhd",
      "impl\/vhdl\/ddrBenchmark_runBench_Pipeline_dataWrite1.vhd",
      "impl\/vhdl\/ddrBenchmark_start_for_countCycles_U0.vhd",
      "impl\/vhdl\/ddrBenchmark.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ddrBenchmark_control_s_axi.v",
      "impl\/verilog\/ddrBenchmark_countCycles.v",
      "impl\/verilog\/ddrBenchmark_countCycles_Pipeline_count.v",
      "impl\/verilog\/ddrBenchmark_entry_proc.v",
      "impl\/verilog\/ddrBenchmark_fifo_w64_d2_S.v",
      "impl\/verilog\/ddrBenchmark_fifo_w64_d3_S.v",
      "impl\/verilog\/ddrBenchmark_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/ddrBenchmark_gmem_m_axi.v",
      "impl\/verilog\/ddrBenchmark_hls_deadlock_detection_unit.v",
      "impl\/verilog\/ddrBenchmark_hls_deadlock_detector.vh",
      "impl\/verilog\/ddrBenchmark_hls_deadlock_report_unit.vh",
      "impl\/verilog\/ddrBenchmark_results_m_axi.v",
      "impl\/verilog\/ddrBenchmark_runBench.v",
      "impl\/verilog\/ddrBenchmark_runBench_Pipeline_dataWrite.v",
      "impl\/verilog\/ddrBenchmark_runBench_Pipeline_dataWrite1.v",
      "impl\/verilog\/ddrBenchmark_start_for_countCycles_U0.v",
      "impl\/verilog\/ddrBenchmark.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/ddrBenchmark_v1_0\/data\/ddrBenchmark.mdd",
      "impl\/misc\/drivers\/ddrBenchmark_v1_0\/data\/ddrBenchmark.tcl",
      "impl\/misc\/drivers\/ddrBenchmark_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/ddrBenchmark_v1_0\/src\/xddrbenchmark.c",
      "impl\/misc\/drivers\/ddrBenchmark_v1_0\/src\/xddrbenchmark.h",
      "impl\/misc\/drivers\/ddrBenchmark_v1_0\/src\/xddrbenchmark_hw.h",
      "impl\/misc\/drivers\/ddrBenchmark_v1_0\/src\/xddrbenchmark_linux.c",
      "impl\/misc\/drivers\/ddrBenchmark_v1_0\/src\/xddrbenchmark_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ddrBenchmark.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_results",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "mem_1",
          "access": "W",
          "description": "Data signal of mem",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mem",
              "access": "W",
              "description": "Bit 31 to 0 of mem"
            }]
        },
        {
          "offset": "0x14",
          "name": "mem_2",
          "access": "W",
          "description": "Data signal of mem",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mem",
              "access": "W",
              "description": "Bit 63 to 32 of mem"
            }]
        },
        {
          "offset": "0x1c",
          "name": "dataNum",
          "access": "W",
          "description": "Data signal of dataNum",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dataNum",
              "access": "W",
              "description": "Bit 31 to 0 of dataNum"
            }]
        },
        {
          "offset": "0x24",
          "name": "rw",
          "access": "W",
          "description": "Data signal of rw",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "rw",
              "access": "W",
              "description": "Bit 0 to 0 of rw"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x2c",
          "name": "res_1",
          "access": "W",
          "description": "Data signal of res",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "res",
              "access": "W",
              "description": "Bit 31 to 0 of res"
            }]
        },
        {
          "offset": "0x30",
          "name": "res_2",
          "access": "W",
          "description": "Data signal of res",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "res",
              "access": "W",
              "description": "Bit 63 to 32 of res"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "16",
          "argName": "mem"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "28",
          "argName": "dataNum"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "36",
          "argName": "rw"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "44",
          "argName": "res"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem:m_axi_results",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "1",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "mem"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "mem"
        }
      ]
    },
    "m_axi_results": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_results_",
      "paramPrefix": "C_M_AXI_RESULTS_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_results_ARADDR",
        "m_axi_results_ARBURST",
        "m_axi_results_ARCACHE",
        "m_axi_results_ARID",
        "m_axi_results_ARLEN",
        "m_axi_results_ARLOCK",
        "m_axi_results_ARPROT",
        "m_axi_results_ARQOS",
        "m_axi_results_ARREADY",
        "m_axi_results_ARREGION",
        "m_axi_results_ARSIZE",
        "m_axi_results_ARUSER",
        "m_axi_results_ARVALID",
        "m_axi_results_AWADDR",
        "m_axi_results_AWBURST",
        "m_axi_results_AWCACHE",
        "m_axi_results_AWID",
        "m_axi_results_AWLEN",
        "m_axi_results_AWLOCK",
        "m_axi_results_AWPROT",
        "m_axi_results_AWQOS",
        "m_axi_results_AWREADY",
        "m_axi_results_AWREGION",
        "m_axi_results_AWSIZE",
        "m_axi_results_AWUSER",
        "m_axi_results_AWVALID",
        "m_axi_results_BID",
        "m_axi_results_BREADY",
        "m_axi_results_BRESP",
        "m_axi_results_BUSER",
        "m_axi_results_BVALID",
        "m_axi_results_RDATA",
        "m_axi_results_RID",
        "m_axi_results_RLAST",
        "m_axi_results_RREADY",
        "m_axi_results_RRESP",
        "m_axi_results_RUSER",
        "m_axi_results_RVALID",
        "m_axi_results_WDATA",
        "m_axi_results_WID",
        "m_axi_results_WLAST",
        "m_axi_results_WREADY",
        "m_axi_results_WSTRB",
        "m_axi_results_WUSER",
        "m_axi_results_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "1",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "res"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "res"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_results_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_results_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_results_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_results_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_results_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_results_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_results_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_results_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_results_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_results_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_results_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_results_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_results_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_results_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_results_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_results_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_results_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_results_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_results_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_results_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_results_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_results_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_results_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_results_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_results_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_results_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_results_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_results_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_results_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_results_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_results_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_results_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_results_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_results_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_results_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_results_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_results_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_results_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_results_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_results_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_results_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_results_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_results_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_results_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_results_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ddrBenchmark",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "runBench",
          "InstanceName": "runBench_U0",
          "Instances": [
            {
              "ModuleName": "runBench_Pipeline_dataWrite1",
              "InstanceName": "grp_runBench_Pipeline_dataWrite1_fu_116"
            },
            {
              "ModuleName": "runBench_Pipeline_dataWrite",
              "InstanceName": "grp_runBench_Pipeline_dataWrite_fu_124"
            }
          ]
        },
        {
          "ModuleName": "countCycles",
          "InstanceName": "countCycles_U0",
          "Instances": [{
              "ModuleName": "countCycles_Pipeline_count",
              "InstanceName": "grp_countCycles_Pipeline_count_fu_90"
            }]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "runBench_Pipeline_dataWrite1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runBench_Pipeline_dataWrite": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runBench": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "countCycles_Pipeline_count": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "countCycles": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ddrBenchmark": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runBench_Pipeline_dataWrite1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "3",
          "PipelineIIMax": "-1",
          "PipelineII": "3 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "dataWrite",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "65",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "104",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runBench_Pipeline_dataWrite": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "3",
          "PipelineIIMax": "-1",
          "PipelineII": "3 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "dataWrite",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "65",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "104",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runBench": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "2",
          "PipelineIIMax": "-1",
          "PipelineII": "2 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "853",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "960",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "countCycles_Pipeline_count": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.222"
        },
        "Loops": [{
            "Name": "count",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "67",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "countCycles": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "203",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ddrBenchmark": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "3873",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "5571",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "10",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-01-09 22:08:41 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
