From 2e8fcc979202408aeec61576dd9739d0407b59f2 Mon Sep 17 00:00:00 2001
Message-Id: <2e8fcc979202408aeec61576dd9739d0407b59f2.1675725530.git.stefan@agner.ch>
From: Stefan Agner <stefan@agner.ch>
Date: Tue, 7 Feb 2023 00:18:24 +0100
Subject: [PATCH] config: configure cpc usart vcom for SkyConnect

---
 ...cpc_drv_secondary_uart_usart_vcom_config.h | 22 +++++++++----------
 1 file changed, 11 insertions(+), 11 deletions(-)

diff --git a/config/sl_cpc_drv_secondary_uart_usart_vcom_config.h b/config/sl_cpc_drv_secondary_uart_usart_vcom_config.h
index 66288db..e006ebc 100644
--- a/config/sl_cpc_drv_secondary_uart_usart_vcom_config.h
+++ b/config/sl_cpc_drv_secondary_uart_usart_vcom_config.h
@@ -62,21 +62,21 @@
 #define SL_CPC_DRV_UART_VCOM_PERIPHERAL                 USART0
 #define SL_CPC_DRV_UART_VCOM_PERIPHERAL_NO              0
 
-// USART TX
-#define SL_CPC_DRV_UART_VCOM_TX_PORT                    gpioPortD
-#define SL_CPC_DRV_UART_VCOM_TX_PIN                     13
+// USART0 TX on PA05
+#define SL_CPC_DRV_UART_VCOM_TX_PORT                    gpioPortA
+#define SL_CPC_DRV_UART_VCOM_TX_PIN                     5
 
-// USART RX
-#define SL_CPC_DRV_UART_VCOM_RX_PORT                    gpioPortD
-#define SL_CPC_DRV_UART_VCOM_RX_PIN                     14
+// USART0 RX on PA06
+#define SL_CPC_DRV_UART_VCOM_RX_PORT                    gpioPortA
+#define SL_CPC_DRV_UART_VCOM_RX_PIN                     6
 
-// USART CTS
+// USART0 CTS on PD02
 #define SL_CPC_DRV_UART_VCOM_CTS_PORT                   gpioPortD
-#define SL_CPC_DRV_UART_VCOM_CTS_PIN                    13
+#define SL_CPC_DRV_UART_VCOM_CTS_PIN                    2
 
-// USART RTS
-#define SL_CPC_DRV_UART_VCOM_RTS_PORT                   gpioPortD
-#define SL_CPC_DRV_UART_VCOM_RTS_PIN                    14
+// USART0 RTS on PC01
+#define SL_CPC_DRV_UART_VCOM_RTS_PORT                   gpioPortC
+#define SL_CPC_DRV_UART_VCOM_RTS_PIN                    1
 
 // [USART_SL_CPC_DRV_UART_VCOM]$
 // <<< sl:end pin_tool >>>
-- 
2.39.1

