

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s'
================================================================
* Date:           Wed Aug 14 11:42:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.901 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1586|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|     1622|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |icmp_ln51_10_fu_1027_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_11_fu_1083_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_12_fu_1139_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_13_fu_1195_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_14_fu_1251_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_15_fu_1307_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_16_fu_1363_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_17_fu_1419_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_18_fu_1475_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_19_fu_1531_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_1_fu_523_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_20_fu_1587_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_21_fu_1643_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_22_fu_1699_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_23_fu_1755_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_2_fu_579_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_3_fu_635_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_4_fu_691_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_5_fu_747_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_6_fu_803_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_7_fu_859_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_8_fu_915_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_9_fu_971_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_fu_473_p2        |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln52_10_fu_1061_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_11_fu_1117_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_12_fu_1173_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_13_fu_1229_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_14_fu_1285_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_15_fu_1341_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_16_fu_1397_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_17_fu_1453_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_18_fu_1509_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_19_fu_1565_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_1_fu_557_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_20_fu_1621_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_21_fu_1677_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_22_fu_1733_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_23_fu_1789_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_2_fu_613_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_3_fu_669_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_4_fu_725_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_5_fu_781_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_6_fu_837_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_7_fu_893_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_8_fu_949_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_9_fu_1005_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_fu_501_p2        |      icmp|   0|  0|  13|           6|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |select_ln51_10_fu_1075_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_11_fu_1131_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_12_fu_1187_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_13_fu_1243_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_14_fu_1299_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_15_fu_1355_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_16_fu_1411_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_17_fu_1467_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_18_fu_1523_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_19_fu_1579_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_1_fu_571_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_20_fu_1635_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_21_fu_1691_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_22_fu_1747_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_23_fu_1803_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_2_fu_627_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_3_fu_683_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_4_fu_739_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_5_fu_795_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_6_fu_851_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_7_fu_907_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_8_fu_963_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_9_fu_1019_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_fu_515_p3      |    select|   0|  0|  15|           1|          15|
    |select_ln52_10_fu_1067_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_11_fu_1123_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_12_fu_1179_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_13_fu_1235_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_14_fu_1291_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_15_fu_1347_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_16_fu_1403_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_17_fu_1459_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_18_fu_1515_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_19_fu_1571_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_1_fu_563_p3    |    select|   0|  0|  15|           1|           2|
    |select_ln52_20_fu_1627_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_21_fu_1683_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_22_fu_1739_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_23_fu_1795_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_2_fu_619_p3    |    select|   0|  0|  15|           1|           2|
    |select_ln52_3_fu_675_p3    |    select|   0|  0|  15|           1|           2|
    |select_ln52_4_fu_731_p3    |    select|   0|  0|  15|           1|           2|
    |select_ln52_5_fu_787_p3    |    select|   0|  0|  15|           1|           2|
    |select_ln52_6_fu_843_p3    |    select|   0|  0|  15|           1|           2|
    |select_ln52_7_fu_899_p3    |    select|   0|  0|  15|           1|           2|
    |select_ln52_8_fu_955_p3    |    select|   0|  0|  15|           1|           2|
    |select_ln52_9_fu_1011_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_fu_507_p3      |    select|   0|  0|  15|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1586|         577|         457|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_done           |   9|          2|    1|          2|
    |layer4_out_blk_n  |   9|          2|    1|          2|
    |layer5_out_blk_n  |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  36|          8|    4|          8|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,24u>,array<ap_ufixed<15,0,4,0,0>,24u>,relu_config5>|  return value|
|layer4_out_dout            |   in|  384|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_empty_n         |   in|    1|     ap_fifo|                                                               layer4_out|       pointer|
|layer4_out_read            |  out|    1|     ap_fifo|                                                               layer4_out|       pointer|
|layer5_out_din             |  out|  360|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                               layer5_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

