

================================================================
== Vitis HLS Report for 'float_safe_softmax2_Pipeline_reduce_partial'
================================================================
* Date:           Thu Oct 16 15:28:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.226 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.980 us|  0.980 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- reduce_partial  |       96|       96|         4|          3|          1|    32|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|      44|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      44|     256|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+-----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------+----------------+---------+----+---+-----+-----+
    |mux_325_32_1_1_U1191  |mux_325_32_1_1  |        0|   0|  0|  148|    0|
    +----------------------+----------------+---------+----+---+-----+-----+
    |Total                 |                |        0|   0|  0|  148|    0|
    +----------------------+----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln891_fu_328_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln891_fu_322_p2  |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  25|          13|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load    |   9|          2|   32|         64|
    |k_fu_102                     |   9|          2|    6|         12|
    |sum_fu_98                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   75|        152|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |k_fu_102                     |   6|   0|    6|          0|
    |sum_fu_98                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  44|   0|   44|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|grp_fu_1521_p_din0    |  out|   32|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|grp_fu_1521_p_din1    |  out|   32|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|grp_fu_1521_p_opcode  |  out|    1|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|grp_fu_1521_p_dout0   |   in|   32|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|grp_fu_1521_p_ce      |  out|    1|  ap_ctrl_hs|  float_safe_softmax2_Pipeline_reduce_partial|  return value|
|add10418_reload       |   in|   32|     ap_none|                              add10418_reload|        scalar|
|add104_120_reload     |   in|   32|     ap_none|                            add104_120_reload|        scalar|
|add104_222_reload     |   in|   32|     ap_none|                            add104_222_reload|        scalar|
|add104_324_reload     |   in|   32|     ap_none|                            add104_324_reload|        scalar|
|add104_426_reload     |   in|   32|     ap_none|                            add104_426_reload|        scalar|
|add104_528_reload     |   in|   32|     ap_none|                            add104_528_reload|        scalar|
|add104_630_reload     |   in|   32|     ap_none|                            add104_630_reload|        scalar|
|add104_732_reload     |   in|   32|     ap_none|                            add104_732_reload|        scalar|
|add104_834_reload     |   in|   32|     ap_none|                            add104_834_reload|        scalar|
|add104_936_reload     |   in|   32|     ap_none|                            add104_936_reload|        scalar|
|add104_1038_reload    |   in|   32|     ap_none|                           add104_1038_reload|        scalar|
|add104_1140_reload    |   in|   32|     ap_none|                           add104_1140_reload|        scalar|
|add104_1242_reload    |   in|   32|     ap_none|                           add104_1242_reload|        scalar|
|add104_1344_reload    |   in|   32|     ap_none|                           add104_1344_reload|        scalar|
|add104_1446_reload    |   in|   32|     ap_none|                           add104_1446_reload|        scalar|
|add104_1548_reload    |   in|   32|     ap_none|                           add104_1548_reload|        scalar|
|add104_1650_reload    |   in|   32|     ap_none|                           add104_1650_reload|        scalar|
|add104_1752_reload    |   in|   32|     ap_none|                           add104_1752_reload|        scalar|
|add104_1854_reload    |   in|   32|     ap_none|                           add104_1854_reload|        scalar|
|add104_1956_reload    |   in|   32|     ap_none|                           add104_1956_reload|        scalar|
|add104_2058_reload    |   in|   32|     ap_none|                           add104_2058_reload|        scalar|
|add104_2160_reload    |   in|   32|     ap_none|                           add104_2160_reload|        scalar|
|add104_2262_reload    |   in|   32|     ap_none|                           add104_2262_reload|        scalar|
|add104_2364_reload    |   in|   32|     ap_none|                           add104_2364_reload|        scalar|
|add104_2466_reload    |   in|   32|     ap_none|                           add104_2466_reload|        scalar|
|add104_2568_reload    |   in|   32|     ap_none|                           add104_2568_reload|        scalar|
|add104_2670_reload    |   in|   32|     ap_none|                           add104_2670_reload|        scalar|
|add104_2772_reload    |   in|   32|     ap_none|                           add104_2772_reload|        scalar|
|add104_2874_reload    |   in|   32|     ap_none|                           add104_2874_reload|        scalar|
|add104_2976_reload    |   in|   32|     ap_none|                           add104_2976_reload|        scalar|
|add104_3078_reload    |   in|   32|     ap_none|                           add104_3078_reload|        scalar|
|add104_3180_reload    |   in|   32|     ap_none|                           add104_3180_reload|        scalar|
|sum_out               |  out|   32|      ap_vld|                                      sum_out|       pointer|
|sum_out_ap_vld        |  out|    1|      ap_vld|                                      sum_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------------------+--------------+

