// Seed: 1715454126
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2
    , id_4,
    input id_3
);
  assign id_0 = id_4;
  assign id_4 = 1;
endmodule
