[2025-09-18 05:10:39] START suite=qualcomm_srv trace=srv106_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv106_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2647614 heartbeat IPC: 3.777 cumulative IPC: 3.777 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5070075 heartbeat IPC: 4.128 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5070075 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5070075 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14459721 heartbeat IPC: 1.065 cumulative IPC: 1.065 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23722742 heartbeat IPC: 1.08 cumulative IPC: 1.072 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 33048780 heartbeat IPC: 1.072 cumulative IPC: 1.072 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 42312972 heartbeat IPC: 1.079 cumulative IPC: 1.074 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 51672326 heartbeat IPC: 1.068 cumulative IPC: 1.073 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 60924758 heartbeat IPC: 1.081 cumulative IPC: 1.074 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 70255102 heartbeat IPC: 1.072 cumulative IPC: 1.074 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 79543706 heartbeat IPC: 1.077 cumulative IPC: 1.074 (Simulation time: 00 hr 10 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv106_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 88983067 heartbeat IPC: 1.059 cumulative IPC: 1.073 (Simulation time: 00 hr 12 min 03 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 93238036 cumulative IPC: 1.073 (Simulation time: 00 hr 13 min 14 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 93238036 cumulative IPC: 1.073 (Simulation time: 00 hr 13 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv106_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.073 instructions: 100000000 cycles: 93238036
CPU 0 Branch Prediction Accuracy: 90.91% MPKI: 15.98 Average ROB Occupancy at Mispredict: 25.24
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3815
BRANCH_INDIRECT: 0.4165
BRANCH_CONDITIONAL: 13.03
BRANCH_DIRECT_CALL: 0.927
BRANCH_INDIRECT_CALL: 0.6036
BRANCH_RETURN: 0.6214


====Backend Stall Breakdown====
ROB_STALL: 119723
LQ_STALL: 0
SQ_STALL: 523664


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 133.65384
REPLAY_LOAD: 114.07042
NON_REPLAY_LOAD: 41.903122

== Total ==
ADDR_TRANS: 6950
REPLAY_LOAD: 8099
NON_REPLAY_LOAD: 104674

== Counts ==
ADDR_TRANS: 52
REPLAY_LOAD: 71
NON_REPLAY_LOAD: 2498

cpu0->cpu0_STLB TOTAL        ACCESS:    1865938 HIT:    1861645 MISS:       4293 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1865938 HIT:    1861645 MISS:       4293 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 248.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8564335 HIT:    7150243 MISS:    1414092 MSHR_MERGE:      63147
cpu0->cpu0_L2C LOAD         ACCESS:    6735710 HIT:    5626308 MISS:    1109402 MSHR_MERGE:       8391
cpu0->cpu0_L2C RFO          ACCESS:     557270 HIT:     379003 MISS:     178267 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     268815 HIT:     169693 MISS:      99122 MSHR_MERGE:      54756
cpu0->cpu0_L2C WRITE        ACCESS:     994722 HIT:     974684 MISS:      20038 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7818 HIT:        555 MISS:       7263 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     214224 ISSUED:     180298 USEFUL:       9501 USELESS:      10003
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15014115 HIT:    8052446 MISS:    6961669 MSHR_MERGE:    1650967
cpu0->cpu0_L1I LOAD         ACCESS:   15014115 HIT:    8052446 MISS:    6961669 MSHR_MERGE:    1650967
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.88 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30971253 HIT:   27314317 MISS:    3656936 MSHR_MERGE:    1569590
cpu0->cpu0_L1D LOAD         ACCESS:   17145221 HIT:   15333678 MISS:    1811543 MSHR_MERGE:     386533
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     476269 HIT:     307783 MISS:     168486 MSHR_MERGE:      71238
cpu0->cpu0_L1D WRITE        ACCESS:   13341020 HIT:   11672036 MISS:    1668984 MSHR_MERGE:    1111714
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8743 HIT:        820 MISS:       7923 MSHR_MERGE:        105
cpu0->cpu0_L1D PREFETCH REQUESTED:     679887 ISSUED:     476265 USEFUL:      19254 USELESS:      44915
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.38 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12454494 HIT:   10548188 MISS:    1906306 MSHR_MERGE:     956698
cpu0->cpu0_ITLB LOAD         ACCESS:   12454494 HIT:   10548188 MISS:    1906306 MSHR_MERGE:     956698
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.095 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28933635 HIT:   27699163 MISS:    1234472 MSHR_MERGE:     318144
cpu0->cpu0_DTLB LOAD         ACCESS:   28933635 HIT:   27699163 MISS:    1234472 MSHR_MERGE:     318144
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.074 cycles
cpu0->LLC TOTAL        ACCESS:    1599480 HIT:    1536809 MISS:      62671 MSHR_MERGE:       2388
cpu0->LLC LOAD         ACCESS:    1101011 HIT:    1082699 MISS:      18312 MSHR_MERGE:        272
cpu0->LLC RFO          ACCESS:     178266 HIT:     151286 MISS:      26980 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      44365 HIT:      31565 MISS:      12800 MSHR_MERGE:       2116
cpu0->LLC WRITE        ACCESS:     268575 HIT:     268330 MISS:        245 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7263 HIT:       2929 MISS:       4334 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3662
  ROW_BUFFER_MISS:      56376
  AVG DBUS CONGESTED CYCLE: 3.475
Channel 0 WQ ROW_BUFFER_HIT:       1193
  ROW_BUFFER_MISS:      22781
  FULL:          0
Channel 0 REFRESHES ISSUED:       7770

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       512734       415768       108059         2481
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           61          408          327
  STLB miss resolved @ L2C                0           78           88          288           81
  STLB miss resolved @ LLC                0           81          231         1478          620
  STLB miss resolved @ MEM                0            4          332         2163         2370

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             160345        51032      1230265       172782          452
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           57           93           37
  STLB miss resolved @ L2C                0           49           62           53            7
  STLB miss resolved @ LLC                0           43          173          407           67
  STLB miss resolved @ MEM                0            1           88          251          151
[2025-09-18 05:23:53] END   suite=qualcomm_srv trace=srv106_ap (rc=0)
