
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Thu Dec  4 14:58:45 2025

Design Information
------------------

Command line:   map -pdc C:/Users/jgong/Desktop/proj_spi/pin.pdc -i
     proj_spi_impl_1_syn.udb -o proj_spi_impl_1_map.udb -mp proj_spi_impl_1.mrp
     -hierrpt -gui -msgset C:/Users/jgong/Desktop/proj_spi/promote.xml

Design Summary
--------------

   Number of slice registers: 876 out of  5280 (17%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           3900 out of  5280 (74%)
      Number of logic LUT4s:             2443
      Number of inserted feedthru LUT4s: 297
      Number of replicated LUT4s:          6
      Number of ripple logic:            577 (1154 LUT4s)
   Number of IO sites used:   21 out of 39 (54%)
      Number of IO sites used for general PIO: 21
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 21 out of 36 (58%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 21 out of 39 (54%)
   Number of DSPs:             7 out of 8 (88%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             19 out of 30 (63%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net clk: 560 loads, 560 rising, 0 falling (Driver: Pin
     hf_osc.osc_inst/CLKHF)
      Net vgatop_inst.pll_clk_internal: 333 loads, 333 rising, 0 falling
     (Driver: Pin vgatop_inst.pllclk.u_pll/OUTGLOBAL)
   Number of Clock Enables:  32
      Net VCC_net: 39 loads, 0 SLICEs
      Net n9688: 32 loads, 32 SLICEs
      Net rst_n: 2 loads, 0 SLICEs
      Net n9625: 54 loads, 54 SLICEs
      Net n9538: 8 loads, 8 SLICEs
      Net n9701: 50 loads, 50 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net n9552: 9 loads, 9 SLICEs
      Net n9572: 9 loads, 9 SLICEs
      Net n11520: 7 loads, 7 SLICEs
      Net spi_inst.n11524: 8 loads, 8 SLICEs
      Net spi_inst.n11522: 2 loads, 2 SLICEs
      Net fft_ctrl_inst.fft_load: 1 loads, 0 SLICEs
      Net fft_ctrl_inst.n9054: 8 loads, 8 SLICEs
      Net fft_ctrl_inst.ram_wr_en: 1 loads, 0 SLICEs
      Net fft_ctrl_inst.fft_start_negedge: 8 loads, 8 SLICEs
      Net fft_ctrl_inst.fftfull.fftdec.n9641: 12 loads, 12 SLICEs
      Net n9560: 5 loads, 5 SLICEs
      Net fft_ctrl_inst.fftfull.fft.read_sel_N_2386: 8 loads, 0 SLICEs
      Net fft_ctrl_inst.fftfull.fft.read_sel: 8 loads, 0 SLICEs
      Net fft_ctrl_inst.fftfull.fft.mem_write1: 8 loads, 0 SLICEs
      Net fft_ctrl_inst.fftfull.fft.mem_write0: 8 loads, 0 SLICEs
      Net fft_ctrl_inst.fftfull.fft.addctrl_inst.addgen.n10693: 9 loads, 9
     SLICEs
      Net fft_ctrl_inst.fftfull.fft.addctrl_inst.addgen.n10690: 5 loads, 5
     SLICEs
      Net vgatop_inst.vgactrl.n21: 10 loads, 10 SLICEs
      Net vgatop_inst.score.n9046: 8 loads, 8 SLICEs
      Net vgatop_inst.score.n9042: 8 loads, 8 SLICEs
      Net vgatop_inst.score.n9047: 8 loads, 8 SLICEs
      Net vgatop_inst.score.n9043: 8 loads, 8 SLICEs
      Net vgatop_inst.score.n9044: 8 loads, 8 SLICEs
      Net vgatop_inst.score.n9048: 8 loads, 8 SLICEs
      Net vgatop_inst.score.n9050: 8 loads, 8 SLICEs
      Net vgatop_inst.score.n9051: 8 loads, 8 SLICEs
   Number of LSRs:  10
      Net rst_n_N_2361: 226 loads, 226 SLICEs
      Net reset_c_N_2341: 24 loads, 24 SLICEs
      Net n143: 3 loads, 3 SLICEs
      Net fft_ctrl_inst.fftfull.fft.n76: 5 loads, 5 SLICEs
      Net fft_ctrl_inst.fftfull.fft.addctrl_inst.addgen.n24: 14 loads, 14 SLICEs
      Net fft_ctrl_inst.fftfull.fft.addctrl_inst.addgen.n9085: 12 loads, 12
     SLICEs
      Net vgatop_inst.n6_adj_3330: 73 loads, 73 SLICEs
      Net vgatop_inst.score.n4110: 1 loads, 1 SLICEs
      Net vgatop_inst.score.n9084: 9 loads, 9 SLICEs
      Net vgatop_inst.score.n24746: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net rst_n: 247 loads
      Net rst_n_N_2361: 226 loads
      Net VCC_net: 185 loads
      Net fft_load_d2: 148 loads
      Net vgatop_inst.score.clef_rom.addr_d2[3]: 108 loads
      Net vgatop_inst.score.clef_rom.addr_d2[2]: 105 loads
      Net bf_enable: 100 loads
      Net vgatop_inst.score.clef_rom.addr_d2[1]: 98 loads
      Net n110: 85 loads
      Net vgatop_inst.score.clef_rom.addr_d2[0]: 85 loads





   Number of warnings:  4
   Number of criticals: 0

                                    Page 2





 (cont)
-------
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map: C:/Users/jgong/Desktop/proj_spi/pin.pdc (2) : No port
     matched 'fft_start_posedge'.
WARNING <1027013> - map: No port matched 'fft_start_posedge'.
WARNING <1026001> - map: C:/Users/jgong/Desktop/proj_spi/pin.pdc (2) : Can't
     resolve object 'fft_start_posedge' in constraint 'ldc_set_location -site
     {6} [get_ports fft_start_posedge]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {6}
     [get_ports fft_start_posedge]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| note[2]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| note[3]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| note[4]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| note[5]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| note[1]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| note[6]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| note[7]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vga_rgb[0]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vga_rgb[1]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vga_rgb[2]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vsync               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| hsync               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| miso                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| note[0]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led0                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led1                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led2                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 3





IO (PIO) Attributes (cont)
--------------------------
| sclk                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cs                  | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| mosi                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            vgatop_inst/pllclk/u_pll
  Input Reference Clock:               NODE     clk
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     vgatop_inst.pll_clk_internal
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     vgatop_inst.pllclk.intfbout_wire
  Internal Feedback output:            NODE     vgatop_inst.pllclk.intfbout_wire
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                         NODE     sig_000.FeedThruLUT
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            2
  Feedback Divider:                             24
  VCO Divider:                                  2
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc.osc_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  10

ASIC Components
---------------

Instance Name: fft_ctrl_inst/ram_databuf/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_
     ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fftdec/dout_16__I_0

                                    Page 4





ASIC Components (cont)
----------------------
         Type: DSP
Instance Name: fft_ctrl_inst/fftfull/fftdec/dout_0__I_0
         Type: DSP
Instance Name: fft_ctrl_inst/fftfull/fft/twiddle_lut/mux_4
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/twiddle_lut/real_tw_15__I_0
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram1_b_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[3].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram1_b_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[2].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram1_b_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram1_b_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram1_a_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[3].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram1_a_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[2].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram1_a_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram1_a_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram0_b_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[3].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram0_b_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[2].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram0_b_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram0_b_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram0_a_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[3].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram0_a_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[2].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram0_a_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: fft_ctrl_inst/fftfull/fft/ram0_a_bfa/lscc_ram_dp_inst/mem_main/NO
     N_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name:
     fft_ctrl_inst/fftfull/fft/butterfly_inst/tw_mult/mult4/img_b_0__I_0

                                    Page 5





ASIC Components (cont)
----------------------
         Type: DSP
Instance Name:
     fft_ctrl_inst/fftfull/fft/butterfly_inst/tw_mult/mult3/img_b_0__I_0_2
         Type: DSP
Instance Name:
     fft_ctrl_inst/fftfull/fft/butterfly_inst/tw_mult/mult2/real_b_0__I_0
         Type: DSP
Instance Name:
     fft_ctrl_inst/fftfull/fft/butterfly_inst/tw_mult/mult1/real_b_0__I_0_2
         Type: DSP
Instance Name: vgatop_inst/score/mult_1702
         Type: DSP
Instance Name: vgatop_inst/pllclk/u_pll
         Type: PLL
Instance Name: hf_osc.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 25
   Total number of constraints dropped: 1
   Dropped constraint is:
     ldc_set_location -site {6} [get_ports fft_start_posedge]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 124 MB
Checksum -- map: aa52063fde0e0503ad572fe99cfa9cc930514e8


























                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
