
26. Printing statistics.

=== adc_clkgen_with_edgedetect ===

   Number of wires:                269
   Number of wire bits:            286
   Number of public wires:         269
   Number of public wire bits:     286
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     sky130_fd_sc_hd__and2_1        21
     sky130_fd_sc_hd__and2b_1       21
     sky130_fd_sc_hd__buf_1          3
     sky130_fd_sc_hd__buf_4         10
     sky130_fd_sc_hd__inv_2         22
     sky130_fd_sc_hd__mux2_1        21
     sky130_fd_sc_hd__nor2b_1        2
     sky130_fd_sc_hd__or2_1          1
     sky130_mm_sc_hd_dlyPoly5ns    156

   Area for cell type \sky130_fd_sc_hd__and2_1 is unknown!
   Area for cell type \sky130_fd_sc_hd__and2b_1 is unknown!
   Area for cell type \sky130_fd_sc_hd__nor2b_1 is unknown!
   Area for cell type \sky130_fd_sc_hd__or2_1 is unknown!
   Area for cell type \sky130_mm_sc_hd_dlyPoly5ns is unknown!

   Chip area for module '\adc_clkgen_with_edgedetect': 405.388800

