/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  reg [2:0] _01_;
  wire [3:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [22:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [18:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [27:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(in_data[133] ? celloutsig_1_4z : celloutsig_1_3z[2]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 17'h00000;
    else _00_ <= in_data[41:25];
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_8z = celloutsig_0_7z[11:0] & { celloutsig_0_4z[11:1], celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_2z & in_data[92:89];
  assign celloutsig_0_11z = { celloutsig_0_4z[4:0], celloutsig_0_5z } & { celloutsig_0_8z[2:1], celloutsig_0_2z };
  assign celloutsig_1_11z = { in_data[180:163], celloutsig_1_9z } & { in_data[129:116], _01_, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_15z = { celloutsig_1_8z[12:10], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z } & { celloutsig_1_11z[11:6], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[117:108], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z } / { 1'h1, celloutsig_1_3z[3:2], celloutsig_1_6z, _01_, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_15z[3:0], celloutsig_1_1z, _01_, celloutsig_1_9z } / { 1'h1, celloutsig_1_11z[8:1] };
  assign celloutsig_0_5z = { celloutsig_0_4z[7:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } === _00_[13:1];
  assign celloutsig_0_14z = { celloutsig_0_8z[4:0], celloutsig_0_3z } === { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[159:156] === { in_data[141:140], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[160:141], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } === { in_data[139:112], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_12z = celloutsig_0_11z[3:0] && in_data[82:79];
  assign celloutsig_1_0z = in_data[136:134] && in_data[133:131];
  assign celloutsig_1_2z = { in_data[145:140], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } && { in_data[143:136], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[80:74] && in_data[69:63];
  assign celloutsig_1_9z = ! { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_10z[3:2], celloutsig_0_10z, _00_ } * { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_12z = celloutsig_1_6z ? { celloutsig_1_11z[0], celloutsig_1_1z, celloutsig_1_1z } : { celloutsig_1_8z[3], 1'h0, celloutsig_1_9z };
  assign celloutsig_1_10z = { celloutsig_1_8z[10:7], celloutsig_1_5z } !== { celloutsig_1_3z[3:1], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_7z = { _00_[12:4], celloutsig_0_2z, celloutsig_0_3z } | in_data[85:72];
  assign celloutsig_0_3z = & { celloutsig_0_2z, _00_ };
  assign celloutsig_0_4z = { _00_[7:3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } - { in_data[67:58], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[64:61] - { in_data[28:26], celloutsig_0_1z };
  assign celloutsig_1_5z = ~((celloutsig_1_4z & in_data[114]) | celloutsig_1_3z[4]);
  assign celloutsig_1_6z = ~((in_data[190] & celloutsig_1_1z) | celloutsig_1_1z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 5'h00;
    else if (!clkin_data[128]) celloutsig_1_3z = { in_data[140:138], celloutsig_1_2z, celloutsig_1_1z };
  assign { out_data[136:128], out_data[96], out_data[54:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
