// Seed: 3476513287
`define pp_7 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6
);
  assign id_0 = id_4;
  logic id_7 = 1;
  type_12 id_8 (
      .id_0(1),
      .id_1(1),
      .id_2(),
      .id_3(1)
  );
endmodule
