

```
                    ______ _   _  _____ _______                         
                   |  ____| \ | |/ ____|__   __|/\                      
                   | |__  |  \| | (___    | |  /  \                     
                   |  __| | . ` |\___ \   | | / /\ \                    
              ____ | |____| |\  |____) |  | |/ ____ \                   
             |  _ \|______|_| \_|_____/   |_/_/    \_\                  
             | |_) |_ __ ___| |_ __ _  __ _ _ __   ___                  
             |  _ <| '__/ _ | __/ _` |/ _` | '_ \ / _ \                 
             | |_) | | |  __| || (_| | (_| | | | |  __/                 
             |____/|_|  \___|\__\__,_|\__, |_| |_|\___|                 
                                       __/ |                            
  _____  _____  _____  _______      __|___/__           _           _   
 |  __ \|_   _|/ ____|/ ____\ \    / / |  __ \         (_)         | |  
 | |__) | | | | (___ | |     \ \  / /  | |__) _ __ ___  _  ___  ___| |_ 
 |  _  /  | |  \___ \| |      \ \/ /   |  ___| '__/ _ \| |/ _ \/ __| __|
 | | \ \ _| |_ ____) | |____   \  /    | |   | | | (_) | |  __| (__| |_ 
 |_|  \_|_____|_____/ \_____|   \/     |_|   |_|  \___/| |\___|\___|\__|
                                                      _/ |              
                                                     |__/               
```

# **Etapes:**

Etape N°1: Analyse préliminaire:

https://github.com/SylvainEnsta/RISCV/blob/master/Rapport/Etape1_Analyse.md

Etape N°2: Installation du processeur PICORV32 sur FPGA NEXYS 4 DDR:

https://github.com/SylvainEnsta/RISCV/tree/master/DEV

**Liens utiles:**

Litex: https://github.com/enjoy-digital/litex

NEXYS DDR4 Manual: https://reference.digilentinc.com/reference/programmable-logic/nexys-4-ddr/reference-manual

PmodJSTK2 Manual: https://reference.digilentinc.com/_media/reference/pmod/pmodjstk2/pmodjstk2_rm.pdf
