xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "/home/nikhil/Nikhil/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc7a100t-csg324-1 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc7a100t-csg324-1 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc7a100t-csg324-1 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc3s400-pq208-4 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc3s400-pq208-4 -cm area -ir off -pr off -c 100 -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
par -w -intstyle ise -ol high -t 1 Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ncd Struct_4_bit_counter.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Struct_4_bit_counter.twx Struct_4_bit_counter.ncd -o Struct_4_bit_counter.twr Struct_4_bit_counter.pcf -ucf structural_fpga.ucf 
bitgen -intstyle ise -f Struct_4_bit_counter.ut Struct_4_bit_counter.ncd 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc3s400-pq208-4 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc3s400-pq208-4 -cm area -ir off -pr off -c 100 -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
par -w -intstyle ise -ol high -t 1 Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ncd Struct_4_bit_counter.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc3s400-pq208-4 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc3s400-pq208-4 -cm area -ir off -pr off -c 100 -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
par -w -intstyle ise -ol high -t 1 Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ncd Struct_4_bit_counter.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Struct_4_bit_counter.twx Struct_4_bit_counter.ncd -o Struct_4_bit_counter.twr Struct_4_bit_counter.pcf -ucf structural_fpga.ucf 
bitgen -intstyle ise -f Struct_4_bit_counter.ut Struct_4_bit_counter.ncd 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc3s400-pq208-4 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc3s400-pq208-4 -cm area -ir off -pr off -c 100 -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
par -w -intstyle ise -ol high -t 1 Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ncd Struct_4_bit_counter.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Struct_4_bit_counter.twx Struct_4_bit_counter.ncd -o Struct_4_bit_counter.twr Struct_4_bit_counter.pcf -ucf structural_fpga.ucf 
bitgen -intstyle ise -f Struct_4_bit_counter.ut Struct_4_bit_counter.ncd 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc3s400-pq208-4 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc3s400-pq208-4 -cm area -ir off -pr off -c 100 -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
par -w -intstyle ise -ol high -t 1 Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ncd Struct_4_bit_counter.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Struct_4_bit_counter.twx Struct_4_bit_counter.ncd -o Struct_4_bit_counter.twr Struct_4_bit_counter.pcf -ucf structural_fpga.ucf 
bitgen -intstyle ise -f Struct_4_bit_counter.ut Struct_4_bit_counter.ncd 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc3s400-pq208-4 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc3s400-pq208-4 -cm area -ir off -pr off -c 100 -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
par -w -intstyle ise -ol high -t 1 Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ncd Struct_4_bit_counter.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Struct_4_bit_counter.twx Struct_4_bit_counter.ncd -o Struct_4_bit_counter.twr Struct_4_bit_counter.pcf -ucf structural_fpga.ucf 
bitgen -intstyle ise -f Struct_4_bit_counter.ut Struct_4_bit_counter.ncd 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc3s400-pq208-4 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc3s400-pq208-4 -cm area -ir off -pr off -c 100 -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
par -w -intstyle ise -ol high -t 1 Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ncd Struct_4_bit_counter.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Struct_4_bit_counter.twx Struct_4_bit_counter.ncd -o Struct_4_bit_counter.twr Struct_4_bit_counter.pcf -ucf structural_fpga.ucf 
bitgen -intstyle ise -f Struct_4_bit_counter.ut Struct_4_bit_counter.ncd 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.xst" -ofn "C:/Users/Student/Downloads/Assign_2_Verilog/Assign_2_Verilog/Verilog_Assignment_2_Structural/Structural_4_bit_counter/Struct_4_bit_counter.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc structural_fpga.ucf -p xc3s400-pq208-4 Struct_4_bit_counter.ngc Struct_4_bit_counter.ngd  
map -intstyle ise -p xc3s400-pq208-4 -cm area -ir off -pr off -c 100 -o Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ngd Struct_4_bit_counter.pcf 
par -w -intstyle ise -ol high -t 1 Struct_4_bit_counter_map.ncd Struct_4_bit_counter.ncd Struct_4_bit_counter.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Struct_4_bit_counter.twx Struct_4_bit_counter.ncd -o Struct_4_bit_counter.twr Struct_4_bit_counter.pcf -ucf structural_fpga.ucf 
bitgen -intstyle ise -f Struct_4_bit_counter.ut Struct_4_bit_counter.ncd 
