[
  {
    "subject": "1032 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS",
    "predicate": "IS",
    "object": "A JOURNAL VOLUME"
  },
  {
    "subject": "1034 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS",
    "predicate": "IS",
    "object": "VOL."
  },
  {
    "subject": "IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS",
    "predicate": "HAS VOLUME",
    "object": "VOL."
  },
  {
    "subject": "1038 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS",
    "predicate": "IS",
    "object": "VOL."
  },
  {
    "subject": "1040 IEEE TRANSACTIONS",
    "predicate": "IS ON",
    "object": "VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS"
  },
  {
    "subject": "1040 IEEE TRANSACTIONS",
    "predicate": "IS",
    "object": "VOL."
  },
  {
    "subject": "1042 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS",
    "predicate": "IS",
    "object": "VOL."
  },
  {
    "subject": "1044 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS",
    "predicate": "IS",
    "object": "A JOURNAL"
  },
  {
    "subject": "1044 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS",
    "predicate": "HAS VOLUME",
    "object": "VOL."
  },
  {
    "subject": "PROCESSORS",
    "predicate": "USE",
    "object": "OPEN RISC-V INSTRUCTION SET ARCHITECTURE (ISA)"
  },
  {
    "subject": "OPEN RISC-V INSTRUCTION SET ARCHITECTURE (ISA)",
    "predicate": "IS",
    "object": "FINDING INCREASING ADOPTION"
  },
  {
    "subject": "OPEN RISC-V INSTRUCTION SET ARCHITECTURE (ISA)",
    "predicate": "IS USED IN",
    "object": "EMBEDDED WORLD"
  },
  {
    "subject": "WE",
    "predicate": "IMPLEMENT",
    "object": "A CLIC FOR THE CV32E40P"
  },
  {
    "subject": "CV32E40P",
    "predicate": "IS",
    "object": "AN INDUSTRIALLY SUPPORTED OPEN-SOURCE 32-BIT MICROCONTROLLER UNIT (MCU)-CLASS RISC-V CORE"
  },
  {
    "subject": "WE",
    "predicate": "ENHANCE",
    "object": "IT WITH FASTIRQ"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "IS",
    "object": "A CUSTOM EXTENSION"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "PROVIDES",
    "object": "INTERRUPT LATENCY AS LOW AS SIX CYCLES"
  },
  {
    "subject": "WE",
    "predicate": "PROPOSE",
    "object": "CV32RT"
  },
  {
    "subject": "CV32RT",
    "predicate": "IS",
    "object": "A 32-BIT RISC-V CORE"
  },
  {
    "subject": "CV32RT",
    "predicate": "EXTENDS",
    "object": "THE INTERRUPT HANDLING CAPABILITIES OF CV32E40P"
  },
  {
    "subject": "CV32E40P",
    "predicate": "IS",
    "object": "AN INDUSTRIALLY SUPPORTED OPEN-SOURCE CORE"
  },
  {
    "subject": "CV32RT",
    "predicate": "ACHIEVES",
    "object": "BEST-IN-CLASS INTERRUPT LATENCY"
  },
  {
    "subject": "CV32RT",
    "predicate": "ACHIEVES",
    "object": "FAST CONTEXT SWITCHING"
  },
  {
    "subject": "CV32RT",
    "predicate": "PAVES",
    "object": "THE ROAD FOR RISC-V ARCHITECTURES IN TIME-CRITICAL SYSTEMS"
  },
  {
    "subject": "FULL-SYSTEM PLATFORM",
    "predicate": "IS USED TO DESIGN AND IMPLEMENT",
    "object": "PROPOSED INTERRUPT EXTENSION"
  },
  {
    "subject": "PROPOSED INTERRUPT EXTENSION",
    "predicate": "IS DESCRIBED IN",
    "object": "SECTION II-A"
  },
  {
    "subject": "RELEVANT TARGET METRICS",
    "predicate": "ARE MOTIVATED AND EXPLAINED IN",
    "object": "SECTION II-B3"
  },
  {
    "subject": "CURRENT STATUS OF INTERRUPT HANDLING IN RISC-V",
    "predicate": "IS DESCRIBED IN",
    "object": "SECTION II-C"
  },
  {
    "subject": "CV32E40P CORE",
    "predicate": "IS ABBREVIATED TO",
    "object": "CV32"
  },
  {
    "subject": "CV32E40P CORE",
    "predicate": "IS",
    "object": "AN OPEN-SOURCE, INDUSTRY-GRADE, 32-BIT, IN-ORDER, FOUR-STAGE RISC-V CORE"
  },
  {
    "subject": "CV32E40P CORE",
    "predicate": "IS RELIED ON AS BASIS FOR",
    "object": "IMPLEMENTING OUR EXTENSIONS"
  },
  {
    "subject": "CV32RT",
    "predicate": "STARTS WITH",
    "object": "CV32 CORE AS THE BASELINE"
  },
  {
    "subject": "CV32 CORE",
    "predicate": "HAS NATIVE",
    "object": "CLINT INTERRUPT CONTROLLER"
  },
  {
    "subject": "CV32RT",
    "predicate": "REPLACES",
    "object": "CLINT INTERRUPT CONTROLLER WITH CLIC"
  },
  {
    "subject": "CLIC",
    "predicate": "IS ALSO KNOWN AS",
    "object": "CV32RTCLIC"
  },
  {
    "subject": "CV32RT",
    "predicate": "INTRODUCES",
    "object": "FASTIRQ INTO THE CORE MICROARCHITECTURE"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "IS",
    "object": "THE EXTENSION PROPOSED IN THIS WORK"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "IS ALSO KNOWN AS",
    "object": "CV32RTFASTIRQ"
  },
  {
    "subject": "CV32RTCLIC",
    "predicate": "IS",
    "object": "CLIC FAST INTERRUPT CONTROLLER"
  },
  {
    "subject": "WE",
    "predicate": "IMPLEMENT",
    "object": "CLIC INTERRUPT CONTROLLER IN CV32RTCLIC 15"
  },
  {
    "subject": "CLIC INTERRUPT CONTROLLER",
    "predicate": "IS ACCORDING TO",
    "object": "DRAFT SPECIFICATION"
  },
  {
    "subject": "DRAFT SPECIFICATION",
    "predicate": "IS TO BE INCLUDED IN",
    "object": "RISC-V PRIVILEGED SPECIFICATION 14"
  },
  {
    "subject": "FASTIRQ EXTENSION",
    "predicate": "ADDRESSES",
    "object": "WEAKNESSES OF RISC-V CORE-SPECIFIC INTERRUPT CONTROLLERS"
  },
  {
    "subject": "FASTIRQ EXTENSION",
    "predicate": "EXTENDS",
    "object": "CLIC BASE CAPABILITIES"
  },
  {
    "subject": "FASTIRQ EXTENSION",
    "predicate": "LOWERS",
    "object": "INTERRUPT LATENCY"
  },
  {
    "subject": "FASTIRQ EXTENSION",
    "predicate": "KEEPS",
    "object": "HW VECTORED INTERRUPTS"
  },
  {
    "subject": "FASTIRQ EXTENSION",
    "predicate": "ALLOWS",
    "object": "SKIPPING OF REDUNDANT CONTEXT RESTORE OPERATIONS"
  },
  {
    "subject": "WE",
    "predicate": "PRESENT",
    "object": "FASTIRQ"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "IS",
    "object": "A FAST INTERRUPT EXTENSION"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "IS FOR",
    "object": "RISC-V EMBEDDED SYSTEMS"
  },
  {
    "subject": "WE",
    "predicate": "IMPLEMENT",
    "object": "THE EXTENSION"
  },
  {
    "subject": "THE EXTENSION",
    "predicate": "IS IMPLEMENTED ON",
    "object": "CV32RT"
  },
  {
    "subject": "CV32RT",
    "predicate": "IS",
    "object": "A 32-BIT, IN-ORDER, SINGLE-ISSUE CORE"
  },
  {
    "subject": "CV32RT",
    "predicate": "IS DESIGNED WITH",
    "object": "THE RISC-V CLIC FAST INTERRUPT CONTROLLER"
  },
  {
    "subject": "27 B. MAO, N. TAN, T. CHONG, AND L. LI",
    "predicate": "AUTHORED",
    "object": "A CLIC EXTENSION BASED FAST INTERRUPT SYSTEM FOR EMBEDDED RISC-V PROCESSORS"
  },
  {
    "subject": "A CLIC EXTENSION BASED FAST INTERRUPT SYSTEM",
    "predicate": "IS FOR",
    "object": "EMBEDDED RISC-V PROCESSORS"
  },
  {
    "subject": "A CLIC EXTENSION BASED FAST INTERRUPT SYSTEM",
    "predicate": "PUBLISHED IN",
    "object": "PROC."
  },
  {
    "subject": "MANY EMBEDDED USE CASES",
    "predicate": "HAVE",
    "object": "REAL-TIME CONSTRAINTS"
  },
  {
    "subject": "MANY EMBEDDED USE CASES",
    "predicate": "REQUIRE",
    "object": "FLEXIBLE, PREDICTABLE, AND FAST REACTIVE HANDLING OF INCOMING EVENTS"
  },
  {
    "subject": "RISC-V PROCESSORS",
    "predicate": "ARE LAGGING IN",
    "object": "THIS AREA"
  },
  {
    "subject": "RISC-V PROCESSORS",
    "predicate": "ARE LAGGING COMPARED TO",
    "object": "MORE MATURE PROPRIETARY ARCHITECTURES"
  },
  {
    "subject": "MORE MATURE PROPRIETARY ARCHITECTURES",
    "predicate": "INCLUDE",
    "object": "ARM CORTEX-M"
  },
  {
    "subject": "MORE MATURE PROPRIETARY ARCHITECTURES",
    "predicate": "INCLUDE",
    "object": "TRICORE"
  },
  {
    "subject": "ARM CORTEX-M AND TRICORE",
    "predicate": "HAVE BEEN",
    "object": "TUNED FOR YEARS"
  },
  {
    "subject": "THE DEFAULT INTERRUPT CONTROLLER",
    "predicate": "IS STANDARDIZED BY",
    "object": "RISC-V"
  },
  {
    "subject": "THE DEFAULT INTERRUPT CONTROLLER",
    "predicate": "IS CALLED",
    "object": "THE CORE LOCAL INTERRUPTOR (CLINT)"
  },
  {
    "subject": "THE CORE LOCAL INTERRUPTOR (CLINT)",
    "predicate": "LACKS",
    "object": "CONFIGURABILITY IN PRIORITIZATION AND PREEMPTION OF INTERRUPTS"
  },
  {
    "subject": "THE RISC-V CORE LOCAL INTERRUPT CONTROLLER (CLIC) SPECIFICATION",
    "predicate": "ADDRESSES",
    "object": "THIS CONCERN"
  },
  {
    "subject": "THE RISC-V CORE LOCAL INTERRUPT CONTROLLER (CLIC) SPECIFICATION",
    "predicate": "ENABLES",
    "object": "PREEMPTIBLE, LOW-LATENCY VECTORED INTERRUPTS"
  },
  {
    "subject": "THE RISC-V CORE LOCAL INTERRUPT CONTROLLER (CLIC) SPECIFICATION",
    "predicate": "ENVISIONS",
    "object": "OPTIONAL EXTENSIONS TO IMPROVE INTERRUPT LATENCY"
  },
  {
    "subject": "THE RISC-V COMMUNITY",
    "predicate": "HAS BEEN DEVELOPING",
    "object": "AN EXTENSION TO THE PRIVILEGED SPECIFICATIONS 14"
  },
  {
    "subject": "THE RISC-V COMMUNITY",
    "predicate": "HAS PROPOSED",
    "object": "THE RISC-V CORE LOCAL INTERRUPT CONTROLLER (CLIC) 15"
  },
  {
    "subject": "THE RISC-V CORE LOCAL INTERRUPT CONTROLLER (CLIC) 15",
    "predicate": "IS",
    "object": "CURRENTLY UNDER RATIFICATION BY THE COMMUNITY"
  },
  {
    "subject": "THE RISC-V CORE LOCAL INTERRUPT CONTROLLER (CLIC) 15",
    "predicate": "IS DEVELOPED TO HANDLE",
    "object": "REAL-TIME SCENARIOS"
  },
  {
    "subject": "CLICS",
    "predicate": "ARE",
    "object": "LOCAL TO EACH HARDWARE THREAD (HART)"
  },
  {
    "subject": "PLATFORM LEVEL INTERRUPT CONTROLLERS (PLICS)",
    "predicate": "ARE",
    "object": "CENTRALIZED INTERRUPT CONTROLLERS"
  },
  {
    "subject": "PLATFORM LEVEL INTERRUPT CONTROLLERS (PLICS)",
    "predicate": "ARE CAPABLE OF",
    "object": "MANAGING MULTIPLE HARTS"
  },
  {
    "subject": "PLATFORM-LEVEL INTERRUPT CONTROLLERS",
    "predicate": "BELONG TO CATEGORY",
    "object": "THIS CATEGORY"
  },
  {
    "subject": "RISC-V PLIC",
    "predicate": "IS A",
    "object": "PLATFORM-LEVEL INTERRUPT CONTROLLER"
  },
  {
    "subject": "ADVANCED PLIC (APLIC)",
    "predicate": "IS A",
    "object": "PLATFORM-LEVEL INTERRUPT CONTROLLER"
  },
  {
    "subject": "RISC-V INCOMING MESSAGE SIGNALED INTERRUPT CONTROLLER (IMSIC)",
    "predicate": "IS A",
    "object": "PLATFORM-LEVEL INTERRUPT CONTROLLER"
  },
  {
    "subject": "RISC-V PLIC AND ADVANCED PLIC (APLIC)",
    "predicate": "ARE USED FOR",
    "object": "WIRE-BASED INTERRUPT COMMUNICATION"
  },
  {
    "subject": "RISC-V INCOMING MESSAGE SIGNALED INTERRUPT CONTROLLER (IMSIC)",
    "predicate": "IS USED FOR",
    "object": "MESSAGE-SIGNALED INTERRUPT COMMUNICATION"
  },
  {
    "subject": "PLATFORM-LEVEL INTERRUPT CONTROLLERS",
    "predicate": "ARE NOT DESIGNED TO",
    "object": "DISTRIBUTE TIME-CRITICAL INTERRUPTS TO THE RUNNING HARTS"
  },
  {
    "subject": "B. CORE-LOCAL INTERRUPT CONTROLLERS CLICS",
    "predicate": "ARE OFTEN SPECIALIZED IN",
    "object": "PROVIDING FAST INTERRUPT-HANDLING CAPABILITIES"
  },
  {
    "subject": "B. CORE-LOCAL INTERRUPT CONTROLLERS CLICS",
    "predicate": "ARE SPECIALIZED IN",
    "object": "REAL-TIME EMBEDDED APPLICATION DOMAINS"
  },
  {
    "subject": "RISC-V SMCLIC CORE-LOCAL INTERRUPT CONTROLLER (CLIC)",
    "predicate": "IS",
    "object": "RISC-V PRIVILEGED ARCHITECTURE EXTENSION"
  },
  {
    "subject": "DOCUMENT",
    "predicate": "IS AVAILABLE AT",
    "object": "HTTP://WWW2.EECS.BERKELEY.EDU/PUB/STECHRPTS/2016/EECS-2016-129.HTML"
  },
  {
    "subject": "WE",
    "predicate": "CALL",
    "object": "CV32RT OUR ENHANCED CORE"
  },
  {
    "subject": "CV32RT",
    "predicate": "IS",
    "object": "THE FIRST FULLY OPEN-SOURCE RV32 CORE"
  },
  {
    "subject": "CV32RT",
    "predicate": "HAS",
    "object": "COMPETITIVE INTERRUPT-HANDLING FEATURES"
  },
  {
    "subject": "COMPETITIVE INTERRUPT-HANDLING FEATURES",
    "predicate": "ARE COMPARED TO",
    "object": "ARM CORTEX-M SERIES"
  },
  {
    "subject": "COMPETITIVE INTERRUPT-HANDLING FEATURES",
    "predicate": "ARE COMPARED TO",
    "object": "TRICORE"
  },
  {
    "subject": "WE",
    "predicate": "INTEGRATE",
    "object": "CV32RT WITHIN AN OPEN-SOURCE SYSTEM ON CHIP (SOC)"
  },
  {
    "subject": "WE",
    "predicate": "EVALUATE",
    "object": "CV32RT INTERRUPT HANDLING CAPABILITIES"
  },
  {
    "subject": "THE EXTENSION",
    "predicate": "INTRODUCES",
    "object": "NEGLIGIBLE AREA OVERHEAD IN A MODERN TECHNOLOGY NODE"
  },
  {
    "subject": "THE EXTENSION",
    "predicate": "PROVIDES",
    "object": "PERFORMANCE BENEFITS"
  },
  {
    "subject": "VARIOUS CV32RT VERSIONS",
    "predicate": "PERFORM IN TERMS OF",
    "object": "INTERRUPT LATENCY AND CONTEXT SWITCH TIMES"
  },
  {
    "subject": "WE",
    "predicate": "SHOW",
    "object": "HOW THE VARIOUS CV32RT VERSIONS PERFORM IN TERMS OF INTERRUPT LATENCY AND CONTEXT SWITCH TIMES"
  },
  {
    "subject": "THESE ADDITIONS",
    "predicate": "INCUR",
    "object": "OVERHEAD IN TERMS OF AREA AND TIMING"
  },
  {
    "subject": "WE",
    "predicate": "QUANTIFY",
    "object": "THE OVERHEAD THESE ADDITIONS INCUR IN TERMS OF AREA AND TIMING"
  },
  {
    "subject": "THE PROPOSED EXTENSIONS",
    "predicate": "ARE DEMONSTRATED TO IMPROVE",
    "object": "TASK CONTEXT SWITCHING IN REAL-TIME OPERATING SYSTEMS (RTOSS)"
  },
  {
    "subject": "INDEX TERMS",
    "predicate": "INCLUDE",
    "object": "CONTEXT SWITCHING"
  },
  {
    "subject": "INDEX TERMS",
    "predicate": "INCLUDE",
    "object": "EMBEDDED"
  },
  {
    "subject": "INDEX TERMS",
    "predicate": "INCLUDE",
    "object": "INTERRUPT LATENCY"
  },
  {
    "subject": "INDEX TERMS",
    "predicate": "INCLUDE",
    "object": "MICROCONTROLLER UNIT (MCU)"
  },
  {
    "subject": "INDEX TERMS",
    "predicate": "INCLUDE",
    "object": "REAL-TIME"
  },
  {
    "subject": "INDEX TERMS",
    "predicate": "INCLUDE",
    "object": "RISC-V"
  },
  {
    "subject": "SEVERAL MARKETS",
    "predicate": "RELY ON",
    "object": "REAL-TIME AN SW-BASED SOLUTION"
  },
  {
    "subject": "THE AUTOMOTIVE INDUSTRY",
    "predicate": "EMPLOYS",
    "object": "HUNDREDS OF ELECTRONIC CONTROL UNITS (ECUS)"
  },
  {
    "subject": "ELECTRONIC CONTROL UNITS (ECUS)",
    "predicate": "ARE USED FOR",
    "object": "REAL-TIME APPLICATIONS"
  },
  {
    "subject": "REAL-TIME APPLICATIONS",
    "predicate": "INCLUDE",
    "object": "ELECTRONIC ENGINE CONTROL"
  },
  {
    "subject": "REAL-TIME APPLICATIONS",
    "predicate": "INCLUDE",
    "object": "GEARBOX CONTROL"
  },
  {
    "subject": "REAL-TIME APPLICATIONS",
    "predicate": "INCLUDE",
    "object": "CRUISE CONTROL"
  },
  {
    "subject": "REAL-TIME APPLICATIONS",
    "predicate": "INCLUDE",
    "object": "ANTI-LOCK BRAKE SYSTEMS"
  },
  {
    "subject": "REAL-TIME APPLICATIONS",
    "predicate": "INCLUDE",
    "object": "MANY OTHER TASKS"
  },
  {
    "subject": "GENERAL-PURPOSE OPERATING SYSTEMS (GPOSS)",
    "predicate": "ARE TYPICALLY TUNED FOR",
    "object": "AVERAGE THROUGHPUT"
  },
  {
    "subject": "THIS WORK",
    "predicate": "WAS SUPPORTED IN PART BY",
    "object": "THE HORIZON KEY DIGITAL TECHNOLOGIES JOINT UNDERTAKING (KDT JU) PROGRAMME"
  },
  {
    "subject": "THE HORIZON KEY DIGITAL TECHNOLOGIES JOINT UNDERTAKING (KDT JU) PROGRAMME",
    "predicate": "SUPPORTED THROUGH",
    "object": "THE TRISTAN PROJECT"
  },
  {
    "subject": "THE TRISTAN PROJECT",
    "predicate": "IS UNDER GRANT",
    "object": "101095947"
  },
  {
    "subject": "ROBERT BALAS",
    "predicate": "IS",
    "object": "CORRESPONDING AUTHOR"
  },
  {
    "subject": "ROBERT BALAS",
    "predicate": "IS WITH",
    "object": "INTEGRATED SYSTEMS LABORATORY (IIS)"
  },
  {
    "subject": "ALESSANDRO OTTAVIANO",
    "predicate": "IS WITH",
    "object": "INTEGRATED SYSTEMS LABORATORY (IIS)"
  },
  {
    "subject": "INTEGRATED SYSTEMS LABORATORY (IIS)",
    "predicate": "IS AT",
    "object": "ETH ZURICH"
  },
  {
    "subject": "ETH ZURICH",
    "predicate": "IS LOCATED IN",
    "object": "8092 ZURICH"
  },
  {
    "subject": "8092 ZURICH",
    "predicate": "IS LOCATED IN",
    "object": "SWITZERLAND"
  },
  {
    "subject": "LUCA BENINI",
    "predicate": "IS WITH",
    "object": "THE INTEGRATED SYSTEMS LABORATORY (IIS)"
  },
  {
    "subject": "ETH ZURICH",
    "predicate": "IS IN",
    "object": "ZURICH, SWITZERLAND"
  },
  {
    "subject": "LUCA BENINI",
    "predicate": "IS WITH",
    "object": "THE DEPARTMENT OF ELECTRICAL, ELECTRONIC AND INFORMATION ENGINEERING (DEI)"
  },
  {
    "subject": "THE DEPARTMENT OF ELECTRICAL, ELECTRONIC AND INFORMATION ENGINEERING (DEI)",
    "predicate": "IS AT",
    "object": "UNIVERSITY OF BOLOGNA"
  },
  {
    "subject": "UNIVERSITY OF BOLOGNA",
    "predicate": "IS IN",
    "object": "40126 BOLOGNA, ITALY"
  },
  {
    "subject": "COLOR VERSIONS OF ONE OR MORE FIGURES IN THIS ARTICLE",
    "predicate": "ARE AVAILABLE AT",
    "object": "HTTPS:DOI.ORG10.1109TVLSI.2024.3377130"
  },
  {
    "subject": "DIGITAL OBJECT IDENTIFIER",
    "predicate": "IS",
    "object": "10.1109TVLSI.2024.3377130"
  },
  {
    "subject": "THE DEVELOPMENT OF LINUX",
    "predicate": "IS FOCUSED ON",
    "object": "AVERAGE PERFORMANCE"
  },
  {
    "subject": "LINUX",
    "predicate": "IS A",
    "object": "POPULAR OPEN-SOURCE GPOS KERNEL"
  },
  {
    "subject": "LINUX",
    "predicate": "IS LESS SUITABLE TO BE USED FOR",
    "object": "REAL-TIME APPLICATIONS"
  },
  {
    "subject": "EXTENSIONS AND MODIFICATIONS",
    "predicate": "AIM AT",
    "object": "IMPROVING DETERMINISM AND LATENCIES OF CRITICAL OPERATIONS IN LINUX"
  },
  {
    "subject": "EXTENSIONS AND MODIFICATIONS",
    "predicate": "HAVE BEEN",
    "object": "PROPOSED AND IMPLEMENTED"
  },
  {
    "subject": "EXTENSIONS AND MODIFICATIONS",
    "predicate": "DO NOT GUARANTEE",
    "object": "STRICT BOUNDS ON MAXIMUM LATENCIES OF OPERATIONS"
  },
  {
    "subject": "EXTENSIONS AND MODIFICATIONS",
    "predicate": "LACK",
    "object": "INDUSTRY-GRADE MATURITY"
  },
  {
    "subject": "INDUSTRY-GRADE MATURITY",
    "predicate": "IS REQUIRED TO BE",
    "object": "EMPLOYED IN HARD REAL-TIME SCENARIOS"
  },
  {
    "subject": "REAL-TIME OPERATING SYSTEMS (RTOSS) KERNELS",
    "predicate": "ARE",
    "object": "SPECIAL-PURPOSE OPERATING SYSTEMS (OSS)"
  },
  {
    "subject": "REAL-TIME OPERATING SYSTEMS (RTOSS) KERNELS",
    "predicate": "ARE DESIGNED TO PROVIDE",
    "object": "REAL-TIME GUARANTEES"
  },
  {
    "subject": "REAL-TIME GUARANTEES",
    "predicate": "INCLUDE",
    "object": "TASK SCHEDULING ACCORDING TO A GIVEN EXPECTED COMPLETION DEADLINE"
  },
  {
    "subject": "REAL-TIME GUARANTEES",
    "predicate": "INCLUDE",
    "object": "DETERMINISTIC LATENCIES OF VARIOUS OPERATIONS"
  },
  {
    "subject": "A. STANKOVIC",
    "predicate": "AUTHORED",
    "object": "SCHEDULING ALGORITHMS AND OPERATING SYSTEMS SUPPORT FOR REAL-TIME SYSTEMS"
  },
  {
    "subject": "SCHEDULING ALGORITHMS AND OPERATING SYSTEMS SUPPORT FOR REAL-TIME SYSTEMS",
    "predicate": "PUBLISHED IN",
    "object": "PROC."
  },
  {
    "subject": "THE RTOS SCHEDULER",
    "predicate": "MIGHT ADD",
    "object": "A SIGNIFICANT OVERHEAD"
  },
  {
    "subject": "THE SIGNIFICANT OVERHEAD",
    "predicate": "IS DUE TO",
    "object": "THE COMBINED EFFECT OF BOTH THE CONTEXT SWITCHES REQUIRED TO HANDLE THE TRANSITION FROM A FOREGROUND TO A BACKGROUND TASK AND THE AMOUNT OF TIME ELAPSED FROM THE SOURCE EVENT THAT CAUSES THE PREEMPTION AND THE FIRST INSTRUCTION OF THE AWAKENED TASK"
  },
  {
    "subject": "THE FIRST INSTRUCTION OF THE AWAKENED TASK",
    "predicate": "IS KNOWN AS",
    "object": "INTERRUPT LATENCY 7"
  },
  {
    "subject": "THE SIGNIFICANT OVERHEAD",
    "predicate": "THUS INCREASES",
    "object": "THE WORST CASE EXECUTION TIME (WCET) 2, 8, 9"
  },
  {
    "subject": "THE COST OF SAVING AND RESTORING THE TASK STATE DURING A CONTEXT SWITCH",
    "predicate": "IS",
    "object": "A SIGNIFICANT CONCERN"
  },
  {
    "subject": "THE COST OF SAVING AND RESTORING THE TASK STATE DURING A CONTEXT SWITCH",
    "predicate": "REMAINS",
    "object": "RELATIVELY HIGH"
  },
  {
    "subject": "LONG CONTEXT SWITCH TIMES",
    "predicate": "REDUCE",
    "object": "AVAILABLE TASK UTILIZATION"
  },
  {
    "subject": "LONG CONTEXT SWITCH TIMES",
    "predicate": "REDUCE",
    "object": "THE MINIMUM VIABLE SWITCHING GRANULARITY"
  },
  {
    "subject": "PROCESS STATE",
    "predicate": "NEEDS TO BE SAVED ON",
    "object": "CONTEXT SWITCH"
  },
  {
    "subject": "PROCESS STATE",
    "predicate": "INCLUDES",
    "object": "PROGRAM COUNTER"
  },
  {
    "subject": "PROCESS STATE",
    "predicate": "INCLUDES",
    "object": "REGISTER FILES (RFS)"
  },
  {
    "subject": "PROCESS STATE",
    "predicate": "INCLUDES",
    "object": "STATUS REGISTERS"
  },
  {
    "subject": "PROCESS STATE",
    "predicate": "INCLUDES",
    "object": "ADDRESS SPACE MAPPING"
  },
  {
    "subject": "MEMORY ACCESS OPERATIONS",
    "predicate": "NEED TO BE PERFORMED TO",
    "object": "STORE THE STATE OF THE PREEMPTED TASK"
  },
  {
    "subject": "MEMORY ACCESS OPERATIONS",
    "predicate": "NEED TO BE PERFORMED TO",
    "object": "RESTORE THE STATE OF THE NEW TASK TO BE EXECUTED"
  },
  {
    "subject": "A SWITCH INTO AN INTERRUPT CONTEXT",
    "predicate": "HAPPENS FROM",
    "object": "NORMAL PROGRAM EXECUTION"
  },
  {
    "subject": "A SWITCH INTO AN INTERRUPT CONTEXT",
    "predicate": "HAPPENS EACH TIME",
    "object": "AN ASYNCHRONOUS EVENT IS TRIGGERED"
  },
  {
    "subject": "AN ASYNCHRONOUS EVENT",
    "predicate": "IS TRIGGERED FROM",
    "object": "AN IO PERIPHERAL DEVICE"
  },
  {
    "subject": "HW-INDUCED INTERRUPT LATENCY",
    "predicate": "IS",
    "object": "ONLY ONE PART OF THE PROBLEM"
  },
  {
    "subject": "SW-INDUCED INTERRUPT LATENCY",
    "predicate": "IS",
    "object": "PART OF THE PROBLEM"
  },
  {
    "subject": "INTERRUPT LATENCY",
    "predicate": "BREAKS DOWN INTO",
    "object": "SW-DEPENDENT CONTRIBUTIONS"
  },
  {
    "subject": "INTERRUPT LATENCY",
    "predicate": "BREAKS DOWN INTO",
    "object": "HW-DEPENDENT CONTRIBUTIONS"
  },
  {
    "subject": "PERSONAL USE",
    "predicate": "IS",
    "object": "PERMITTED"
  },
  {
    "subject": "REPUBLICATIONREDISTRIBUTION",
    "predicate": "REQUIRES",
    "object": "IEEE PERMISSION"
  },
  {
    "subject": "HTTPS://WWW.IEEE.ORG/PUBLICATIONS/RIGHTS/INDEX.HTML",
    "predicate": "CONTAINS",
    "object": "MORE INFORMATION"
  },
  {
    "subject": "IEEE",
    "predicate": "IS",
    "object": "39TH INT."
  },
  {
    "subject": "AUTHORIZED LICENSED USE",
    "predicate": "IS LIMITED TO",
    "object": "CALIFORNIA POLYTECHNIC STATE UNIVERSITY SAN LUIS OBISPO"
  },
  {
    "subject": "THE CLIC DESIGN",
    "predicate": "IS PROPOSED IN",
    "object": "AUTHORIZED LICENSED USE LIMITED TO CALIFORNIA POLYTECHNIC STATE UNIVERSITY SAN LUIS OBISPO"
  },
  {
    "subject": "INTERRUPT STATE",
    "predicate": "GETS",
    "object": "PUSHED"
  },
  {
    "subject": "THE LATTER",
    "predicate": "REDUCES",
    "object": "THE EXECUTION TIME OF THE AUTHORIZED LICENSED USE LIMITED TO CALIFORNIA POLYTECHNIC STATE UNIVERSITY SAN LUIS OBISPO"
  },
  {
    "subject": "DATA",
    "predicate": "WAS DOWNLOADED ON",
    "object": "MAY 28, 2025 AT 17:50:39 UTC"
  },
  {
    "subject": "DATA",
    "predicate": "WAS DOWNLOADED FROM",
    "object": "IEEE XPLORE"
  },
  {
    "subject": "DATA",
    "predicate": "WAS DOWNLOADED ON",
    "object": "MAY 28, 2025"
  },
  {
    "subject": "DATA",
    "predicate": "WAS DOWNLOADED AT",
    "object": "17:50:39 UTC"
  },
  {
    "subject": "RESTRICTIONS",
    "predicate": "APPLY",
    "object": ""
  },
  {
    "subject": "CV32RT",
    "predicate": "ENABLES",
    "object": "FAST INTERRUPT AND CONTEXT SWITCHING"
  },
  {
    "subject": "FAST INTERRUPT AND CONTEXT SWITCHING",
    "predicate": "IS INTRODUCED BY",
    "object": "GPOSRTOS SCHEDULER AND THE USER CODE"
  },
  {
    "subject": "FAST INTERRUPT AND CONTEXT SWITCHING",
    "predicate": "IMPACTS",
    "object": "CAPABILITY OF THE SYSTEM TO PROVIDE TIMELY RESPONSES TO ASYNCHRONOUS EVENTS"
  },
  {
    "subject": "TABLE I",
    "predicate": "DESCRIBES",
    "object": "NESTED INTERRUPT PREEMPTION SCHEME"
  },
  {
    "subject": "NESTED INTERRUPT PREEMPTION SCHEME",
    "predicate": "IS ACCORDING TO",
    "object": "RISC-V CLIC"
  },
  {
    "subject": "CV32RTFASTIRQ",
    "predicate": "OPTIMIZES",
    "object": "INTERRUPT LATENCY"
  },
  {
    "subject": "CV32RTFASTIRQ",
    "predicate": "OPTIMIZES INTERRUPT LATENCY IN",
    "object": "THE NON-NESTED INTERRUPT CASE"
  },
  {
    "subject": "CV32RTFASTIRQ",
    "predicate": "COMBINES",
    "object": "BANK SWITCHING AND THE NESTED INTERRUPT CASE"
  },
  {
    "subject": "CV32RTFASTIRQ",
    "predicate": "USES",
    "object": "AN AUTOMATIC CONTEXT-SAVING MECHANISM IN THE BACKGROUND"
  },
  {
    "subject": "C. CV32RTFASTIRQ",
    "predicate": "IS",
    "object": "FAST INTERRUPT EXTENSION"
  },
  {
    "subject": "A BLOCK DIAGRAM OF CV32RTFASTIRQ",
    "predicate": "IS SHOWN IN",
    "object": "FIG."
  },
  {
    "subject": "SW INTERRUPT",
    "predicate": "IS TRIGGERED BY",
    "object": "WRITING TO CLICS MEMORY MAP"
  },
  {
    "subject": "POINTER",
    "predicate": "IS SET",
    "object": "APPROPRIATELY BEFORE TRIGGERING AN SW INTERRUPT"
  },
  {
    "subject": "CV32RT",
    "predicate": "ENABLES",
    "object": "FAST INTERRUPT AND CONTEXT SWITCHING 1043 INSTRUCTION IN MACHINE MODE"
  },
  {
    "subject": "FAST INTERRUPT AND CONTEXT SWITCHING 1043 INSTRUCTION IN MACHINE MODE",
    "predicate": "IS",
    "object": "EMRET"
  },
  {
    "subject": "EMRET",
    "predicate": "CAN SKIP",
    "object": "REDUNDANT CONTEXT SAVING AND RESTORING SEQUENCES"
  },
  {
    "subject": "EMRET",
    "predicate": "SKIPS BY",
    "object": "DIRECTLY JUMPING TO THE NEXT AVAILABLE INTERRUPT HANDLER"
  },
  {
    "subject": "LOW INTERRUPT LATENCY",
    "predicate": "ARE",
    "object": "CRUCIAL METRICS"
  },
  {
    "subject": "CONTEXT SWITCH TIME",
    "predicate": "ARE",
    "object": "CRUCIAL METRICS"
  },
  {
    "subject": "CRUCIAL METRICS",
    "predicate": "ARE FOR",
    "object": "A WIDE RANGE OF PLATFORMS"
  },
  {
    "subject": "PLATFORMS",
    "predicate": "RANGE FROM",
    "object": "COMMODITY MCU-CLASS EMBEDDED SYSTEMS"
  },
  {
    "subject": "PLATFORMS",
    "predicate": "RANGE TO",
    "object": "MORE ADVANCED AND COMPLEX APPLICATION-CLASS MIXED CRITICALITY SYSTEMS (MCSS)"
  },
  {
    "subject": "TIMESAFETY-CRITICAL AND NON-CRITICAL APPLICATIONS",
    "predicate": "COEXIST ON",
    "object": "DIFFERENT ISOLATED PARTITIONS"
  },
  {
    "subject": "DIFFERENT ISOLATED PARTITIONS",
    "predicate": "ARE OF",
    "object": "THE SAME HW PLATFORM 12"
  },
  {
    "subject": "RESPONSE AND CONTEXT SWITCH TIME MINIMIZATION",
    "predicate": "BECOME",
    "object": "A CHALLENGE TO BE TACKLED AT THE HWSW INTERFACE"
  },
  {
    "subject": "SW PROGRAMMING TECHNIQUES AND HW INTERRUPT CONTROLLER ARCHITECTURES",
    "predicate": "CAN COOPERATE",
    "object": "TO ENSURE MINIMAL RESPONSE TIME"
  },
  {
    "subject": "COMMERCIAL VENDORS AND IP PROVIDERS",
    "predicate": "OFFER",
    "object": "SUCH FEATURES AS IN-HOUSE SOLUTIONS"
  },
  {
    "subject": "SUCH FEATURES AS IN-HOUSE SOLUTIONS",
    "predicate": "ARE",
    "object": "OFTEN PROPRIETARY"
  },
  {
    "subject": "SUCH FEATURES AS IN-HOUSE SOLUTIONS",
    "predicate": "ARE",
    "object": "TIGHTLY COUPLED WITH THE VENDORS INSTRUCTION SET ARCHITECTURE (ISA)"
  },
  {
    "subject": "SUCH FEATURES AS IN-HOUSE SOLUTIONS",
    "predicate": "ARE",
    "object": "TIGHTLY COUPLED WITH THE VENDORS TARGET HW FAMILY"
  },
  {
    "subject": "SUCH FEATURES AS IN-HOUSE SOLUTIONS",
    "predicate": "ARE",
    "object": "TIGHTLY COUPLED WITH THE VENDORS ASSOCIATED SW STACK"
  },
  {
    "subject": "RISC-V ECOSYSTEM 13",
    "predicate": "HAS BEEN OFFERING",
    "object": "A MODULAR, FREE, AND OPEN-SOURCE ISA"
  },
  {
    "subject": "RISC-V ECOSYSTEM 13",
    "predicate": "IS BECOMING",
    "object": "THE DE FACTO LINGUA FRANCA OF COMPUTING"
  },
  {
    "subject": "RISC-V SUPPORT FOR FAST INTERRUPT AND CONTEXT SWITCH HANDLING",
    "predicate": "IS NOT MATURE ENOUGH TO COMPETE WITH",
    "object": "INCUMBENT PROPRIETARY ARCHITECTURES"
  },
  {
    "subject": "RISC-V SUPPORT FOR FAST INTERRUPT AND CONTEXT SWITCH HANDLING",
    "predicate": "LACKS",
    "object": "FLEXIBLE INTERRUPT PRIORITIZATION"
  },
  {
    "subject": "RISC-V SUPPORT FOR FAST INTERRUPT AND CONTEXT SWITCH HANDLING",
    "predicate": "LACKS",
    "object": "PREEMPTION MECHANISMS"
  },
  {
    "subject": "RISC-V SUPPORT FOR FAST INTERRUPT AND CONTEXT SWITCH HANDLING",
    "predicate": "LACKS",
    "object": "LOW INTERRUPT LATENCY"
  },
  {
    "subject": "MODULAR RISC-V ISA",
    "predicate": "ENABLES",
    "object": "DEVELOPING ORTHOGONAL CUSTOM EXTENSIONS"
  },
  {
    "subject": "FEW PUBLISHED WORKS",
    "predicate": "TACKLE",
    "object": "THE PROBLEM OF MINIMIZING INTERRUPT LATENCY AND CONTEXT SWITCH TIME FROM A HOLISTIC (HW AND SW) VIEWPOINT FOR RISC-V"
  },
  {
    "subject": "FEW PUBLISHED WORKS",
    "predicate": "TRY TO CLOSE",
    "object": "THE GAP WITH MORE ESTABLISHED PROPRIETARY SOLUTIONS"
  },
  {
    "subject": "CLOSING THE GAP WITH MORE ESTABLISHED PROPRIETARY SOLUTIONS",
    "predicate": "PROMOTES",
    "object": "RISC-V AS A VALUABLE CANDIDATE FOR TIME- AND SAFETY-CRITICAL APPLICATION DOMAINS SUCH AS AUTOMOTIVE AND AEROSPACE"
  },
  {
    "subject": "FEW PUBLISHED WORKS",
    "predicate": "PROVIDE",
    "object": "AN OPEN-SOURCE SOLUTION TO BE SHARED WITH THE COMMUNITY"
  },
  {
    "subject": "INTERRUPT LATENCY",
    "predicate": "IS OF",
    "object": "VARIOUS FLAVORS OF RISC-V CORE-SPECIFIC INTERRUPT CONTROLLERS"
  },
  {
    "subject": "INTERRUPT HANDLERS",
    "predicate": "SUPPORT",
    "object": "NESTING"
  },
  {
    "subject": "INTERRUPT HANDLERS",
    "predicate": "SUPPORT",
    "object": "CALLING OF C-FUNCTIONS WITHIN IT"
  },
  {
    "subject": "CALLING OF C-FUNCTIONS",
    "predicate": "INVOLVES",
    "object": "SAVING AND RESTORING STATE FOLLOWING THE C-ABI"
  },
  {
    "subject": "OUR DESIGN",
    "predicate": "CAN ACHIEVE",
    "object": "INTERRUPT LATENCIES OF SIX CLOCK CYCLES"
  },
  {
    "subject": "OUR DESIGN",
    "predicate": "CAN ACHIEVE",
    "object": "EFFICIENT BACK-TO-BACK INTERRUPT HANDLING IN 12 CYCLES"
  },
  {
    "subject": "INTERRUPT LATENCIES OF SIX CLOCK CYCLES AND EFFICIENT BACK-TO-BACK INTERRUPT HANDLING IN 12 CYCLES",
    "predicate": "IS AS LOW AS",
    "object": "THE FASTEST AVAILABLE APPROACHES CURRENTLY IMPLEMENTED IN THE RISC-V LANDSCAPE"
  },
  {
    "subject": "THE FASTEST AVAILABLE APPROACHES",
    "predicate": "ARE",
    "object": "FULLY OPEN-SOURCE"
  },
  {
    "subject": "THE FASTEST AVAILABLE APPROACHES",
    "predicate": "ARE",
    "object": "COMPETITIVE AGAINST CLOSED-SOURCE AND PROPRIETARY COMMERCIAL SOLUTIONS"
  },
  {
    "subject": "WE",
    "predicate": "MAKE",
    "object": "THE IMPLEMENTATION AVAILABLE UNDER A PERMISSIVE OPEN-SOURCE LICENSE"
  },
  {
    "subject": "WE",
    "predicate": "DESIGN",
    "object": "A FAST INTERRUPT EXTENSION (FASTIRQ)"
  },
  {
    "subject": "FAST INTERRUPT EXTENSION (FASTIRQ)",
    "predicate": "ACCELERATES",
    "object": "BOTH NESTED INTERRUPT CASE SCENARIOS"
  },
  {
    "subject": "FAST INTERRUPT EXTENSION (FASTIRQ)",
    "predicate": "ACCELERATES",
    "object": "NON-NESTED INTERRUPT CASE SCENARIOS"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "REDUCES",
    "object": "INTERRUPT LATENCY"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "REDUCES INTERRUPT LATENCY BY",
    "object": "HIDING THE LATENCY THROUGH MEMORY BANKS"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "REDUCES INTERRUPT LATENCY BY",
    "object": "A BACKGROUND-SAVING MECHANISM"
  },
  {
    "subject": "CLINT AND CLIC",
    "predicate": "HAVE",
    "object": "ABOUT 33 CYCLES INTERRUPT LATENCY"
  },
  {
    "subject": "FASTIRQ EXTENSION",
    "predicate": "IS ABLE TO REDUCE",
    "object": "INTERRUPT LATENCY TO SIX CYCLES"
  },
  {
    "subject": "THE SAME MECHANISM",
    "predicate": "ALLOWS",
    "object": "ONE TO ACCELERATE CONTEXT SWITCHING THROUGH HWSW COOPERATION"
  },
  {
    "subject": "THE PROPOSED SOLUTION",
    "predicate": "PROMOTES",
    "object": "RISC-V AS A COMPETITIVE CANDIDATE FOR BUILDING THE NEXT GENERATION OF TIME-CRITICAL SYSTEMS"
  },
  {
    "subject": "THIS CORE",
    "predicate": "IS EMBEDDED IN",
    "object": "CONTROLPULP 19"
  },
  {
    "subject": "CONTROLPULP 19",
    "predicate": "IS",
    "object": "A SOC"
  },
  {
    "subject": "CONTROLPULP 19",
    "predicate": "IS SPECIALIZED IN",
    "object": "RUNNING REAL-TIME WORKLOADS"
  },
  {
    "subject": "THE SYSTEM",
    "predicate": "CONTAINS",
    "object": "A CV32 MANAGER CORE"
  },
  {
    "subject": "THE SYSTEM",
    "predicate": "CONTAINS",
    "object": "A PROGRAMMABLE ACCELERATOR SUBSYSTEM"
  },
  {
    "subject": "A PROGRAMMABLE ACCELERATOR SUBSYSTEM",
    "predicate": "CONSISTS OF",
    "object": "EIGHT CV32 CORES"
  },
  {
    "subject": "THE SYSTEM",
    "predicate": "CONTAINS",
    "object": "A SET OF STANDARD PERIPHERALS"
  },
  {
    "subject": "A SET OF STANDARD PERIPHERALS",
    "predicate": "INCLUDES",
    "object": "QUAD SERIAL PERIPHERAL INTERFACE (QSPI)"
  },
  {
    "subject": "A SET OF STANDARD PERIPHERALS",
    "predicate": "INCLUDES",
    "object": "INTER-INTEGRATED CIRCUIT (I2C)"
  },
  {
    "subject": "A SET OF STANDARD PERIPHERALS",
    "predicate": "INCLUDES",
    "object": "UNIVERSAL ASYNCHRONOUS RECEIVER-TRANSMITTER (UART)"
  },
  {
    "subject": "THE MANAGER CORE",
    "predicate": "IS RESPONSIBLE FOR",
    "object": "SCHEDULING TASKS"
  },
  {
    "subject": "THE MANAGER CORE",
    "predicate": "IS RESPONSIBLE FOR",
    "object": "COMMUNICATING WITH THE PERIPHERALS"
  },
  {
    "subject": "THE MANAGER CORE",
    "predicate": "IS RESPONSIBLE FOR",
    "object": "OFFLOADING TASKS TO THE ACCELERATOR SUBSYSTEM"
  },
  {
    "subject": "THE MANAGER CORE",
    "predicate": "IS RESPONSIVE TO",
    "object": "ASYNCHRONOUS EXTERNAL EVENTS"
  },
  {
    "subject": "ASYNCHRONOUS EXTERNAL EVENTS",
    "predicate": "INCLUDE",
    "object": "INTERRUPTS"
  },
  {
    "subject": "CONTROLPULP",
    "predicate": "HOSTS",
    "object": "A SET OF SCRATCHPAD MEMORIES (SPMS)"
  },
  {
    "subject": "SCRATCHPAD MEMORIES (SPMS)",
    "predicate": "GUARANTEE",
    "object": "SINGLE-CYCLE ACCESS TIME"
  },
  {
    "subject": "SINGLE-CYCLE ACCESS TIME",
    "predicate": "IS FROM",
    "object": "THE CV32 MANAGER CORE"
  },
  {
    "subject": "THIS DESIGN CHOICE",
    "predicate": "ENABLES",
    "object": "DETERMINISTIC MEMORY ACCESS LATENCY FOR BOTH DATA LOAD, STORE, AND INSTRUCTION FETCH"
  },
  {
    "subject": "THIS DESIGN CHOICE",
    "predicate": "BOUNDS",
    "object": "THE WORST CASE LATENCY WHEN HANDLING UNPREDICTABLE EVENTS"
  },
  {
    "subject": "APPLICATIONS",
    "predicate": "RUN ON TOP OF",
    "object": "FREERTOS 20"
  },
  {
    "subject": "FREERTOS 20",
    "predicate": "IS",
    "object": "AN OPEN-SOURCE PRIORITY-BASED PREEMPTIVE RTOS"
  },
  {
    "subject": "FREERTOS 20",
    "predicate": "RUNS IN",
    "object": "THE MANAGER CORE"
  },
  {
    "subject": "TASKS",
    "predicate": "ARE SCHEDULED AND RUN FROM",
    "object": "THE MANAGER CORE"
  },
  {
    "subject": "DATE",
    "predicate": "IS",
    "object": "6 JUNE 2024"
  },
  {
    "subject": "INTERRUPT SOURCES",
    "predicate": "CAN SIGNAL",
    "object": "INTERRUPTS"
  },
  {
    "subject": "INTERRUPT SOURCES",
    "predicate": "CAN SIGNAL INTERRUPTS THROUGH",
    "object": "LEVEL CHANGE OF THE INTERRUPT LINE"
  },
  {
    "subject": "LEVEL CHANGE OF THE INTERRUPT LINE",
    "predicate": "IS CALLED",
    "object": "EDGE-TRIGGERED INTERRUPT"
  },
  {
    "subject": "INTERRUPT SOURCES",
    "predicate": "CAN SIGNAL INTERRUPTS THROUGH",
    "object": "LOGIC LEVEL ITSELF"
  },
  {
    "subject": "LOGIC LEVEL ITSELF",
    "predicate": "IS",
    "object": "LEVEL-TRIGGERED INTERRUPT"
  },
  {
    "subject": "NESTED INTERRUPTS",
    "predicate": "ENTAILS",
    "object": "PREEMPTION OF A LOW-LEVEL INTERRUPT BY A HIGH-LEVEL INTERRUPT"
  },
  {
    "subject": "TRANSITION",
    "predicate": "IS BETWEEN",
    "object": "DIFFERENT INTERRUPT LEVELS"
  },
  {
    "subject": "THE LATTER",
    "predicate": "REQUIRES",
    "object": "THE RECEIVING SIDE OF THE INTERRUPT TO CLEAR THE SOURCE OFTEN THROUGH ACCESSING APPROPRIATE HW REGISTERS"
  },
  {
    "subject": "THE FORMER",
    "predicate": "IS",
    "object": "UNIDIRECTIONAL NOTIFICATION WITHOUT CONFIRMATION"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARE",
    "object": "ASYNCHRONOUS EVENTS"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ALTER",
    "object": "THE NORMAL PROGRAM ORDER EXECUTION"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "REQUIRE",
    "object": "A SWITCH TO A DIFFERENT CONTEXT TO HANDLE THE EVENT"
  },
  {
    "subject": "A PROCESSOR",
    "predicate": "SUPPORTS",
    "object": "VECTORED INTERRUPTS"
  },
  {
    "subject": "EACH INTERRUPT",
    "predicate": "TRAPS TO",
    "object": "A SPECIFIC INTERRUPT SERVICE ROUTINE (ISR)"
  },
  {
    "subject": "EACH INTERRUPT",
    "predicate": "TRAPS ACCORDING TO",
    "object": "AN INTERRUPT VECTOR TABLE"
  },
  {
    "subject": "VECTORED INTERRUPTS",
    "predicate": "GRANT",
    "object": "FAST INTERRUPT RESPONSE"
  },
  {
    "subject": "FAST INTERRUPT RESPONSE",
    "predicate": "IS AT THE COST OF",
    "object": "INCREASED CODE SIZE"
  },
  {
    "subject": "INTERRUPT VECTORING",
    "predicate": "IS SUPPORTED TO",
    "object": "IMPROVE INTERRUPT LATENCIES"
  },
  {
    "subject": "NON-VECTORED OR DIRECT INTERRUPTS",
    "predicate": "TRAP TO",
    "object": "A SHARED ISR"
  },
  {
    "subject": "THE LATTER APPROACH",
    "predicate": "TRADES",
    "object": "CODE SIZE OFF FOR A SLOWER INTERRUPT RESPONSE"
  },
  {
    "subject": "THE OVERHEAD OF RESOLVING THE INTERRUPTION CAUSE AND JUMPING TO THE CORRECT ISR",
    "predicate": "ARE HANDLED IN",
    "object": "EXPLICIT INSTRUCTIONS"
  },
  {
    "subject": "THE INTERRUPT TABLE",
    "predicate": "CAN BE MADE",
    "object": "MUCH MORE COMPACT"
  },
  {
    "subject": "MULTIPLE SOURCES",
    "predicate": "DETERMINE",
    "object": "INTERRUPT LATENCY IN A SYSTEM"
  },
  {
    "subject": "UNDERLYING HW",
    "predicate": "IS A SOURCE OF",
    "object": "INTERRUPT LATENCY"
  },
  {
    "subject": "SCHEDULER OR OS",
    "predicate": "IS A SOURCE OF",
    "object": "INTERRUPT LATENCY"
  },
  {
    "subject": "APPLICATION RUNNING ON TOP",
    "predicate": "IS A SOURCE OF",
    "object": "INTERRUPT LATENCY"
  },
  {
    "subject": "WE",
    "predicate": "FOCUS ON",
    "object": "MINIMIZING THE LATENCY IMPOSED BY THE HW"
  },
  {
    "subject": "INTERRUPT LATENCY",
    "predicate": "MEAN",
    "object": "ITS HW-CONTRIBUTED PART"
  },
  {
    "subject": "THE LATTER",
    "predicate": "CONSISTS OF",
    "object": "RESTORING THE INTERRUPT CONTEXT AND THE REGULAR INTERRUPT LATENCY"
  },
  {
    "subject": "THIS BREAKDOWN",
    "predicate": "IS DETAILED IN",
    "object": "FIG."
  },
  {
    "subject": "INTERRUPT LATENCY",
    "predicate": "IS DEFINED AS",
    "object": "THE TIME IT TAKES FROM AN INTERRUPT EDGE ARRIVING AT THE HW TO THE EXECUTION OF THE FIRST INSTRUCTION OF THE CORRESPONDING INTERRUPT HANDLER ROUTINE"
  },
  {
    "subject": "INTERRUPT EDGE",
    "predicate": "ARRIVES AT",
    "object": "THE HW"
  },
  {
    "subject": "HW",
    "predicate": "USUALLY IS",
    "object": "THE INTERRUPT CONTROLLER"
  },
  {
    "subject": "INTERRUPT LATENCY",
    "predicate": "IS MEASURED AS",
    "object": "NUMBER OF CYCLES IT TAKES FOR AN INTERRUPT TO ARRIVE AT THE INTERRUPT CONTROLLER INPUT TO THE FIRST INSTRUCTION OF AN INTERRUPT HANDLER THAT ALLOWS THE CALLING OF A C-FUNCTION"
  },
  {
    "subject": "TO MAKE A FAIR COMPARISON BETWEEN SW-BASED AND MORE HW-ORIENTED INTERRUPT SOLUTIONS",
    "predicate": "WE HAVE TO DELINEATE",
    "object": "WHAT EXACTLY CONSTITUTES THE FIRST INSTRUCTION OF THE INTERRUPT HANDLER"
  },
  {
    "subject": "EACH HW CONFIGURATION",
    "predicate": "HAS",
    "object": "A HANDWRITTEN OPTIMIZED INTERRUPT HANDLER"
  },
  {
    "subject": "HANDWRITTEN OPTIMIZED INTERRUPT HANDLER",
    "predicate": "STORES",
    "object": "ALL REQUIRED GENERAL-PURPOSE AND MACHINE-SPECIFIC REGISTERS FOR NESTING INTERRUPTS"
  },
  {
    "subject": "THE FIRST INSTRUCTION",
    "predicate": "IS COUNTED AS",
    "object": "THE ONE AFTER ALL NECESSARY INTERRUPT CONTEXT HAS BEEN SAVED ON THE STACK TO BE ABLE TO CALL A FUNCTION"
  },
  {
    "subject": "WHAT EXACTLY ENTAILS A FUNCTION CALL",
    "predicate": "IS DICTATED BY",
    "object": "THE USED APPLICATION BINARY INTERFACE (ABI)"
  },
  {
    "subject": "WHAT EXACTLY ENTAILS A FUNCTION CALL",
    "predicate": "IS DICTATED BY",
    "object": "ITS CALLING CONVENTION"
  },
  {
    "subject": "INTERRUPT HANDLER AND INTERRUPT CONTEXT SAVING CODE",
    "predicate": "CAN BE INTERLEAVED",
    "object": "TRUE"
  },
  {
    "subject": "SOME OF THE CONTEXT SAVING CODE",
    "predicate": "CAN BE REMOVED",
    "object": "TRUE"
  },
  {
    "subject": "SOME OF THE CONTEXT SAVING CODE",
    "predicate": "MIGHT BE",
    "object": "REDUNDANT"
  },
  {
    "subject": "THE ACTIVE INTERRUPT HANDLERS CONTEXT",
    "predicate": "MUST BE",
    "object": "RESTORED ON INTERRUPT RETURN"
  },
  {
    "subject": "THE ACTIVE INTERRUPT HANDLERS CONTEXT",
    "predicate": "IS",
    "object": "IMMEDIATELY SAVED AGAIN"
  },
  {
    "subject": "THE ACTIVE INTERRUPT HANDLERS CONTEXT",
    "predicate": "IS SAVED AGAIN DUE TO",
    "object": "THE NEXT PENDING INTERRUPT FIRING"
  },
  {
    "subject": "RESTORING THE PRE-INTERRUPT CONTEXT",
    "predicate": "IS HANDLED IN",
    "object": "SW FOR THE NESTED INTERRUPT CASE"
  },
  {
    "subject": "CONTEXT SWITCHING TIME",
    "predicate": "DETERMINES",
    "object": "THE RESPONSIVENESS OF THE ARCHITECTURE IN SWAPPING FROM ONE EXECUTION CONTEXT TO ANOTHER"
  },
  {
    "subject": "THE EXECUTION CONTEXT",
    "predicate": "IS DEPENDENT ON",
    "object": "THE OS BEING USED"
  },
  {
    "subject": "THE EXECUTION CONTEXT",
    "predicate": "CONSISTS OF",
    "object": "THE STATE OF THE ARCHITECTURAL REGISTERS OF THE ISA"
  },
  {
    "subject": "THE EXECUTION CONTEXT",
    "predicate": "CONSISTS OF",
    "object": "THE CHOSEN ABI"
  },
  {
    "subject": "PREEMPTION",
    "predicate": "REFERS TO",
    "object": "AN EVENT"
  },
  {
    "subject": "AN EVENT",
    "predicate": "IS SUCH AS",
    "object": "AN INTERRUPT REQUEST"
  },
  {
    "subject": "PREEMPTION",
    "predicate": "TEMPORARILY INTERRUPTS",
    "object": "A CURRENT TASK"
  },
  {
    "subject": "PURPOSE OF PREEMPTION",
    "predicate": "IS",
    "object": "RESUMING ITS EXECUTION LATER"
  },
  {
    "subject": "THE SIMPLEST CASE FOR PREEMPTION",
    "predicate": "OCCURS WITH",
    "object": "NON-NESTED INTERRUPT HANDLERS"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARE DISABLED",
    "object": "GLOBALLY DURING THE EXECUTION OF AN ISR"
  },
  {
    "subject": "A MORE COMPLEX CASE FOR PREEMPTION",
    "predicate": "OCCURS WITH",
    "object": "NESTED INTERRUPT HANDLERS"
  },
  {
    "subject": "NESTED INTERRUPT HANDLERS",
    "predicate": "HANDLE",
    "object": "THE CASE OF MULTIPLE INTERRUPTS AT A TIME"
  },
  {
    "subject": "THIS SITUATION",
    "predicate": "DOES NOT RESULT IN",
    "object": "PREEMPTION"
  },
  {
    "subject": "THIS SITUATION",
    "predicate": "CAUSES",
    "object": "PENDING INTERRUPTS TO BE SERVICED IN SEQUENCE ACCORDING TO INCREASING PRIORITY"
  },
  {
    "subject": "LEVELPRIORITY ARBITRATION",
    "predicate": "IS",
    "object": "SW-DRIVEN"
  },
  {
    "subject": "PRIORITY SIMPLESTANDARD INTERRUPT HANDLERS",
    "predicate": "ARE USED WITH",
    "object": "LEVELPRIORITY ARBITRATION"
  },
  {
    "subject": "HIGHEST PRIORITY INTERRUPT IDENTIFICATION CODE",
    "predicate": "IS",
    "object": "NOT EXECUTED"
  },
  {
    "subject": "LEVELPRIORITY ARBITRATION LOGIC",
    "predicate": "IS DESIGNED WITHIN",
    "object": "INTERRUPT CONTROLLER"
  },
  {
    "subject": "HIGHEST LEVELPRIORITY INTERRUPT",
    "predicate": "IS",
    "object": "PENDING BUT DISABLED"
  },
  {
    "subject": "HIGHEST LEVELPRIORITY INTERRUPT",
    "predicate": "IS NOT PROPAGATED TO",
    "object": "CORE"
  },
  {
    "subject": "LEVELPRIORITY INTERRUPT SCHEME",
    "predicate": "INTRODUCES",
    "object": "ADDITIONAL MASKING OF INCOMING INTERRUPTS OF EQUAL OR LOWER LEVELPRIORITY THAN THE EXECUTING ISR"
  },
  {
    "subject": "LEVELPRIORITY INTERRUPT SCHEME",
    "predicate": "INTRODUCES",
    "object": "ADDITIONAL MASKING OF INCOMING INTERRUPTS SOMETIMES LARGER THAN A CONFIGURABLE LEVELPRIORITY THRESHOLD"
  },
  {
    "subject": "THIS SCENARIO",
    "predicate": "IS NOT IDEAL FOR",
    "object": "REAL-TIME AND COMPLEX EMBEDDED SYSTEMS"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARE SERVED",
    "object": "SEQUENTIALLY"
  },
  {
    "subject": "ATTEMPTS TO HANDLE A MORE COMPLEX INTERRUPT SCHEME",
    "predicate": "WOULD REQUIRE",
    "object": "SW EMULATION"
  },
  {
    "subject": "SW EMULATION",
    "predicate": "INCURS",
    "object": "UNTENABLE INTERRUPT LATENCIES"
  },
  {
    "subject": "A HIGH-PRIORITY INTERRUPT",
    "predicate": "HAS TO WAIT FOR",
    "object": "A LOWER-PRIORITY INTERRUPT TO FINISH"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARE",
    "object": "GLOBALLY ENABLED"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARE ENABLED WITHIN",
    "object": "THE SCOPE OF AN EXECUTING ISR"
  },
  {
    "subject": "GLOBAL INTERRUPTS",
    "predicate": "ARE",
    "object": "DISABLED WHENEVER AN INTERRUPT HANDLER IS ENTERED"
  },
  {
    "subject": "THE ISR",
    "predicate": "NEED TO",
    "object": "CARE DESIGNED TO ENSURE THEY ARE REENTRANT"
  },
  {
    "subject": "THE NESTING",
    "predicate": "ALLOWS",
    "object": "HIGHER PRIORITY INTERRUPTS TO PREEMPT A CURRENT LOWER PRIORITY ISR EXECUTING"
  },
  {
    "subject": "REDUNDANT INTERRUPT CONTEXT",
    "predicate": "INCLUDES",
    "object": "BACK-TO-BACK INTERRUPTS"
  },
  {
    "subject": "BACK-TO-BACK INTERRUPTS",
    "predicate": "ARE",
    "object": "INTERRUPTS THAT NEED TO BE SERVED SEQUENTIALLY"
  },
  {
    "subject": "BACK-TO-BACK INTERRUPTS",
    "predicate": "CAN HAPPEN",
    "object": "WHENEVER THERE ARE MULTIPLE INTERRUPTS PENDING"
  },
  {
    "subject": "THE TRANSITION FROM ONE INTERRUPT TO THE NEXT ONE",
    "predicate": "CAUSES",
    "object": "A REDUNDANT SEQUENCE OF CONTEXT RESTORES AND CONTEXT SAVES"
  },
  {
    "subject": "REDUNDANT CONTEXT RESTORE SEQUENCES",
    "predicate": "NEGATIVELY IMPACT",
    "object": "INTERRUPT LATENCY"
  },
  {
    "subject": "INTERRUPT LATENCY",
    "predicate": "IS IMPACTED ON",
    "object": "HIGHER INTERRUPT LOADS"
  },
  {
    "subject": "REDUNDANT CONTEXT RESTORE",
    "predicate": "CAN INTRODUCE",
    "object": "UNWANTED ADDITIONAL INTERRUPT LATENCY"
  },
  {
    "subject": "REDUNDANT CONTEXT RESTORE",
    "predicate": "OCCURS WITH",
    "object": "NON-NESTED OR NESTED HORIZONTAL INTERRUPTS"
  },
  {
    "subject": "REDUNDANT CONTEXT RESTORE",
    "predicate": "OF",
    "object": "TWO NON-PREEMPTIVE INTERRUPTS"
  },
  {
    "subject": "TWO NON-PREEMPTIVE INTERRUPTS",
    "predicate": "ARE",
    "object": "TWO INTERRUPTS WITH SAME LEVEL BUT DIFFERENT PRIORITIES"
  },
  {
    "subject": "TAIL-CHAINING",
    "predicate": "IS USED TO",
    "object": "OPTIMIZE IT"
  },
  {
    "subject": "INTERRUPT CONTEXT RESTORE AND STORE SEQUENCE BETWEEN BACK-TO-BACK INTERRUPTS",
    "predicate": "CAN BE CONSIDERED",
    "object": "REDUNDANT"
  },
  {
    "subject": "THE REDUNDANT CONTEXT RESTORING SEQUENCES",
    "predicate": "CONTAINS",
    "object": "THE FULL INTERRUPT EXIT CODE SEQUENCE"
  },
  {
    "subject": "REDUNDANT CONTEXT RESTORE WITH NON-NESTED INTERRUPTS",
    "predicate": "IS ADDRESSED BY",
    "object": "CHAINING TWO BACK-TO-BACK INTERRUPTS"
  },
  {
    "subject": "REDUNDANT CONTEXT RESTORE WITH NON-NESTED INTERRUPTS",
    "predicate": "IS ADDRESSED BY",
    "object": "BYPASSING THE SUPERFLUOUS RESTORESAVE OPERATION"
  },
  {
    "subject": "SECTION III-D",
    "predicate": "EXPLORES",
    "object": "THE OPTIMIZATIONS IMPLEMENTED IN THIS WORK TO ADDRESS THIS SCENARIO"
  },
  {
    "subject": "THE PRIVILEGED SPECIFICATION 14",
    "predicate": "DEFINES",
    "object": "A SIMPLE INTERRUPT SCHEME"
  },
  {
    "subject": "A SIMPLE INTERRUPT SCHEME",
    "predicate": "INCLUDES",
    "object": "A SET OF TIMER AND INTER-PROCESSOR INTERRUPTS"
  },
  {
    "subject": "THE PRIVILEGED SPECIFICATION 14",
    "predicate": "IS IN",
    "object": "THE RISC-V ECOSYSTEM"
  },
  {
    "subject": "PENDING AND ENABLED INTERRUPTS",
    "predicate": "ARE MASKED ACCORDING TO",
    "object": "A THRESHOLD VALUE REPRESENTING AN INTERRUPT LEVEL"
  },
  {
    "subject": "THRESHOLD VALUE",
    "predicate": "IS CONFIGURED THROUGH",
    "object": "A CSR"
  },
  {
    "subject": "PENDING AND ENABLED INTERRUPTS",
    "predicate": "ARE FURTHER SELECTIVELY MASKED",
    "object": "COMPARED TO STANDARD RISC-V PRIVILEGED SPECIFICATIONS"
  },
  {
    "subject": "RISC-V",
    "predicate": "HAS",
    "object": "PLATFORM-LEVEL INTERRUPT CONTROLLER SPECIFICATION"
  },
  {
    "subject": "WE",
    "predicate": "REFER TO",
    "object": "THE CORE LOCAL INTERRUPTOR (CLINT)"
  },
  {
    "subject": "A FIXED PRIORITY INTERRUPT SCHEME",
    "predicate": "HAS",
    "object": "16 PREDEFINED OR RESERVED INTERRUPTS"
  },
  {
    "subject": "A FIXED PRIORITY INTERRUPT SCHEME",
    "predicate": "HAS",
    "object": "16 IMPLEMENTATION-DEFINED INTERRUPTS"
  },
  {
    "subject": "16 IMPLEMENTATION-DEFINED INTERRUPTS",
    "predicate": "CAN BE",
    "object": "OPTIONALLY VECTORED"
  },
  {
    "subject": "THE CLINT",
    "predicate": "SUPPORTS",
    "object": "PRIORITIZATION OF INTERRUPTS BASED ON PRIVILEGE MODE"
  },
  {
    "subject": "THE INFLEXIBLE INTERRUPT SCHEME OF THE CLINT-MODE",
    "predicate": "CAUSES",
    "object": "MUCH MORE WORK TO BE DONE IN MANAGING INTERRUPT MASK (SOMEIRQMASK) AND OTHER MACHINE STATE"
  },
  {
    "subject": "INTERRUPTS WITH LOWER PRIORITY THAN THE CURRENT INTERRUPT RUNNING",
    "predicate": "CAN FIRE",
    "object": "IN CLINT-MODE WHEN GLOBAL INTERRUPTS ARE RE-ENABLED"
  },
  {
    "subject": "THE CLINT",
    "predicate": "LACKS",
    "object": "FINE-GRAINED CONTROL OVER INTERRUPT PRIORITIZATION"
  },
  {
    "subject": "PLIC 22",
    "predicate": "CAN BE ATTACHED TO",
    "object": "CLINT"
  },
  {
    "subject": "PLIC 22",
    "predicate": "INCREASES",
    "object": "NUMBER OF CUSTOM INTERRUPTS"
  },
  {
    "subject": "I R Q2",
    "predicate": "IS BEING SERVICED",
    "object": ""
  },
  {
    "subject": "I R Q1",
    "predicate": "IS ENABLED",
    "object": ""
  },
  {
    "subject": "I R Q1",
    "predicate": "IS PENDING",
    "object": ""
  },
  {
    "subject": "ACTIVE INTERRUPT HANDLER",
    "predicate": "SERVICES",
    "object": "IRQ2"
  },
  {
    "subject": "IRQ1",
    "predicate": "IS",
    "object": "PENDING"
  },
  {
    "subject": "PREEMPTION",
    "predicate": "IS REGULATED BY",
    "object": "PRIVILEGE MODE (VERTICAL INTERRUPTS)"
  },
  {
    "subject": "PREEMPTION",
    "predicate": "IS REGULATED BY",
    "object": "INTERRUPT LEVEL WHEN THE PRIVILEGE MODE IS THE SAME (HORIZONTAL INTERRUPTS)"
  },
  {
    "subject": "NUMBER OF INTERRUPTS",
    "predicate": "IS",
    "object": "FLEXIBLE (AT DESIGN TIME)"
  },
  {
    "subject": "NUMBER OF INTERRUPTS",
    "predicate": "TARGETS",
    "object": "ONE OR MORE TARGETS"
  },
  {
    "subject": "INTERRUPTS THAT ARE ASSIGNED A HIGHER LEVEL",
    "predicate": "CAN PRE-EMPT",
    "object": "LOWER-LEVEL INTERRUPTS"
  },
  {
    "subject": "EACH INTERRUPT",
    "predicate": "CAN BE ASSIGNED",
    "object": "A PRIORITY"
  },
  {
    "subject": "EACH TARGET",
    "predicate": "CAN SELECT",
    "object": "A THRESHOLD"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARE DISABLED",
    "object": "BELOW THE THRESHOLD"
  },
  {
    "subject": "INTERRUPT SELECTION",
    "predicate": "IS DRIVEN BY",
    "object": "THE CLIC IN HW"
  },
  {
    "subject": "THE CLIC IN HW",
    "predicate": "PROPAGATES",
    "object": "THE HIGHEST LEVEL, HIGHEST PRIORITY PENDING INTERRUPT TO THE CORES INTERFACE"
  },
  {
    "subject": "INTERRUPT PRIORITY",
    "predicate": "SERVES AS",
    "object": "TIE-BREAKER"
  },
  {
    "subject": "TIE-BREAKER",
    "predicate": "IS FOR",
    "object": "THE CASE OF MULTIPLE INTERRUPTS PENDING WITH THE SAME LEVEL"
  },
  {
    "subject": "SELECTING THE INTERRUPT WITH MAXIMUM LEVEL AND PRIORITY",
    "predicate": "IS IMPLEMENTED WITH",
    "object": "THREE BINARY TREES"
  },
  {
    "subject": "ENABLED INTERRUPTS AND THEIR LEVEL AND PRIORITY INFORMATION",
    "predicate": "ARE SENT TO",
    "object": "PRIORITIZATION LOGIC"
  },
  {
    "subject": "PRIORITIZATION LOGIC",
    "predicate": "USES",
    "object": "BINARY ARBITRATION TREE"
  },
  {
    "subject": "BINARY ARBITRATION TREE",
    "predicate": "SELECTS",
    "object": "HIGHEST-LEVEL INTERRUPT"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "CAN BE ASSIGNED",
    "object": "A PRIORITY"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "CAN BE ASSIGNED",
    "object": "A LEVEL"
  },
  {
    "subject": "THE PRIORITIES",
    "predicate": "ALLOW",
    "object": "CONCURRENT PENDING INTERRUPTS TO BE TAKEN IN THE ORDER PREFERRED BY THE PROGRAMMER"
  },
  {
    "subject": "THE LEVEL INFORMATION",
    "predicate": "ENABLES",
    "object": "PRE-EMPTION OF SAME-PRIVILEGE LEVEL INTERRUPTS"
  },
  {
    "subject": "SAME-PRIVILEGE LEVEL INTERRUPTS",
    "predicate": "ARE ALSO CALLED",
    "object": "HORIZONTAL INTERRUPTS"
  },
  {
    "subject": "THIS SCHEME",
    "predicate": "ALLOWS",
    "object": "INTERRUPTS TO BE DIVIDED ACCORDING TO THEIR PRIORITIES ON THE PLIC-LEVEL"
  },
  {
    "subject": "THIS SCHEME",
    "predicate": "ALLOWS",
    "object": "SOME FLEXIBILITY IN TERMS OF PRIORITIZATION"
  },
  {
    "subject": "THIS SCHEME",
    "predicate": "DOES NOT ADDRESS",
    "object": "THE FLEXIBILITY PROBLEM ON THE CORE LOCAL-LEVEL"
  },
  {
    "subject": "CLIC 15",
    "predicate": "ADDRESSES",
    "object": "THESE LIMITATIONS"
  },
  {
    "subject": "CLIC 15",
    "predicate": "ALLOWS",
    "object": "INTERRUPTS TO BE PRIORITIZED"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARE PRIORITIZED BY",
    "object": "SO-CALLED LEVELS AND PRIORITIES"
  },
  {
    "subject": "MULTIPLE HORIZONTAL INTERRUPTS",
    "predicate": "HAVE",
    "object": "EQUAL LEVELS AND PRIORITIES"
  },
  {
    "subject": "THE CASE WHERE MULTIPLE HORIZONTAL INTERRUPTS HAVE EQUAL LEVELS AND PRIORITIES",
    "predicate": "RESULTS IN",
    "object": "THE CLIC SELECTING THE HIGHEST NUMBERED INTERRUPT 15"
  },
  {
    "subject": "INTERRUPT 15",
    "predicate": "IS",
    "object": "AN ARBITRARY ASSIGNMENT"
  },
  {
    "subject": "AN ARBITRARY ASSIGNMENT",
    "predicate": "IS",
    "object": "DECIDED AT DESIGN TIME"
  },
  {
    "subject": "THIS FEATURE",
    "predicate": "IS USEFUL FOR",
    "object": "RTOSS THAT ONLY WANT TO DISABLE A SUBSET OF ALL INTERRUPTS DURING CRITICAL SECTIONS"
  },
  {
    "subject": "ONLY A SUBSET OF INTERRUPTS",
    "predicate": "NEED TO BE",
    "object": "DISABLED"
  },
  {
    "subject": "INTERRUPTS THAT DO NOT INTERFERE WITH THE DATA ACCESSED IN SUCH A CRITICAL SECTION",
    "predicate": "CAN",
    "object": "STILL FIRE"
  },
  {
    "subject": "IRQ1",
    "predicate": "HAS INTERRUPT PRIVILEGE MODE",
    "object": "PRIV1"
  },
  {
    "subject": "IRQ1",
    "predicate": "HAS LEVEL",
    "object": "L1"
  },
  {
    "subject": "IRQ1",
    "predicate": "HAS PRIORITY",
    "object": "P1"
  },
  {
    "subject": "IRQ2",
    "predicate": "HAS INTERRUPT PRIVILEGE MODE",
    "object": "PRIV2"
  },
  {
    "subject": "IRQ2",
    "predicate": "HAS LEVEL",
    "object": "L2"
  },
  {
    "subject": "IRQ2",
    "predicate": "HAS PRIORITY",
    "object": "P2"
  },
  {
    "subject": "IRQ1",
    "predicate": "PREEMPTS",
    "object": "IRQ2"
  },
  {
    "subject": "IRQ1 LEVEL",
    "predicate": "IS HIGHER THAN",
    "object": "INTERRUPT THRESHOLD"
  },
  {
    "subject": "IRQ1 LEVEL",
    "predicate": "IS HIGHER THAN",
    "object": "IRQ2 LEVEL"
  },
  {
    "subject": "INTERRUPTS FIRED FROM DIFFERENT PRIVILEGE MODES",
    "predicate": "ARE REFERRED TO AS",
    "object": "VERTICAL INTERRUPTS"
  },
  {
    "subject": "INTERRUPTS FIRED FROM THE SAME PRIVILEGE MODE",
    "predicate": "ARE REFERRED TO AS",
    "object": "HORIZONTAL INTERRUPTS"
  },
  {
    "subject": "TABLE I",
    "predicate": "SHOWS",
    "object": "PREEMPTION CONDITIONS OF TWO NESTED INTERRUPTS IRQ2 AND IRQ1"
  },
  {
    "subject": "PREEMPTION CONDITIONS",
    "predicate": "ARE ACCORDING TO",
    "object": "CLIC SPECIFICATION"
  },
  {
    "subject": "THE CLIC SPECIFICATION",
    "predicate": "ADDRESSES",
    "object": "THE CASE OF REDUNDANT CONTEXT RESTORE"
  },
  {
    "subject": "XNXTI",
    "predicate": "IS",
    "object": "A CSR SHORT FOR NEXT INTERRUPT HANDLER ADDRESS"
  },
  {
    "subject": "XNXTI",
    "predicate": "IS",
    "object": "AN INTERRUPT-ENABLE CSR"
  },
  {
    "subject": "XNXTI",
    "predicate": "IS MEANT FOR USE WITH",
    "object": "NON-VECTORED INTERRUPTS"
  },
  {
    "subject": "READING FROM THIS CSR",
    "predicate": "ALLOWS",
    "object": "TO FAST-TRACK INTERRUPTS THAT ARRIVE LATE"
  },
  {
    "subject": "READING FROM THIS CSR",
    "predicate": "ALLOWS",
    "object": "TO AVOID REDUNDANT CONTEXT SAVERESTORE"
  },
  {
    "subject": "REDUNDANT CONTEXT SAVERESTORE",
    "predicate": "IS AVOIDED BY",
    "object": "RUNNING THROUGH PENDING INTERRUPTS BACK-TO-BACK"
  },
  {
    "subject": "CORE",
    "predicate": "IS WITHIN",
    "object": "AN ACTIVE HANDLER"
  },
  {
    "subject": "ARCHITECTURE",
    "predicate": "REQUIRES",
    "object": "HW TO STORE ENOUGH INFORMATION"
  },
  {
    "subject": "HW",
    "predicate": "STORES",
    "object": "ENOUGH INFORMATION"
  },
  {
    "subject": "ENOUGH INFORMATION",
    "predicate": "IS FOR",
    "object": "RESUME OPERATION CORRECTLY AFTER RETURNING FROM THE AFOREMENTIONED CONTEXT"
  },
  {
    "subject": "WE",
    "predicate": "CAN IMPROVE",
    "object": "INTERRUPT LATENCY AND CONTEXT SWITCH TIMES"
  },
  {
    "subject": "WE",
    "predicate": "IMPROVE INTERRUPT LATENCY AND CONTEXT SWITCH TIMES BY",
    "object": "CONTROLLING THE AMOUNT OF STATE THAT NEEDS TO BE PRESERVED TO ENTER AND LEAVE AN INTERRUPT CONTEXT"
  },
  {
    "subject": "WE",
    "predicate": "IMPROVE INTERRUPT LATENCY AND CONTEXT SWITCH TIMES BY",
    "object": "INCREASING THE BANDWIDTH AND DECREASING THE LATENCY TO MEMORY"
  },
  {
    "subject": "WE",
    "predicate": "IMPROVE INTERRUPT LATENCY AND CONTEXT SWITCH TIMES BY",
    "object": "RELYING ON LATENCY-HIDING TECHNIQUES THAT DEFER THE EFFECTIVE SAVING OF THE STATE TO A LATER POINT IN TIME"
  },
  {
    "subject": "WE",
    "predicate": "DETAIL",
    "object": "ARCHITECTURAL FEATURES AND HWSW CODESIGN OF CV32RT"
  },
  {
    "subject": "ARCHITECTURE",
    "predicate": "TACKLES",
    "object": "TYPICAL CASE SCENARIOS"
  },
  {
    "subject": "THE BACKGROUND-SAVING MECHANISM",
    "predicate": "UPDATES",
    "object": "THE STACK POINTER"
  },
  {
    "subject": "THE BACKGROUND-SAVING MECHANISM",
    "predicate": "STORES",
    "object": "THE BANK-SWITCHED CONTENTS IN MEMORY"
  },
  {
    "subject": "THE EXECUTION OF THE CORE",
    "predicate": "PROCEEDS",
    "object": "IN PARALLEL"
  },
  {
    "subject": "2",
    "predicate": "PROVIDES",
    "object": "AN OVERVIEW OF THE DESIGN"
  },
  {
    "subject": "INCOMING INTERRUPTS",
    "predicate": "ARE FILTERED WITH",
    "object": "A GATEWAY MODULE"
  },
  {
    "subject": "A GATEWAY MODULE",
    "predicate": "DECIDES WHETHER",
    "object": "THERE IS A PENDING AND ENABLED REQUEST FOR EACH INTERRUPT SOURCE I (IRQ I)"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARRIVE AT",
    "object": "THE GATEWAY"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARE COMBINED WITH",
    "object": "PROGRAMMABLE CONFIGURATION INFORMATION"
  },
  {
    "subject": "PROGRAMMABLE CONFIGURATION INFORMATION",
    "predicate": "IS ABOUT",
    "object": "EACH INTERRUPT LINE"
  },
  {
    "subject": "EACH INTERRUPT LINE",
    "predicate": "CONSISTS OF",
    "object": "LEVEL"
  },
  {
    "subject": "EACH INTERRUPT LINE",
    "predicate": "CONSISTS OF",
    "object": "PRIORITY"
  },
  {
    "subject": "EACH INTERRUPT LINE",
    "predicate": "CONSISTS OF",
    "object": "ENABLE STATUS"
  },
  {
    "subject": "EACH INTERRUPT LINE",
    "predicate": "CONSISTS OF",
    "object": "SENSITIVITY (LEVELEDGE)"
  },
  {
    "subject": "THE INTERRUPT PRIORITIZATION MODULE",
    "predicate": "TRAVERSES",
    "object": "THE TREE FROM LEAVES TO THE ROOT"
  },
  {
    "subject": "THE INTERRUPT PRIORITIZATION MODULE",
    "predicate": "FINDS",
    "object": "THE SOUGHT-AFTER MAXIMUM LEVEL AND PRIORITY INTERRUPT"
  },
  {
    "subject": "EACH TREE",
    "predicate": "HAS",
    "object": "LOW OVERHEAD IN TERMS OF AREA AND DELAY"
  },
  {
    "subject": "OVERHEAD",
    "predicate": "IS",
    "object": "O(N) AND O(LOG(N)) RESPECTIVELY"
  },
  {
    "subject": "THE INTERRUPT",
    "predicate": "IS PRESENTED TO",
    "object": "THE CORE"
  },
  {
    "subject": "THE INTERRUPT",
    "predicate": "IS PRESENTED WITH",
    "object": "A HANDSHAKE-BASED INTERFACE"
  },
  {
    "subject": "THE ADDITIONAL KILL SIGNAL",
    "predicate": "IS THERE TO ALLOW FOR",
    "object": "A HANDSHAKE TO RESTART"
  },
  {
    "subject": "A HANDSHAKE TO RESTART",
    "predicate": "IS THERE SO THAT",
    "object": "A POTENTIALLY MORE IMPORTANT INTERRUPT CAN BE PRESENTED TO THE CORE"
  },
  {
    "subject": "THIS WORK",
    "predicate": "CAN SCALE UP TO",
    "object": "N 4096 LOCAL INTERRUPT SOURCES"
  },
  {
    "subject": "ADDITIONAL PIPELINE STAGES",
    "predicate": "CAN BE INSERTED IN",
    "object": "THE ARBITRATION TREE"
  },
  {
    "subject": "ADDITIONAL PIPELINE STAGES",
    "predicate": "CAN BE INSERTED TO",
    "object": "RELAX TIMING"
  },
  {
    "subject": "OUR VERSION OF THE CLIC",
    "predicate": "SUPPORTS",
    "object": "SHV"
  },
  {
    "subject": "OUR VERSION OF THE CLIC",
    "predicate": "SUPPORTS",
    "object": "THE XNXTI CSR"
  },
  {
    "subject": "THE XNXTI CSR",
    "predicate": "IS IN",
    "object": "THE CORE"
  },
  {
    "subject": "THE CLIC",
    "predicate": "ADDRESSES",
    "object": "THIS WITH THE LEVELPRIORITY SCHEME"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "IMPROVES UPON THAT",
    "object": "BY MOVING THE INTERRUPT STATE SAVING LOGIC IN HW"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "ADDS",
    "object": "EMRET TO HANDLE REDUNDANT INTERRUPT CONTEXT SEQUENCES"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "IS",
    "object": "A WRAPPER AROUND THE CORES RF"
  },
  {
    "subject": "WE",
    "predicate": "EXTEND",
    "object": "THE RF BY AN ADDITIONAL READ PORT FOR THE BACKGROUND-SAVING MECHANISM"
  },
  {
    "subject": "WE",
    "predicate": "EXTEND",
    "object": "REGISTERS FOR LATCHING THE ADDITIONAL PROCESSOR STATE"
  },
  {
    "subject": "THE ADDITIONAL PROCESSOR STATE",
    "predicate": "IS REQUIRED FOR",
    "object": "PROPER INTERRUPT NESTING"
  },
  {
    "subject": "A NEW INTERRUPT AT THE CLIC",
    "predicate": "WILL FIRST BE CHECKED WHETHER",
    "object": "THE INTERRUPT LEVEL EXCEEDS THE CONFIGURED THRESHOLD"
  },
  {
    "subject": "THE SAVING LOGIC FINITE STATE MACHINE (FSM)",
    "predicate": "IS IN",
    "object": "THE EXTENDED RF"
  },
  {
    "subject": "THE CORES STATE MACHINE",
    "predicate": "WILL FLUSH",
    "object": "THE PIPELINE"
  },
  {
    "subject": "THE CORES STATE MACHINE",
    "predicate": "WILL UPDATE",
    "object": "THE PROGRAM COUNTER"
  },
  {
    "subject": "THE PROGRAM COUNTER",
    "predicate": "IS UPDATED ACCORDING TO",
    "object": "THE VECTOR TABLE ENTRY"
  },
  {
    "subject": "SAVING LOGIC",
    "predicate": "TRIGGERS",
    "object": "BANK SWITCH"
  },
  {
    "subject": "BANK SWITCH",
    "predicate": "ALLOWS",
    "object": "INTERRUPT CONTEXT TO HAVE A FRESH SET OF REGISTERS"
  },
  {
    "subject": "OTHER BANK CONTENTS",
    "predicate": "DRAIN THROUGH",
    "object": "SEPARATE PORT TO THE MAIN MEMORY"
  },
  {
    "subject": "RF BANKS",
    "predicate": "ARE SWITCHED",
    "object": "ON AN INTERRUPT"
  },
  {
    "subject": "STACK POINTER",
    "predicate": "NEED TO UPDATE",
    "object": "DURING A BANK SWITCH"
  },
  {
    "subject": "WE",
    "predicate": "HAVE",
    "object": "A DEDICATED ADDER BETWEEN THE TWO RFS"
  },
  {
    "subject": "THE RISC-V EMBEDDED AND INTEGER ABI",
    "predicate": "DICTATE",
    "object": "THAT THE STACK POINTER POINTS BELOW THE LAST SAVED REGISTER ON THE STACK"
  },
  {
    "subject": "THE STACK POINTER",
    "predicate": "IS ADJUSTED",
    "object": "APPROPRIATELY TO MAINTAIN ABI INVARIANTS"
  },
  {
    "subject": "THE PROGRAM CODE RUNNING IN THE INTERRUPT HANDLER",
    "predicate": "COULD CLOBBER",
    "object": "THE VALUES ON THE STACK"
  },
  {
    "subject": "WE",
    "predicate": "COULD DO AWAY WITH",
    "object": "THIS MECHANISM FOR LEAF-TYPE INTERRUPTS"
  },
  {
    "subject": "INTERACTIONS",
    "predicate": "ARE BETWEEN",
    "object": "BACKGROUND-SAVING MECHANISM AND REGULAR LOADSTORE INSTRUCTIONS OF THE CORE"
  },
  {
    "subject": "INTERACTIONS",
    "predicate": "COULD RESULT IN",
    "object": "INCORRECT EXECUTION"
  },
  {
    "subject": "LOAD INSTRUCTION",
    "predicate": "IS TRYING TO UPDATE",
    "object": "ARCHITECTURAL REGISTER"
  },
  {
    "subject": "BACKGROUND-SAVING MECHANISM",
    "predicate": "IS TRYING TO READ",
    "object": "SAME REGISTER"
  },
  {
    "subject": "NO CONFLICT",
    "predicate": "ARISES BECAUSE",
    "object": "INTERRUPTS ARE INJECTED INTO THE PIPELINE"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARE ONLY ACTED UPON IN",
    "object": "WRITE-BACK STAGE OF THE CORE"
  },
  {
    "subject": "UPDATES TO THE RF",
    "predicate": "ARE",
    "object": "RESOLVED"
  },
  {
    "subject": "BANK SWITCHING OPERATION",
    "predicate": "TAKES PLACE",
    "object": "AT THIS POINT"
  },
  {
    "subject": "BANK SWITCHING OPERATION",
    "predicate": "ENSURES",
    "object": "CORRECTNESS OF THE EXECUTION"
  },
  {
    "subject": "INTERRUPT HANDLER",
    "predicate": "IS",
    "object": "ALREADY EXECUTING"
  },
  {
    "subject": "LOADS OR STORES",
    "predicate": "ACCESS",
    "object": "STACK MEMORY REGIONS"
  },
  {
    "subject": "BACKGROUND-SAVING MECHANISM",
    "predicate": "IS WRITING TO",
    "object": "STACK MEMORY REGIONS"
  },
  {
    "subject": "LOADS OR STORES ACCESSING STACK MEMORY REGIONS WHERE THE BACKGROUND-SAVING MECHANISM IS WRITING TO",
    "predicate": "NEED TO BE",
    "object": "PROPERLY RESOLVED"
  },
  {
    "subject": "EXECUTION OF THE HANDLER",
    "predicate": "HAS TO WAIT",
    "object": "IF THIS HAPPENS WHILE THE BACKGROUND-SAVING MECHANISM IS STILL AT WORK"
  },
  {
    "subject": "WE",
    "predicate": "COULD READ",
    "object": "STALE DATA"
  },
  {
    "subject": "WE",
    "predicate": "COULD WRITE",
    "object": "DATA THAT IS IMMEDIATELY OVERWRITTEN"
  },
  {
    "subject": "A STRAIGHTFORWARD SOLUTION",
    "predicate": "IS",
    "object": "TO STALL THE CORES PIPELINE WHILE THE BACKGROUND-SAVING MECHANISM IS AT WORK"
  },
  {
    "subject": "WE",
    "predicate": "LIKELY WANT TO ISSUE",
    "object": "A LOAD SOON IN THE INTERRUPT HANDLER"
  },
  {
    "subject": "STACK POINTER",
    "predicate": "IS DECREMENTED",
    "object": "ON AN INTERRUPT"
  },
  {
    "subject": "STACK POINTER",
    "predicate": "MAKES",
    "object": "SPACE AVAILABLE"
  },
  {
    "subject": "BACKGROUND-SAVING MECHANISM",
    "predicate": "STARTS STORING",
    "object": "INTERRUPT STATE WORD BY WORD"
  },
  {
    "subject": "ADDRESS OFFSET OF THE LAST WORD PUSHED OUT BY THE BACKGROUND-SAVING MECHANISM",
    "predicate": "IS COMPARED AGAINST",
    "object": "ANY INCOMING LOAD AND STORES"
  },
  {
    "subject": "ADDRESS OFFSET OF THE LAST WORD",
    "predicate": "IS IN",
    "object": "LOAD-STORE UNIT"
  },
  {
    "subject": "LOAD AND STORES THAT TRY TO ACCESS DATA THAT IS NOT YET PUSHED TO MEMORY",
    "predicate": "CAUSE",
    "object": "THE CORES PIPELINE TO STALL"
  },
  {
    "subject": "THIS MECHANISM",
    "predicate": "ENSURES",
    "object": "THE CORRECTNESS OF LOADS AND STORES ISSUED BY THE CORE"
  },
  {
    "subject": "A SYSTEM CALL HANDLER",
    "predicate": "IS ISSUED THROUGH",
    "object": "THE ECALL INSTRUCTION IN RISC-V"
  },
  {
    "subject": "A SYSTEM CALL HANDLER",
    "predicate": "WANTS TO ACCESS",
    "object": "USER-PROVIDED ARGUMENTS"
  },
  {
    "subject": "MOST",
    "predicate": "WILL BE PASSED THROUGH",
    "object": "GENERAL-PURPOSE REGISTERS"
  },
  {
    "subject": "SOME",
    "predicate": "MIGHT BE PLACED ON",
    "object": "THE STACK"
  },
  {
    "subject": "SHORT INTERRUPT HANDLERS",
    "predicate": "WANT TO RETURN BEFORE",
    "object": "THE FULL INTERRUPT STATE HAS BEEN SAVED"
  },
  {
    "subject": "EACH OF THESE CASES",
    "predicate": "WOULD POTENTIALLY ENGAGE",
    "object": "THE STALLING LOGIC OUTLINED IN SECTION III-C3"
  },
  {
    "subject": "THE STALLING LOGIC OUTLINED IN SECTION III-C3",
    "predicate": "CAUSES",
    "object": "HIGHER INTERRUPT LATENCIES"
  },
  {
    "subject": "SOME REGISTER VALUES",
    "predicate": "CANNOT BE FORWARDED",
    "object": "BECAUSE THEY MIGHT NOT HAVE REACHED THE LOAD-STORE UNIT YET"
  },
  {
    "subject": "THE APPROACH",
    "predicate": "INCREASES",
    "object": "HW COMPLEXITY"
  },
  {
    "subject": "THE APPROACH",
    "predicate": "REQUIRES",
    "object": "A DYNAMIC ADDRESS LOOKUP INTO A QUEUE-LIKE BUFFER"
  },
  {
    "subject": "WE",
    "predicate": "PROPOSE",
    "object": "AN SW-BASED SOLUTION"
  },
  {
    "subject": "AN SW-BASED SOLUTION",
    "predicate": "DOES NOT CAUSE",
    "object": "ANY KIND OF STALLING"
  },
  {
    "subject": "WE",
    "predicate": "DO NOT NEED TO ENGAGE",
    "object": "THE PIPELINE STALLING LOGIC"
  },
  {
    "subject": "THE PIPELINE STALLING LOGIC",
    "predicate": "IS ENGAGED BY",
    "object": "ORDERING THE LOADS TO ACCESS THE ALREADY STORED INTERRUPT STATE FIRST"
  },
  {
    "subject": "WE",
    "predicate": "GIVE",
    "object": "AN ANALYSIS OF THE FUNCTIONAL IMPROVEMENTS"
  },
  {
    "subject": "THE CV32S RF",
    "predicate": "IS EXTENDED WITH",
    "object": "ADDITIONAL LOGIC FOR THE BACKGROUND-SAVING MECHANISM"
  },
  {
    "subject": "PARTS OF THE OLD MEMORY BANK (THE INTERRUPT CONTEXT)",
    "predicate": "ARE COPIED TO",
    "object": "THE CORES STACK LOCATION"
  },
  {
    "subject": "EXECUTION",
    "predicate": "CAN GO AHEAD BY USING",
    "object": "THE NEW BANK"
  },
  {
    "subject": "THIS DESIGN",
    "predicate": "HAS",
    "object": "A DEDICATED MEMORY PORT FOR THE BACKGROUND-SAVING MECHANISM"
  },
  {
    "subject": "THE MEMORY PORT",
    "predicate": "CAN BE SHARED WITH",
    "object": "THE PORT FROM THE LOAD-STORE UNIT"
  },
  {
    "subject": "WE",
    "predicate": "PUSH OUT",
    "object": "THE GENERAL-PURPOSE REGISTERS X1, X2"
  },
  {
    "subject": "WE",
    "predicate": "NEED TO ENSURE",
    "object": "USE THE SAME ORDER TO LOAD WORDS BACK IN THE INTERRUPT HANDLER"
  },
  {
    "subject": "THE PROGRAMMER",
    "predicate": "HAS TO BE AWARE OF",
    "object": "THAT TO ACHIEVE THE BEST POSSIBLE LATENCY"
  },
  {
    "subject": "PROGRAMMER",
    "predicate": "USES",
    "object": "COMPILER-SPECIFIC ATTRIBUTES TO WRITE INTERRUPT HANDLERS"
  },
  {
    "subject": "ATTRIBUTE((INTERRUPT))",
    "predicate": "IS USED IN",
    "object": "GCC"
  },
  {
    "subject": "COMPILER",
    "predicate": "NEEDS TO BE MADE AWARE OF",
    "object": "THE FACT THAT PROGRAMMER USES COMPILER-SPECIFIC ATTRIBUTES"
  },
  {
    "subject": "INTERRUPT HANDLER ROUTINES",
    "predicate": "ARE SHOWN",
    "object": "IN FIG."
  },
  {
    "subject": "WE",
    "predicate": "GIVE",
    "object": "AN OVERVIEW OF HOW NESTED INTERRUPT HANDLING CODE WORKS FOR THE BASIC CLINT-MODE"
  },
  {
    "subject": "WE",
    "predicate": "GIVE",
    "object": "AN OVERVIEW OF HOW NESTED INTERRUPT HANDLING CODE WORKS FOR THE BASELINE CLIC"
  },
  {
    "subject": "WE",
    "predicate": "GIVE",
    "object": "AN OVERVIEW OF HOW NESTED INTERRUPT HANDLING CODE WORKS FOR OUR FASTIRQ EXTENSION"
  },
  {
    "subject": "ROUTINES",
    "predicate": "ARE FOR",
    "object": "SAVING STATE FOR VECTORED NESTING INTERRUPTS"
  },
  {
    "subject": "ROUTINES",
    "predicate": "USE",
    "object": "(A) CLINT"
  },
  {
    "subject": "ROUTINES",
    "predicate": "USE",
    "object": "(B) CLIC"
  },
  {
    "subject": "ROUTINES",
    "predicate": "USE",
    "object": "(C) PROPOSED FASTIRQ EXTENSION"
  },
  {
    "subject": "RISC-V",
    "predicate": "DEFINES",
    "object": "RV32E AS A VARIANT OF RV32I"
  },
  {
    "subject": "RV32E",
    "predicate": "HAS",
    "object": "16 REGISTERS"
  },
  {
    "subject": "RV32I",
    "predicate": "HAS",
    "object": "32 REGISTERS"
  },
  {
    "subject": "REDUCING THE RF SIZE",
    "predicate": "HELPS LOWER",
    "object": "CONTEXT SWITCH TIMES"
  },
  {
    "subject": "REDUCING THE RF SIZE",
    "predicate": "DOES NOT AFFECT",
    "object": "INTERRUPT LATENCY"
  },
  {
    "subject": "THE SET OF CALLER-SAVE REGISTERS",
    "predicate": "REMAINS",
    "object": "THE SAME"
  },
  {
    "subject": "THE SET OF CALLER-SAVE REGISTERS",
    "predicate": "REMAINS THE SAME",
    "object": "WHEN USING THE EMBEDDED-APPLICATION BINARY INTERFACE (EABI)"
  },
  {
    "subject": "OUR IMPLEMENTATION",
    "predicate": "ALLOWS",
    "object": "THE CORE TO DYNAMICALLY SWITCH BETWEEN RV32I AND RV32E WITH FASTIRQ DEPENDING ON THE WORKLOAD"
  },
  {
    "subject": "INCREASED PRESSURE ON THE RF",
    "predicate": "IS",
    "object": "NOT ACCEPTABLE"
  },
  {
    "subject": "ONE",
    "predicate": "COULD ADD",
    "object": "ADDITIONAL REGISTERS FOR THE SEVEN CALLER-SAVE REGISTERS TO SAVE AREA"
  },
  {
    "subject": "DOUBLING THE RF SIZE FOR THE BANKING LOGIC",
    "predicate": "IS",
    "object": "ALTERNATIVE TO ADDING ADDITIONAL REGISTERS"
  },
  {
    "subject": "THE INTERRUPT STATE",
    "predicate": "CAN BE RESTORED BY",
    "object": "SIMPLY SWITCHING REGISTER BANKS"
  },
  {
    "subject": "EMRET",
    "predicate": "IS ADDED",
    "object": "TO DIFFERENTIATE BETWEEN A REGULAR RETURN FROM AN INTERRUPT HANDLER USING MRET"
  },
  {
    "subject": "MRET",
    "predicate": "ASSUMES",
    "object": "THE INTERRUPT STATE HAS BEEN RESTORED BY SW"
  },
  {
    "subject": "THIS INSTRUCTION",
    "predicate": "PERFORMS",
    "object": "THE SAME FUNCTION AS MRET"
  },
  {
    "subject": "THIS INSTRUCTION",
    "predicate": "PERFORMS",
    "object": "SWITCHING REGISTER BANKS"
  },
  {
    "subject": "THIS SITUATION",
    "predicate": "CAN BE OPTIMIZED BY",
    "object": "DIRECTLY CHECKING FOR OTHER INTERRUPTS PENDING ON THE SAME LEVEL BEFORE RESTORING THE EXECUTIONS INTERRUPT CONTEXT"
  },
  {
    "subject": "THIS SITUATION",
    "predicate": "IS IN",
    "object": "THE RISC-V ECOSYSTEM"
  },
  {
    "subject": "THE CLIC",
    "predicate": "OFFERS",
    "object": "AN HW-ASSISTED SOLUTION"
  },
  {
    "subject": "AN HW-ASSISTED SOLUTION",
    "predicate": "TO ADDRESS",
    "object": "SUCH A SCENARIO"
  },
  {
    "subject": "THE HW-ASSISTED SOLUTION",
    "predicate": "INCLUDES",
    "object": "THE XNXTI CSRS"
  },
  {
    "subject": "NUCLEIS ENHANCED CLIC (ECLIC) 18",
    "predicate": "EXTENDS",
    "object": "XNXTI"
  },
  {
    "subject": "NUCLEIS ENHANCED CLIC (ECLIC) 18",
    "predicate": "EMBEDS",
    "object": "THE JUMP TO THE QUEUING INTERRUPT HANDLER IN THE XNXTI HW (JALXNXTI)"
  },
  {
    "subject": "NUCLEI SYSTEM TECHNOLOGY ECLIC 39",
    "predicate": "EXTENDS",
    "object": "TRADITIONAL XNXTI"
  },
  {
    "subject": "NUCLEI SYSTEM TECHNOLOGY ECLIC 39",
    "predicate": "HAS",
    "object": "A NOVEL CSR FOR MACHINE PRIVILEGE MODE"
  },
  {
    "subject": "JALMNXTI 18",
    "predicate": "IS DISCUSSED IN",
    "object": "THIS WORK IN SECTION IV"
  },
  {
    "subject": "EMRET",
    "predicate": "REDIRECTS",
    "object": "THE CONTROL FLOW TO THE PENDING INTERRUPTS HANDLER"
  },
  {
    "subject": "SOME HW",
    "predicate": "REFERS TO",
    "object": "THIS CONCEPT OF REMOVING REDUNDANT CONTEXT RESTORES AS TAIL-CHAINING 23"
  },
  {
    "subject": "THIS SITUATION",
    "predicate": "IS VISUALIZED IN",
    "object": "FIG."
  },
  {
    "subject": "WE",
    "predicate": "ADDRESS",
    "object": "THIS SCENARIO"
  },
  {
    "subject": "WE",
    "predicate": "MINIMIZE",
    "object": "INTERRUPT LATENCY"
  },
  {
    "subject": "WE",
    "predicate": "HIDE",
    "object": "LATENCY"
  },
  {
    "subject": "INTERRUPT RESPONSE TIME",
    "predicate": "IS",
    "object": "MINIMIZED"
  },
  {
    "subject": "THE FIRST INSTRUCTION",
    "predicate": "WILL BE",
    "object": "RE-ENABLING GLOBAL INTERRUPTS"
  },
  {
    "subject": "A HIGH-LEVEL INTERRUPT",
    "predicate": "COULD PREEMPT",
    "object": "THE CURRENT RUNNING INTERRUPT HANDLER"
  },
  {
    "subject": "THIS COMBINATION OF LATENCY HIDING AND BACKGROUND SAVING",
    "predicate": "ALLOWS",
    "object": "THE CORE TO QUICKLY ENTER A FIRST-LEVEL INTERRUPT HANDLER"
  },
  {
    "subject": "MIE",
    "predicate": "HAS TO BE MANUALLY ADJUSTED",
    "object": "TO PREVENT THAT"
  },
  {
    "subject": "LOWER-PRIORITY INTERRUPTS",
    "predicate": "ARE",
    "object": "DISABLED"
  },
  {
    "subject": "THIS RETURN PATH",
    "predicate": "COULD BE HANDLED IN",
    "object": "HW BY ADDING AN ADDITIONAL WRITE PORT TO THE CORES RF"
  },
  {
    "subject": "EXITING AN INTERRUPT HANDLER",
    "predicate": "IS",
    "object": "LESS TIME-CRITICAL"
  },
  {
    "subject": "WE",
    "predicate": "CARE ABOUT",
    "object": "HOW QUICKLY AN EXTERNAL EVENT IS ADDRESSED"
  },
  {
    "subject": "CONTEXT SWITCHES",
    "predicate": "CAN BE DIVIDED INTO",
    "object": "OS-SPECIFIC PARTS"
  },
  {
    "subject": "CONTEXT SWITCHES",
    "predicate": "CAN BE DIVIDED INTO",
    "object": "HW-SPECIFIC PARTS"
  },
  {
    "subject": "THE OS PART",
    "predicate": "ENTAILS",
    "object": "ALL CONTRIBUTIONS TO THE CONTEXT SWITCH TIME THAT IS SPECIFIC TO THE OS ITSELF"
  },
  {
    "subject": "THE OS PART",
    "predicate": "INCLUDES",
    "object": "COMPUTING THE NEXT TASK TO BE SCHEDULED"
  },
  {
    "subject": "THE OS PART",
    "predicate": "INCLUDES",
    "object": "BOOKKEEPING OPERATIONS"
  },
  {
    "subject": "THE REMAINDER",
    "predicate": "IS",
    "object": "THE HW-DEPENDENT SAVING AND RESTORING OF THE STATE BELONGING TO THE NEW CONTEXT"
  },
  {
    "subject": "THE IDEA",
    "predicate": "IS TO USE",
    "object": "THE BACKGROUND-SAVING MECHANISM"
  },
  {
    "subject": "THE BACKGROUND-SAVING MECHANISM",
    "predicate": "TO ACCELERATE",
    "object": "THE STATE SAVING AND RESTORING PART OF CONTEXT FIG"
  },
  {
    "subject": "SWITCHES",
    "predicate": "BY",
    "object": "INTERLEAVING THE LOADING OF A NEW STATE WITH THE AUTOMATIC SAVING HW"
  },
  {
    "subject": "HW",
    "predicate": "PUSHES OUT",
    "object": "THE PREVIOUS REGISTER STATE TO MEMORY IN THE BACKGROUND"
  },
  {
    "subject": "THE HW MECHANISM",
    "predicate": "TO SWAP",
    "object": "THE REGISTERS"
  },
  {
    "subject": "THE HW MECHANISM",
    "predicate": "TO SAVE",
    "object": "THEM IN THE BACKGROUND"
  },
  {
    "subject": "WE",
    "predicate": "CAN PROCEED WITH",
    "object": "THE REST OF THE CONTEXT SWITCH ROUTINE"
  },
  {
    "subject": "THE INITIAL PART OF THE CONTEXT SWITCH ROUTINE",
    "predicate": "CHANGES",
    "object": "FOR THAT"
  },
  {
    "subject": "ANY",
    "predicate": "IMPACT ON",
    "object": "CONTEXT SWITCHING"
  },
  {
    "subject": "WE",
    "predicate": "WANT TO SAVE",
    "object": "THE CURRENT RUNNING TASKS STATE TO MEMORY"
  },
  {
    "subject": "ADDITIONAL RISC-V EXTENSIONS",
    "predicate": "INTRODUCE",
    "object": "MORE CONTEXT SWITCHING STATE"
  },
  {
    "subject": "MORE CONTEXT SWITCHING STATE",
    "predicate": "RUN",
    "object": "CONTRARY TO THE GOALS OF FASTIRQ REGARDING LATENCIES"
  },
  {
    "subject": "ADDING MORE STATE TO FASTIRQ",
    "predicate": "HAS",
    "object": "NO TECHNICAL LIMITATIONS"
  },
  {
    "subject": "THE RESULTING DESIGN",
    "predicate": "WOULD INCUR",
    "object": "A SIGNIFICANT INCREASE IN AREA AND POWER"
  },
  {
    "subject": "A DIRTY BIT",
    "predicate": "COULD HELP TO",
    "object": "KEEP THE FAST PATH COMPETITIVE"
  },
  {
    "subject": "A DIRTY BIT",
    "predicate": "IS TO MAKE",
    "object": "CONTEXT LAZY SWITCHABLE"
  },
  {
    "subject": "A SPECIFIC EXTENSION",
    "predicate": "IS STILL",
    "object": "REQUIRED"
  },
  {
    "subject": "THIS SECTION",
    "predicate": "GIVES",
    "object": "A FUNCTIONAL AND QUANTITATIVE EVALUATION"
  },
  {
    "subject": "A FUNCTIONAL AND QUANTITATIVE EVALUATION",
    "predicate": "OF",
    "object": "THE VARIOUS FLAVORS OF THE CV32RT"
  },
  {
    "subject": "INTERRUPT LINES",
    "predicate": "HAVE",
    "object": "A HARDWIRED PRIORITIZATION SCHEME"
  },
  {
    "subject": "THE BASELINE CLIC",
    "predicate": "ADDRESSES",
    "object": "THESE WEAKNESSES"
  },
  {
    "subject": "A LEVEL THRESHOLD REGISTER PER PRIVILEGE LEVEL (XINTTHRESH)",
    "predicate": "CONTROLS",
    "object": "THE SET OF ALLOWED HORIZONTAL INTERRUPTS"
  },
  {
    "subject": "THE LEVEL THRESHOLD REGISTER PER PRIVILEGE LEVEL (XINTTHRESH)",
    "predicate": "LIMITS",
    "object": "THE SET OF ALLOWED HORIZONTAL INTERRUPTS TO THOSE WHOSE LEVEL EXCEEDS THE GIVEN VALUE IN THE REGISTER"
  },
  {
    "subject": "VECTORING",
    "predicate": "CAN BE",
    "object": "SELECTIVELY ENABLED OR DISABLED PER INTERRUPT LINE"
  },
  {
    "subject": "THIS SOLUTION",
    "predicate": "WORKS FOR",
    "object": "BOTH VECTORED AND NON-VECTORED INTERRUPTS"
  },
  {
    "subject": "THE BASELINE CLIC",
    "predicate": "DOES NOT DIFFER FROM",
    "object": "THE REGULAR CLINT"
  },
  {
    "subject": "THE BASELINE CLIC",
    "predicate": "DOES NOT DIFFER FROM THE REGULAR CLINT IN TERMS OF",
    "object": "STORING AND RESTORING THE INTERRUPT CONTEXT"
  },
  {
    "subject": "STORING AND RESTORING THE INTERRUPT CONTEXT",
    "predicate": "IS FULLY HANDLED IN",
    "object": "SW"
  },
  {
    "subject": "THE OPTIONAL XNXTI EXTENSION",
    "predicate": "ALLOWS",
    "object": "MULTIPLE HORIZONTAL INTERRUPTS TO BE SERVICED IN SEQUENCE WITHOUT REDUNDANT CONTEXT-RESTORING OPERATIONS IN BETWEEN"
  },
  {
    "subject": "THE FIRST INTERRUPT",
    "predicate": "HAS TO PAY",
    "object": "THE FULL LATENCY COST"
  },
  {
    "subject": "XNXTI",
    "predicate": "DOES NOT TOUCH",
    "object": "THE INTERRUPT CONTEXT STORING PART ITSELF"
  },
  {
    "subject": "READING THE XNXTI CSR",
    "predicate": "YIELDS",
    "object": "A POINTER TO THE VECTOR TABLE ENTRY FOR THE NEXT PENDING AND QUALIFYING INTERRUPT"
  },
  {
    "subject": "THE POINTER",
    "predicate": "ALLOWS",
    "object": "A DIRECT JUMP THERE"
  },
  {
    "subject": "THIS APPROACH",
    "predicate": "LOSES",
    "object": "THE LATENCY ADVANTAGE OF HW VECTORING"
  },
  {
    "subject": "THIS APPROACH",
    "predicate": "RUNS",
    "object": "AN SW EMULATION THEREOF"
  },
  {
    "subject": "THE DISCUSSED DIFFERENCES",
    "predicate": "ARE SUMMARIZED IN",
    "object": "TABLE II"
  },
  {
    "subject": "WE",
    "predicate": "TAKE",
    "object": "MEASUREMENTS"
  },
  {
    "subject": "MEASUREMENTS",
    "predicate": "ARE TAKEN BY",
    "object": "RUNNING RTL SIMULATIONS"
  },
  {
    "subject": "RTL SIMULATIONS",
    "predicate": "ARE OF",
    "object": "DIFFERENT VERSIONS OF CV32RT"
  },
  {
    "subject": "CV32RT",
    "predicate": "IS PART OF",
    "object": "CONTROLPULP"
  },
  {
    "subject": "THE MEMORY BANK WE ARE USING",
    "predicate": "IS NOT CONTENDED BY",
    "object": "OTHER BUS MASTERS"
  },
  {
    "subject": "ADDITIONAL LATENCIES",
    "predicate": "ARE NOT INTRODUCED",
    "object": "ON INTERRUPT LINES BETWEEN INTERRUPT SOURCES AND THE CLIC"
  },
  {
    "subject": "WE",
    "predicate": "MEASURE",
    "object": "HW CONTRIBUTED INTERRUPT LATENCY"
  },
  {
    "subject": "HW CONTRIBUTED INTERRUPT LATENCY",
    "predicate": "IS DESCRIBED IN",
    "object": "SECTION II-B3"
  },
  {
    "subject": "WE",
    "predicate": "MEASURE",
    "object": "HW CONTRIBUTED INTERRUPT LATENCY OF OUR FASTIRQ EXTENSION"
  },
  {
    "subject": "WE",
    "predicate": "COMPARE",
    "object": "HW CONTRIBUTED INTERRUPT LATENCY OF OUR FASTIRQ EXTENSION TO THE CV32 AND CV32RT VARIATIONS"
  },
  {
    "subject": "CV32 AND CV32RT VARIATIONS",
    "predicate": "INCLUDE",
    "object": "STANDARD CLIC, XNXTI, JALXNXTI"
  },
  {
    "subject": "9",
    "predicate": "REPORTS",
    "object": "THE AREA BREAKDOWN COMPARISON OF CV32RT WITH BASELINE CLIC (INCLUDING MNXTI AND JALMNXTI CSRS) AND FASTIRQ EXTENSIONS WITH 256 INPUT INTERRUPTS"
  },
  {
    "subject": "ALL CALLER-SAVE REGISTERS",
    "predicate": "NEED TO BE",
    "object": "SAVED"
  },
  {
    "subject": "ALL CALLER-SAVE REGISTERS NEED TO BE SAVED",
    "predicate": "IS",
    "object": "THE GENERAL CASE"
  },
  {
    "subject": "THE SAVED GENERAL-PURPOSE REGISTERS",
    "predicate": "ARE",
    "object": "ALL CALLER-SAVE REGISTERS"
  },
  {
    "subject": "ALL CALLER-SAVE REGISTERS",
    "predicate": "ARE IN",
    "object": "THE RESPECTIVE ABI"
  },
  {
    "subject": "INTERRUPT HANDLER ROUTINES THAT SAVE THE INTERRUPT CONTEXT IN SW",
    "predicate": "CAN ONLY SAVE",
    "object": "THE MINIMUM STATE"
  },
  {
    "subject": "THE COMPILER",
    "predicate": "IS ABLE TO",
    "object": "FULLY INLINE THE HANDLERS FUNCTION BODY"
  },
  {
    "subject": "INTERRUPT HANDLER ROUTINES",
    "predicate": "USE",
    "object": "SW-BASED MECHANISMS TO SAVE AND RESTORE INTERRUPT STATE"
  },
  {
    "subject": "INTERRUPT HANDLER ROUTINES",
    "predicate": "CAN FULLY INLINE",
    "object": "THE HANDLER CODE"
  },
  {
    "subject": "THE COMPILER",
    "predicate": "PERMITS",
    "object": "FULLY INLINE THE HANDLER CODE"
  },
  {
    "subject": "INTERRUPT HANDLER ROUTINES",
    "predicate": "CAN SAVE",
    "object": "SOME CALLER-SAVE REGISTERS"
  },
  {
    "subject": "WE",
    "predicate": "MEASURE",
    "object": "THE INTERRUPT LATENCY IN THE OPTIMAL CASE"
  },
  {
    "subject": "ONLY ONE CALLER-SAVE REGISTER",
    "predicate": "NEEDS",
    "object": "SAVING FOR SW-BASED INTERRUPT HANDLERS"
  },
  {
    "subject": "INTERRUPTS",
    "predicate": "ARE INJECTED INTO",
    "object": "THE DESIGN AT THE INTERRUPT CONTROLLER INPUTS"
  },
  {
    "subject": "WE",
    "predicate": "EVALUATE",
    "object": "BOTH THE EABI AND REGULAR INTEGER ABI OF RISC-V"
  },
  {
    "subject": "THIS AMOUNT OF STATE",
    "predicate": "IS ALWAYS SAVED",
    "object": "FOR OUR FASTIRQ EXTENSION"
  },
  {
    "subject": "HW",
    "predicate": "DOES NOT KNOW",
    "object": "A PRIORI WHICH CALLER-SAVE REGISTERS NEED TO BE SAVED"
  },
  {
    "subject": "TABLE III",
    "predicate": "COMPARES",
    "object": "THE MAIN TECHNIQUES FOR OPTIMIZING INTERRUPT CONTEXT AND TASK CONTEXT SAVE-RESTORE WITH NESTED AND NON-NESTED INTERRUPTS"
  },
  {
    "subject": "THE MAIN TECHNIQUES",
    "predicate": "ARE EMPLOYED BY",
    "object": "INDUSTRY AND ACADEMIA"
  },
  {
    "subject": "THE MAIN TECHNIQUES",
    "predicate": "ARE USED IN",
    "object": "EMBEDDED AND REAL-TIME APPLICATION DOMAINS"
  },
  {
    "subject": "THE RESULTS",
    "predicate": "ARE SUMMARIZED IN",
    "object": "FIG."
  },
  {
    "subject": "SEVERAL DESIGNS",
    "predicate": "SAVE AND RESTORE",
    "object": "THE INTERRUPT CONTEXT"
  },
  {
    "subject": "SEVERAL DESIGNS",
    "predicate": "SAVE AND RESTORE",
    "object": "THE INTERRUPT CONTEXT DIRECTLY IN HW"
  },
  {
    "subject": "AUTOMATIC INTERRUPT CONTEXT SAVERESTORE",
    "predicate": "REDUCES",
    "object": "SW HOUSEKEEPING OVERHEAD BEFORE AND AFTER HANDLING THE INTERRUPT ROUTINE"
  },
  {
    "subject": "AUTOMATIC INTERRUPT CONTEXT SAVERESTORE",
    "predicate": "ONLY PARTIALLY ADDRESSES",
    "object": "ACCELERATION OF THE COMPLETE TASK CONTEXT SWITCH"
  },
  {
    "subject": "PRESENTED SOLUTIONS",
    "predicate": "ARE EFFECTIVE IN",
    "object": "OPTIMIZING CONTEXT"
  },
  {
    "subject": "SAVERESTORE WITH HW AND SW COOPERATION",
    "predicate": "ARE EFFECTIVE IN",
    "object": "OPTIMIZING CONTEXT"
  },
  {
    "subject": "PRESENTED SOLUTIONS",
    "predicate": "LACK",
    "object": "A COHESIVE APPROACH TO ADDRESS BOTH INTERRUPT CONTEXT AND TASK CONTEXT SWITCH ACCELERATION"
  },
  {
    "subject": "EXISTING RISC-V-BASED APPROACHES",
    "predicate": "CANNOT CLOSE",
    "object": "THE GAP WITH WELL-ESTABLISHED INDUSTRY VENDORS"
  },
  {
    "subject": "INTERRUPT CONTEXT SAVERESTORE",
    "predicate": "TAKES ADVANTAGE OF",
    "object": "THE FORMER"
  },
  {
    "subject": "INTERRUPT CONTEXT SAVERESTORE",
    "predicate": "DEFERS OPERATIONS TO",
    "object": "THE HW"
  },
  {
    "subject": "XNXTI AND JALXNXTI",
    "predicate": "PERFORM",
    "object": "EVEN WORSE"
  },
  {
    "subject": "XNXTI AND JALXNXTI",
    "predicate": "REQUIRE",
    "object": "42 AND 35 CYCLES RESPECTIVELY"
  },
  {
    "subject": "XNXTI AND JALXNXTI",
    "predicate": "INSERT",
    "object": "ADDITIONAL INSTRUCTIONS IN THE CODE PATH BETWEEN THE HANDLER AND INTERRUPT EVENT"
  },
  {
    "subject": "XNXTI AND JALXNXTI",
    "predicate": "IMPROVE UPON",
    "object": "THIS SITUATION"
  },
  {
    "subject": "XNXTI AND JALXNXTI",
    "predicate": "CHECK FOR",
    "object": "PENDING INTERRUPTS"
  },
  {
    "subject": "XNXTI AND JALXNXTI",
    "predicate": "JUMP TO",
    "object": "THE RESPECTIVE HANDLERS"
  },
  {
    "subject": "XNXTI",
    "predicate": "RETURNS",
    "object": "A POINTER TO THE ADDRESS OF THE NEXT HANDLER"
  },
  {
    "subject": "XNXTI",
    "predicate": "NEEDS",
    "object": "A SMALL CODE SEQUENCE"
  },
  {
    "subject": "THE SMALL CODE SEQUENCE",
    "predicate": "INCLUDES",
    "object": "LOAD, JUMP, AND RETRY LOOP"
  },
  {
    "subject": "JALXNXTI",
    "predicate": "FUSES",
    "object": "THESE OPERATIONS INTO ONE INSTRUCTION"
  },
  {
    "subject": "FUSING THESE OPERATIONS INTO ONE INSTRUCTION",
    "predicate": "RESULTS IN",
    "object": "SAVING NINE CYCLES"
  },
  {
    "subject": "ARM CORTEX-M4",
    "predicate": "HAS",
    "object": "INTERRUPT LATENCY OF 12 CYCLES"
  },
  {
    "subject": "INTERRUPT LATENCY",
    "predicate": "IS GIVEN",
    "object": "A SINGLE-CYCLE MEMORY 24"
  },
  {
    "subject": "THE ARM CORTEX-M4",
    "predicate": "IS ABLE TO DO",
    "object": "THE SAME TASK IN SIX CYCLES"
  },
  {
    "subject": "THE ARM CORTEX-M4",
    "predicate": "HAS ACCESS TO",
    "object": "SINGLE-CYCLE MEMORY 24"
  },
  {
    "subject": "WE",
    "predicate": "SHOW",
    "object": "THE COST IN CLOCK CYCLES OF SUCH SEQUENCES"
  },
  {
    "subject": "BASELINE CLIC",
    "predicate": "TAKES",
    "object": "68 CYCLES WHEN USING INTEGER ABI"
  },
  {
    "subject": "BASELINE CLIC",
    "predicate": "TAKES",
    "object": "50 CYCLES WHEN USING EMBEDDED ABI"
  },
  {
    "subject": "NO INTERRUPT STATE",
    "predicate": "IS AFFECTED",
    "object": ""
  },
  {
    "subject": "THE EMRET MECHANISM OF FASTIRQ",
    "predicate": "WORKS",
    "object": "SIMILARLY"
  },
  {
    "subject": "THE EMRET MECHANISM OF FASTIRQ",
    "predicate": "COSTS",
    "object": "EIGHT CLOCK CYCLES"
  },
  {
    "subject": "THE EMRET MECHANISM OF FASTIRQ",
    "predicate": "IS NOT RESTRICTED TO",
    "object": "NON-VECTORED INTERRUPTS"
  },
  {
    "subject": "CONTEXT SWITCH TIME",
    "predicate": "IS SHOWN",
    "object": "IN FIG."
  },
  {
    "subject": "WE",
    "predicate": "SHOW",
    "object": "THE CONTEXT SWITCH TIME IN NUMBER OF CLOCK CYCLES BETWEEN TWO FREERTOS DUMMY TASKS"
  },
  {
    "subject": "THE CONTEXT SWITCH TIME",
    "predicate": "IS SHOWN WHEN COMPARING",
    "object": "THE BASELINE CV32RT AGAINST CV32RTFASTIRQ"
  },
  {
    "subject": "AVERAGE CONTEXT SWITCH TIME",
    "predicate": "IS IN",
    "object": "FREERTOS"
  },
  {
    "subject": "AVERAGE CONTEXT SWITCH TIME",
    "predicate": "IS FOR",
    "object": "TWO TASKS"
  },
  {
    "subject": "TWO TASKS",
    "predicate": "ARE OF",
    "object": "VARIOUS FLAVORS OF CV32RT"
  },
  {
    "subject": "ALL COMPILE TIME OPTIONS SUCH AS TRACING, STACK OVERFLOW SIGNALING, AND THE MORE GENERIC TASK SELECTION MECHANISM",
    "predicate": "WERE",
    "object": "TURNED OFF"
  },
  {
    "subject": "ALL COMPILE TIME OPTIONS SUCH AS TRACING, STACK OVERFLOW SIGNALING, AND THE MORE GENERIC TASK SELECTION MECHANISM",
    "predicate": "WERE TURNED OFF TO",
    "object": "MINIMIZE THE CONTEXT SWITCH CODE"
  },
  {
    "subject": "WE",
    "predicate": "LEFT OUT",
    "object": "CONFIGURATIONS THAT DO NOT HAVE FIG"
  },
  {
    "subject": "GENERIC CORTEX-M4 CORE",
    "predicate": "HAS",
    "object": "SINGLE-CYCLE ACCESS TO MEMORY"
  },
  {
    "subject": "ARM CORTEX-M",
    "predicate": "HAS",
    "object": "16 CORE REGISTERS"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "ALLOWS",
    "object": "US TO SKIP AHEAD THE SAVING OF THE GENERAL-PURPOSE REGISTERS"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "TRIGGERS",
    "object": "AN SW INTERRUPT"
  },
  {
    "subject": "AN SW INTERRUPT",
    "predicate": "IS PART OF",
    "object": "THE SAVE SEQUENCE"
  },
  {
    "subject": "THE SW INTERRUPT",
    "predicate": "WILL TRIGGER",
    "object": "THE FASTIRQ MECHANISM"
  },
  {
    "subject": "THE FASTIRQ MECHANISM",
    "predicate": "STARTS",
    "object": "SAVING THE GENERAL-PURPOSE REGISTERS TO MEMORY"
  },
  {
    "subject": "USING THE I-EXTENSION",
    "predicate": "CAN SAVE UP TO",
    "object": "31 CYCLES FOR A CONTEXT SWITCH"
  },
  {
    "subject": "USING THE E-EXTENSION",
    "predicate": "CAN SAVE UP TO",
    "object": "16 CYCLES FOR A CONTEXT SWITCH"
  },
  {
    "subject": "NOT TO USE REGISTERS THAT ARE STILL BEING SAVED BY THE BACKGROUND-SAVING MECHANISM",
    "predicate": "RESULTS IN",
    "object": "SAVING CYCLES FOR A CONTEXT SWITCH"
  },
  {
    "subject": "SOME SOCS SUCH AS THE STM32L476RG",
    "predicate": "HAVE",
    "object": "HIGHER LATENCIES"
  },
  {
    "subject": "HIGHER LATENCIES",
    "predicate": "ARE DUE TO",
    "object": "MEMORY ACCESS STALLS AND OTHER IMPLEMENTATION CHOICES IN THE MEMORY SUBSYSTEM"
  },
  {
    "subject": "THE RISC-V E-EXTENSION",
    "predicate": "REDUCES",
    "object": "THE AVAILABLE GENERAL-PURPOSE REGISTERS FROM 32 TO 16"
  },
  {
    "subject": "THE RISC-V E-EXTENSION",
    "predicate": "LOWERS",
    "object": "THE CONTEXT SWITCH STATE THAT NEEDS TO BE SAVED AND RESTORED"
  },
  {
    "subject": "RISC-V CLIC AREA",
    "predicate": "BREAKDOWN AT",
    "object": "VARYING NUMBERS OF INTERRUPT SOURCES"
  },
  {
    "subject": "REPORTS",
    "predicate": "THE AREA BREAKDOWN OF",
    "object": "THE CLIC IMPLEMENTED"
  },
  {
    "subject": "CLIC",
    "predicate": "IS IMPLEMENTED IN",
    "object": "THE PROPOSED"
  },
  {
    "subject": "THE PROPOSED",
    "predicate": "HAS",
    "object": "DIFFERENT INTERRUPT SOURCES"
  },
  {
    "subject": "AREA OVERHEAD",
    "predicate": "OF",
    "object": "CV32RT"
  },
  {
    "subject": "AREA OVERHEAD OF CV32RT",
    "predicate": "IN",
    "object": "THE TWO MAIN CONFIGURATIONS"
  },
  {
    "subject": "THE OVERHEAD OF FASTIRQ IN CV32RTFASTIRQ CORE",
    "predicate": "RESULTS IN",
    "object": "A MINIMAL 10 AREA INCREASE"
  },
  {
    "subject": "A MINIMAL 10 AREA INCREASE",
    "predicate": "IS CONCENTRATED AROUND",
    "object": "THE ID STAGE"
  },
  {
    "subject": "THE DESIGN",
    "predicate": "HAS BEEN SYNTHESIZED IN",
    "object": "GF12LP TECHNOLOGY"
  },
  {
    "subject": "GF12LP TECHNOLOGY",
    "predicate": "OPERATES AT",
    "object": "500 MHZ"
  },
  {
    "subject": "GF12LP TECHNOLOGY",
    "predicate": "USES",
    "object": "TT CORNER"
  },
  {
    "subject": "GF12LP TECHNOLOGY",
    "predicate": "OPERATES AT TEMPERATURE",
    "object": "25 C"
  },
  {
    "subject": "GF12LP TECHNOLOGY",
    "predicate": "OPERATES AT VOLTAGE",
    "object": "0.8 V"
  },
  {
    "subject": "GF12LP TECHNOLOGY",
    "predicate": "INCLUDES",
    "object": "SUPER LOW VT STANDARD CELLS"
  },
  {
    "subject": "CV32E40PRT ID STAGE",
    "predicate": "HAS",
    "object": "AREA BREAKDOWN WITH THE PROPOSED HW EXTENSIONS"
  },
  {
    "subject": "MORE THAN HALF OF THE RESOURCES",
    "predicate": "IMPLEMENT",
    "object": "THE CONFIGURATION REGISTERS REQUIRED TO CONTROL THE CLIC"
  },
  {
    "subject": "THE SIZE",
    "predicate": "INCREASES",
    "object": "LINEARLY WITH THE NUMBER OF INPUT INTERRUPTS"
  },
  {
    "subject": "THE REMAINING AREA",
    "predicate": "IMPLEMENTS",
    "object": "THE GATEWAY AND BINARY TREE ARBITRATION LOGIC AT THE CORE OF THE CLIC WORKING PRINCIPLE"
  },
  {
    "subject": "THE GATEWAY AND BINARY TREE ARBITRATION LOGIC",
    "predicate": "IS DISCUSSED IN",
    "object": "SECTION III-B"
  },
  {
    "subject": "THE REMAINING AREA",
    "predicate": "IMPLEMENTS",
    "object": "ADDITIONAL HOUSEKEEPING CONTROL LOGIC"
  },
  {
    "subject": "ADDITIONAL HOUSEKEEPING CONTROL LOGIC",
    "predicate": "SCALES",
    "object": "LINEARLY WITH THE NUMBER OF INTERRUPT SOURCES"
  },
  {
    "subject": "THE FRACTION OF THE DESIGN OCCUPIED BY THE ARBITRATION TREE",
    "predicate": "IS KEPT CONSTANT",
    "object": "WHEN INCREASING THE NUMBER OF SOURCES"
  },
  {
    "subject": "THIS DESIGN",
    "predicate": "INCURS",
    "object": "A LARGER AREA OVERHEAD COMPARED TO TRADITIONAL RISC-V CLINT 14"
  },
  {
    "subject": "THE GAIN IN FLEXIBILITY",
    "predicate": "ENABLES",
    "object": "A BROADER APPLICATION SCOPE WITH TIME-CRITICAL SYSTEMS"
  },
  {
    "subject": "INSTRUCTION DECODE (ID) STAGE",
    "predicate": "INCURS",
    "object": "AN AREA OVERHEAD OF 21 COMPARED TO CV32RTCLIC"
  },
  {
    "subject": "OTHER HW BLOCKS OF THE CORE",
    "predicate": "REMAIN",
    "object": "PRIMARILY UNAFFECTED"
  },
  {
    "subject": "THE ID STAGE",
    "predicate": "IS",
    "object": "THE HW BLOCK WHERE THE ADDITIONAL REGISTERS AND THE AUTOMATIC STACKING-UNSTACKING LOGIC ARE LOCALIZED"
  },
  {
    "subject": "A BREAKDOWN OF THE ID STAGE",
    "predicate": "IS SHOWN IN",
    "object": "FIG."
  },
  {
    "subject": "ADDITIONAL STORAGE SPACE FOR AUTOMATIC CONTEXT SAVE AND RESTORE IN HW",
    "predicate": "INCREASES",
    "object": "AREA OF THE RF BY ABOUT 36 IN THE PROPOSED IMPLEMENTATION"
  },
  {
    "subject": "THE LOGIC FOR MANAGING THE SHADOW REGISTERS",
    "predicate": "ACCOUNTS FOR",
    "object": "AN OVERHEAD OF 40 ON THE BASELINE ID STAGE CONTROLLER"
  },
  {
    "subject": "HW OVERHEAD",
    "predicate": "IS",
    "object": "NEGLIGIBLE"
  },
  {
    "subject": "HW OVERHEAD",
    "predicate": "COMES FROM",
    "object": "ADDITIONAL EMRET INSTRUCTION"
  },
  {
    "subject": "ADDITIONAL EMRET INSTRUCTION",
    "predicate": "IS DISCUSSED IN",
    "object": "SECTION IV"
  },
  {
    "subject": "INCREASED SIZE OF THE ID STAGE",
    "predicate": "TRADES OFF",
    "object": "BENEFITS OF A SIMPLIFIED PROGRAMMING MODEL THAT MOVES SEVERAL SW OPERATIONS IN HW"
  },
  {
    "subject": "INCREASED SIZE OF THE ID STAGE",
    "predicate": "TRADES OFF",
    "object": "BENEFITS OF SIGNIFICANTLY LOWERED INTERRUPT LATENCY THAN STANDARD RISC-V"
  },
  {
    "subject": "INCREASED SIZE OF THE ID STAGE",
    "predicate": "DOES NOT IMPACT",
    "object": "CRITICAL PATH OF THE BASE CORE DESIGN"
  },
  {
    "subject": "TIME-CRITICAL SYSTEMS",
    "predicate": "SHIFT DESIGN PRIORITIES FROM",
    "object": "AREA EFFICIENCY"
  },
  {
    "subject": "TIME-CRITICAL SYSTEMS",
    "predicate": "SHIFT DESIGN PRIORITIES TO",
    "object": "SAFETY, SECURITY, AND RELIABILITY"
  },
  {
    "subject": "THIS SECTION",
    "predicate": "DESCRIBES",
    "object": "THE LEADING SOLUTIONS TO OPTIMIZE HANDLING ASYNCHRONOUS EVENTS IN STATE-OF-THE-ART EMBEDDED AND REAL-TIME MCUS"
  },
  {
    "subject": "WE",
    "predicate": "DIFFERENTIATE BETWEEN",
    "object": "EXISTING PLICS AND CLICS AS INTRODUCED IN SECTION II-C"
  },
  {
    "subject": "WE",
    "predicate": "FOCUS ON",
    "object": "THE LATTER"
  },
  {
    "subject": "WE",
    "predicate": "DISCUSS",
    "object": "SOLUTIONS ACROSS VARIOUS PLATFORMS IN INDUSTRY AND ACADEMIA"
  },
  {
    "subject": "SOLUTIONS",
    "predicate": "ADDRESS",
    "object": "INTERRUPT CONTEXT SAVERESTORE TECHNIQUES"
  },
  {
    "subject": "SOLUTIONS",
    "predicate": "ADDRESS",
    "object": "CONTEXT SWITCH TECHNIQUES"
  },
  {
    "subject": "SOLUTIONS",
    "predicate": "ADDRESS",
    "object": "DEDICATED STRATEGIES TO OPTIMIZE REDUNDANT CONTEXT RESTORE WITH BACK-TO-BACK INTERRUPTS"
  },
  {
    "subject": "RETURN AUTHORIZED LICENSED USE",
    "predicate": "IS LIMITED TO",
    "object": "CALIFORNIA POLYTECHNIC STATE UNIVERSITY SAN LUIS OBISPO"
  },
  {
    "subject": "TABLE III",
    "predicate": "SUMMARIZES",
    "object": "THE OVERVIEW"
  },
  {
    "subject": "INTERRUPT LATENCY",
    "predicate": "HAS DEFINITION",
    "object": "DEFINITION PRESENTED IN SECTION II-B"
  },
  {
    "subject": "WE",
    "predicate": "PROVIDE REFERENCES TO",
    "object": "DIFFERENT VARIANTS ADOPTED BY SOTA"
  },
  {
    "subject": "REFERENCES",
    "predicate": "ARE PROVIDED IN",
    "object": "TABLE III"
  },
  {
    "subject": "ARMS GENERIC INTERRUPT CONTROLLER (GIC)",
    "predicate": "REDISTRIBUTES",
    "object": "INCOMING ASYNCHRONOUS EVENTS"
  },
  {
    "subject": "INCOMING ASYNCHRONOUS EVENTS",
    "predicate": "ARE REDISTRIBUTED AS",
    "object": "NON-CRITICAL (IRQ) OR CRITICAL INTERRUPTS (FAST IRQ, OR FIQ)"
  },
  {
    "subject": "INTERRUPT HANDLER",
    "predicate": "USES",
    "object": "DEDICATED REGISTER BANK"
  },
  {
    "subject": "DEDICATED REGISTER BANK",
    "predicate": "CONTAINS",
    "object": "UP TO EIGHT REGISTERS"
  },
  {
    "subject": "UP TO EIGHT REGISTERS",
    "predicate": "ARE EMPLOYED TO",
    "object": "MINIMIZE CONTEXT SWITCHING"
  },
  {
    "subject": "ARM CORTEX-M SERIES",
    "predicate": "IS",
    "object": "A REFERENCE EXAMPLE IN THE FIELD"
  },
  {
    "subject": "ARM CORTEX-M SERIES",
    "predicate": "INTEGRATES",
    "object": "NESTED VECTORED INTERRUPT CONTROLLER (NVIC)"
  },
  {
    "subject": "STATE MACHINE 32",
    "predicate": "PERFORMS",
    "object": "CALLER-SAVE REGISTER STACKING IN THE BACKGROUND"
  },
  {
    "subject": "THE HW",
    "predicate": "ENCODES IN",
    "object": "THE LINK REGISTER A VALUE (EXCRETURN)"
  },
  {
    "subject": "THE VALUE (EXCRETURN)",
    "predicate": "NOTIFIES",
    "object": "THE CORE TO START UNWINDING THE STACK TO RETURN TO NORMAL PROGRAM EXECUTION"
  },
  {
    "subject": "INTERRUPT CONTROL UNIT (ICU) 33, 34, 35",
    "predicate": "IS IN",
    "object": "INFINEON AURIX MCU-CLASS TRICORE FAMILYS"
  },
  {
    "subject": "THE CONTEXT OF THE CALLING ROUTINE",
    "predicate": "IS SAVED IN",
    "object": "MEMORY AUTONOMOUSLY"
  },
  {
    "subject": "RESTORING THE CONTEXT",
    "predicate": "IS EMBEDDED IN",
    "object": "THE RET INSTRUCTION"
  },
  {
    "subject": "RESTORING THE CONTEXT",
    "predicate": "HAPPENS IN PARALLEL WITH",
    "object": "THE RETURN JUMP 36"
  },
  {
    "subject": "27",
    "predicate": "ARE THE FIRST TO PROPOSE",
    "object": "EXTENSIONS FOR THE RISC-V CLIC"
  },
  {
    "subject": "INTERRUPT HANDLING",
    "predicate": "IS ENHANCED WITH",
    "object": "AUTOMATIC STACKING IN HW"
  },
  {
    "subject": "AUTOMATIC STACKING IN HW",
    "predicate": "BENEFITS FROM",
    "object": "CORES HARVARD ARCHITECTURE"
  },
  {
    "subject": "AUTOMATIC STACKING IN HW",
    "predicate": "BENEFITS FROM",
    "object": "SIMULTANEOUS DATA AND INSTRUCTION MEMORY ACCESS"
  },
  {
    "subject": "REGISTER BANKING",
    "predicate": "IS",
    "object": "A TECHNIQUE"
  },
  {
    "subject": "REGISTER BANKING",
    "predicate": "IS ADOPTED BY",
    "object": "SEVERAL ARCHITECTURES"
  },
  {
    "subject": "REGISTER BANKING",
    "predicate": "SWAPS",
    "object": "TASKS CONTEXT"
  },
  {
    "subject": "REGISTER BANKING",
    "predicate": "DOES NOT PUSH OR POP",
    "object": "REGISTER VALUES TO THE STACK"
  },
  {
    "subject": "REGISTER BANKING",
    "predicate": "HAS COST",
    "object": "ADDITIONAL AREA OVERHEAD IN THE DESIGN"
  },
  {
    "subject": "A TASKS CONTEXT SWITCH",
    "predicate": "BENEFITS FROM",
    "object": "QUICKLY TRANSFERRING THE SUSPENDED CONTEXT TO THE DEDICATED REGISTER BANK"
  },
  {
    "subject": "A TASKS CONTEXT SWITCH",
    "predicate": "BENEFITS FROM",
    "object": "ALREADY RESTORING THE NEXT TASK TO BE EXECUTED"
  },
  {
    "subject": "A SIMILAR APPROACH",
    "predicate": "IS IMPLEMENTED IN",
    "object": "THE RENESAS M32C80 SERIES 30"
  },
  {
    "subject": "A DUAL REGISTER BANK",
    "predicate": "ALLOWS",
    "object": "QUICKLY SWAPPING THE CONTEXT WITHOUT SAVING OR RESTORING TO OR FROM THE STACK"
  },
  {
    "subject": "THE SECOND REGISTER BANK",
    "predicate": "IS RESERVED FOR",
    "object": "HIGH-SPEED INTERRUPTS"
  },
  {
    "subject": "THE AURIX FAMILY",
    "predicate": "IMPLEMENTS",
    "object": "AN SW MANAGED SOLUTION"
  },
  {
    "subject": "THE SW MANAGED SOLUTION",
    "predicate": "FEATURES",
    "object": "A SPECIFIC ORGANIZATION OF THE CONTEXT LAYOUT IN THE SYSTEM MEMORY"
  },
  {
    "subject": "THE CONTEXT LAYOUT IN THE SYSTEM MEMORY",
    "predicate": "IS BASED ON",
    "object": "CONTEXT SAVE AREA (CSA) CHAINED IN A LINKED LIST FASHION"
  },
  {
    "subject": "A MORE COMPLEX APPROACH",
    "predicate": "IS BASED ON",
    "object": "THE INTUITION THAT OFTEN THE CONTENT OF SOME REGISTER REMAINS UNTOUCHED AFTER A CONTEXT SWITCH"
  },
  {
    "subject": "A MORE COMPLEX APPROACH",
    "predicate": "IS INTRODUCED BY",
    "object": "HUANG ET AL."
  },
  {
    "subject": "28",
    "predicate": "ADOPTS",
    "object": "A VALID-BASED MECHANISM IN HW TO BLOCK CONTEXT SWITCH ON SELECTED REGISTERS"
  },
  {
    "subject": "VALID-BASED MECHANISM IN HW",
    "predicate": "BLOCKS",
    "object": "CONTEXT SWITCH ON SELECTED REGISTERS"
  },
  {
    "subject": "28",
    "predicate": "REDUCES",
    "object": "REGISTER MOVEMENT BY ALMOST 50"
  },
  {
    "subject": "THIS FEATURE",
    "predicate": "IS COMBINED WITH",
    "object": "SEMI-SHADOWING"
  },
  {
    "subject": "SEMI-SHADOWING",
    "predicate": "IS SIMILAR TO",
    "object": "REGISTER BANKING"
  },
  {
    "subject": "THIS FEATURE",
    "predicate": "USES",
    "object": "THE TOP (FLIP) AND BOTTOM (FLOP) HALVES OF THE RF AS RF COPIES"
  },
  {
    "subject": "THE LATTER APPROACH",
    "predicate": "IS SIMILAR TO",
    "object": "LEVERAGING RISC-VS RV32E BASE INSTRUCTION SET"
  },
  {
    "subject": "THE LATTER APPROACH",
    "predicate": "RE-USES",
    "object": "THE LOWER 16 ARCHITECTURAL REGISTERS OF THE RF"
  },
  {
    "subject": "THE LOWER 16 ARCHITECTURAL REGISTERS",
    "predicate": "ARE OF",
    "object": "THE RF"
  },
  {
    "subject": "THE LATTER APPROACH",
    "predicate": "IS PROPOSED IN",
    "object": "THIS WORK"
  },
  {
    "subject": "THE EVALUATION IN 28",
    "predicate": "LACKS",
    "object": "HW IMPLEMENTATION"
  },
  {
    "subject": "THE EVALUATION IN 28",
    "predicate": "LACKS",
    "object": "AREA OVERHEAD ASSESSMENT"
  },
  {
    "subject": "THE EVALUATION IN 28",
    "predicate": "REDUCES",
    "object": "CONTEXT SWITCHING OVERHEAD"
  },
  {
    "subject": "THE EVALUATION IN 28",
    "predicate": "REDUCES CONTEXT SWITCHING OVERHEAD BY",
    "object": "24"
  },
  {
    "subject": "THE EVALUATION IN 28",
    "predicate": "REDUCES CONTEXT SWITCHING OVERHEAD BY 24 ON",
    "object": "THE DSPSTONE BENCHMARK"
  },
  {
    "subject": "THESE APPROACHES",
    "predicate": "TRADE-OFF",
    "object": "HW- AND SW-INDUCED LATENCIES WHEN HANDLING ASYNCHRONOUS EVENTS"
  },
  {
    "subject": "26",
    "predicate": "PROPOSE",
    "object": "A FULL HW SOLUTION BASED ON A HARDWARE SCHEDULING ENGINE (HSE)"
  },
  {
    "subject": "HARDWARE SCHEDULING ENGINE (HSE)",
    "predicate": "DIRECTLY ATTACHES",
    "object": "INTERRUPTS TO RUNNING TASKS"
  },
  {
    "subject": "HARDWARE SCHEDULING ENGINE (HSE)",
    "predicate": "OPERATES",
    "object": "WITHOUT THE NEED FOR A SPECIALIZED INTERRUPT CONTROLLER"
  },
  {
    "subject": "THIS APPROACH",
    "predicate": "ALLOWS",
    "object": "LOWERING INTERRUPT LATENCY AND TASK CONTEXT SWITCHES DRAMATICALLY"
  },
  {
    "subject": "THIS APPROACH",
    "predicate": "LACKS",
    "object": "FLEXIBILITY"
  },
  {
    "subject": "ITS AREA OVERHEAD",
    "predicate": "GROWS FOR",
    "object": "A HIGH NUMBER OF TASKS"
  },
  {
    "subject": "THIS APPROACH",
    "predicate": "REQUIRES",
    "object": "REPLICATING HARDWARE RESOURCES PER TASK"
  },
  {
    "subject": "FAST CONTEXT SWITCHING",
    "predicate": "IS OFTEN REQUIRED IN",
    "object": "ARCHITECTURES SUCH AS SUPERSCALAR CENTRAL PROCESSING UNITS (CPUS)"
  },
  {
    "subject": "FAST CONTEXT SWITCHING",
    "predicate": "IS OFTEN REQUIRED TO",
    "object": "HIDE LATENCY IN GRAPHIC PROCESSING UNITS (GPUS)"
  },
  {
    "subject": "SUCH WORKS",
    "predicate": "ADOPT",
    "object": "RF CACHING"
  },
  {
    "subject": "RF CACHING",
    "predicate": "IS ADOPTED RATHER THAN",
    "object": "REGISTER SHADOWING OR BANKING"
  },
  {
    "subject": "RF CACHING",
    "predicate": "IS ADOPTED FOR",
    "object": "PERFORMANCE REASONS"
  },
  {
    "subject": "PERFORMANCE REASONS",
    "predicate": "INCLUDE",
    "object": "LOWER ACCESS LATENCY TO THE RF"
  },
  {
    "subject": "PERFORMANCE REASONS",
    "predicate": "INCLUDE",
    "object": "HIGHER THREAD-LEVEL PARALLELISM (TLP)"
  },
  {
    "subject": "SUCH TECHNIQUES",
    "predicate": "MAY DETERIORATE",
    "object": "THE SYSTEMS PRE-DICTABILITY"
  },
  {
    "subject": "SUCH TECHNIQUES",
    "predicate": "ARE NOT CONSIDERED",
    "object": ""
  },
  {
    "subject": "RISC-V AIA WITHOUT APLIC",
    "predicate": "HAS A SIMILAR APPROACH TO",
    "object": "MNXTI WITH THE XTOPI CSR"
  },
  {
    "subject": "XTOPI CSR",
    "predicate": "REPORTS",
    "object": "THE HIGHEST-PRIORITY, PENDING, AND ENABLED INTERRUPT"
  },
  {
    "subject": "THE HIGHEST-PRIORITY, PENDING, AND ENABLED INTERRUPT",
    "predicate": "IS FOR",
    "object": "A SPECIFIC PRIVILEGE MODE"
  },
  {
    "subject": "RISC-V AIA WITHOUT APLIC",
    "predicate": "ALLOWS",
    "object": "BOTH LATE ARRIVAL AND REDUNDANT CONTEXT RESTORE MECHANISMS"
  },
  {
    "subject": "THIS WORK",
    "predicate": "PROPOSES",
    "object": "A COMBINATION OF THE BACKGROUND-SAVING WITH A REGISTER BANKING APPROACH"
  },
  {
    "subject": "WE",
    "predicate": "IMPROVE",
    "object": "TASK CONTEXT SWITCH TIMES IN FREERTOS TO 104 CLOCK CYCLES USING FASTIRQ"
  },
  {
    "subject": "FASTIRQ",
    "predicate": "IS",
    "object": "20 FASTER THAN AN SW-ONLY APPROACH"
  },
  {
    "subject": "THE AUTHORS",
    "predicate": "CONSIDER",
    "object": "SOME RESEARCH DIRECTIONS FOR FUTURE WORK"
  },
  {
    "subject": "SOME RESEARCH DIRECTIONS",
    "predicate": "INVOLVE",
    "object": "ANALYZING FASTIRQS IMPACT ON TIMING CHANNELS"
  },
  {
    "subject": "SOME RESEARCH DIRECTIONS",
    "predicate": "INVOLVE",
    "object": "ITS INTEGRATION WITH DIFFERENT RISC-V EXTENSIONS"
  },
  {
    "subject": "C. ROCHANGE, S. UHRIG, AND P. SAINRAT",
    "predicate": "AUTHORED",
    "object": "TIME-PREDICTABLE ARCHITECTURES (FOCUS COMPUTER ENGINEERING SERIES)"
  },
  {
    "subject": "WILEY",
    "predicate": "PUBLISHED",
    "object": "IN 2014"
  },
  {
    "subject": "WILEY",
    "predicate": "LOCATION",
    "object": "HOBOKEN, NJ, USA"
  },
  {
    "subject": "L. M. PINHO ET AL.",
    "predicate": "AUTHORED",
    "object": "HIGH-PERFORMANCE AND TIME-PREDICTABLE EMBEDDED COMPUTING"
  },
  {
    "subject": "HIGH-PERFORMANCE AND TIME-PREDICTABLE EMBEDDED COMPUTING",
    "predicate": "AVAILABLE AT",
    "object": "HTTP:EU.WILEY.COMWILEYCDA WILEYTITLEPRODUCTCD-1848215932.HTML"
  },
  {
    "subject": "RIVER",
    "predicate": "IS LOCATED IN",
    "object": "WHARTON, TX, USA"
  },
  {
    "subject": "RIVER",
    "predicate": "YEAR",
    "object": "2018"
  },
  {
    "subject": "3 F. REGHENZANI, G. MASSARI, AND W. FORNACIARI",
    "predicate": "AUTHORED",
    "object": "THE REAL-TIME LINUX KERNEL: A SURVEY ON PREEMPT"
  },
  {
    "subject": "136",
    "predicate": "IS",
    "object": "FEB. 2019"
  },
  {
    "subject": "DOI",
    "predicate": "IS",
    "object": "10.11453297714"
  },
  {
    "subject": "DOI",
    "predicate": "IS",
    "object": "10.11453419973"
  },
  {
    "subject": "DATE",
    "predicate": "IS",
    "object": "136, JAN. 2021"
  },
  {
    "subject": "M. LIU, D. LIU, Y. WANG, M. WANG, AND Z. SHAO",
    "predicate": "AUTHORED",
    "object": "ON IMPROVING REAL-TIME INTERRUPT LATENCIES OF HYBRID OPERATING SYSTEMS WITH TWO-LEVEL HARDWARE INTERRUPTS"
  },
  {
    "subject": "ON IMPROVING REAL-TIME INTERRUPT LATENCIES OF HYBRID OPERATING SYSTEMS WITH TWO-LEVEL HARDWARE INTERRUPTS",
    "predicate": "PUBLISHED_IN",
    "object": "IEEE TRANS"
  },
  {
    "subject": "P. MANTEGAZZA, E. L. DOZIO, AND S. PAPACHARALAMBOUS",
    "predicate": "AUTHORED",
    "object": "RTAI: REAL TIME APPLICATION INTERFACE"
  },
  {
    "subject": "6 K. RAMAMRITHAM AND J.",
    "predicate": "IS",
    "object": "TEXT"
  },
  {
    "subject": "J. VALVANO",
    "predicate": "AUTHORED",
    "object": "INTRODUCTION TO EMBEDDED SYSTEMS"
  },
  {
    "subject": "INTRODUCTION TO EMBEDDED SYSTEMS",
    "predicate": "FORMAT",
    "object": "PDF"
  },
  {
    "subject": "DOCUMENT",
    "predicate": "AVAILABLE AT",
    "object": "HTTP:WEB.ENGR.OREGONSTATE.EDU/TRAYLORECE473 PDFSMINIMIZEINTERRUPTRESPONSETIME.PDF"
  },
  {
    "subject": "CREATESPACE",
    "predicate": "IS LOCATED IN",
    "object": "SCOTTS VALLEY, CA, USA"
  },
  {
    "subject": "CREATESPACE",
    "predicate": "DATE",
    "object": "AUG. 2016"
  },
  {
    "subject": "9 Y. HUANG, L. SHI, J. LI, Q. LI, AND C. J. XUE",
    "predicate": "AUTHORED",
    "object": "WCET-AWARE RE-SCHEDULING REGISTER ALLOCATION FOR REAL-TIME EMBEDDED SYSTEMS WITH CLUSTERED VLIW ARCHITECTURE"
  },
  {
    "subject": "WCET-AWARE RE-SCHEDULING REGISTER ALLOCATION FOR REAL-TIME EMBEDDED SYSTEMS WITH CLUSTERED VLIW ARCHITECTURE",
    "predicate": "PUBLISHED_IN",
    "object": "IEEE TRANS."
  },
  {
    "subject": "VERY LARGE SCALE INTEGR",
    "predicate": "IS",
    "object": "TEXT"
  },
  {
    "subject": "X. ZHOU AND P. PETROV",
    "predicate": "AUTHORED",
    "object": "RAPID AND LOW-COST CONTEXT-SWITCH THROUGH EMBEDDED PROCESSOR CUSTOMIZATION FOR REAL-TIME AND CONTROL APPLICATIONS"
  },
  {
    "subject": "RAPID AND LOW-COST CONTEXT-SWITCH THROUGH EMBEDDED PROCESSOR CUSTOMIZATION FOR REAL-TIME AND CONTROL APPLICATIONS",
    "predicate": "PUBLISHED_IN",
    "object": "PROC."
  },
  {
    "subject": "ASSOCIATION FOR COMPUTING MACHINERY",
    "predicate": "IS LOCATED IN",
    "object": "NEW YORK, NY, USA"
  },
  {
    "subject": "ASSOCIATION FOR COMPUTING MACHINERY",
    "predicate": "PUBLISHED",
    "object": "2006"
  },
  {
    "subject": "DOCUMENT",
    "predicate": "HAS PAGE",
    "object": "352"
  },
  {
    "subject": "DOCUMENT",
    "predicate": "HAS DOI",
    "object": "10.11451146909.1147001"
  },
  {
    "subject": "I. BEHNKE, L. PIRL, L. THAMSEN, R. DANICKI, A. POLZE, AND O. KAO",
    "predicate": "AUTHORED",
    "object": "INTERRUPTING REAL-TIME IOT TASKS: HOW BAD CAN IT BE TO CONNECT YOUR CRITICAL EMBEDDED SYSTEM TO THE INTERNET?"
  },
  {
    "subject": "12 F. REHM ET AL.",
    "predicate": "AUTHORED",
    "object": "THE ROAD TOWARDS PREDICTABLE AUTOMOTIVE HIGH PERFORMANCE PLATFORMS"
  },
  {
    "subject": "THE ROAD TOWARDS PREDICTABLE AUTOMOTIVE HIGH PERFORMANCE PLATFORMS",
    "predicate": "APPEARED_IN",
    "object": "PROC."
  },
  {
    "subject": "TEST",
    "predicate": "IS",
    "object": "EUR"
  },
  {
    "subject": "13 K. ASANOVIC AND D. A. PATTERSON",
    "predicate": "WROTE",
    "object": "INSTRUCTION SETS SHOULD BE FREE: THE CASE FOR RISC-V, DEPT."
  },
  {
    "subject": "HTTP:WWW2.EECS.BERKELEY.EDUPUBSTECHRPTS2014EECS-2014-146.HTML",
    "predicate": "IS AVAILABLE",
    "object": ""
  },
  {
    "subject": "A. WATERMAN, Y. LEE, R. AVIZIENIS, D. A. PATTERSON, AND K. ASANOVIC",
    "predicate": "ARE AUTHORS OF",
    "object": "THE RISC-V INSTRUCTION SET MANUAL VOLUME II: PRIVILEGED ARCHITECTURE VERSION 1.9"
  },
  {
    "subject": "THE RISC-V INSTRUCTION SET MANUAL VOLUME II: PRIVILEGED ARCHITECTURE VERSION 1.9",
    "predicate": "IS FROM",
    "object": "DEPT."
  },
  {
    "subject": "EECS",
    "predicate": "IS PART OF",
    "object": "UNIV."
  },
  {
    "subject": "CALIFORNIA",
    "predicate": "CONTAINS",
    "object": "BERKELEY"
  },
  {
    "subject": "BERKELEY",
    "predicate": "IS_IN",
    "object": "CA"
  },
  {
    "subject": "CA",
    "predicate": "IS_IN",
    "object": "USA"
  },
  {
    "subject": "BERKELEY",
    "predicate": "HAS",
    "object": "TECH"
  },
  {
    "subject": "BERKELEY",
    "predicate": "IS_LOCATED_IN",
    "object": "CA"
  },
  {
    "subject": "CA",
    "predicate": "IS_LOCATED_IN",
    "object": "USA"
  },
  {
    "subject": "ACCESSED",
    "predicate": "DATE",
    "object": "JUN."
  },
  {
    "subject": "RISCV-FAST-INTERRUPT-BLOB",
    "predicate": "IS AVAILABLE AT",
    "object": "HTTPS://GITHUB.COM/RISCV/RISCV-FAST-INTERRUPT-BLOB/MASTER/CLIC"
  },
  {
    "subject": "ADOC 16 M. GAUTSCHI ET AL.",
    "predicate": "IS",
    "object": "NEAR-THRESHOLD RISC-V CORE WITH DSP EXTENSIONS FOR SCALABLE IOT ENDPOINT DEVICES"
  },
  {
    "subject": "ADOC 16 M. GAUTSCHI ET AL.",
    "predicate": "PUBLISHED IN",
    "object": "IEEE TRANS."
  },
  {
    "subject": "17",
    "predicate": "IS",
    "object": "D. SCHIAVONE"
  },
  {
    "subject": "OPENHW GROUP",
    "predicate": "HAS",
    "object": "CV32E40P USER MANUAL"
  },
  {
    "subject": "OPENHW GROUP",
    "predicate": "IS",
    "object": "ORGANIZATION"
  },
  {
    "subject": "HTTPS",
    "predicate": "IS",
    "object": "AVAILABLE AT CV32E40P"
  },
  {
    "subject": "READTHEDOCS.IOEN",
    "predicate": "LATEST",
    "object": "18 NUCLEI SYSTEM TECHNOLOGY"
  },
  {
    "subject": "39 NUCLEI SYSTEM TECHNOLOGY CO. LTD.",
    "predicate": "HAS UNIT",
    "object": "ECLIC UNIT"
  },
  {
    "subject": "ECLIC UNIT",
    "predicate": "IS",
    "object": "INTRODUCTION"
  },
  {
    "subject": "NUCLEI",
    "predicate": "ISA",
    "object": "SPEC"
  },
  {
    "subject": "CONTROL PULP",
    "predicate": "IS",
    "object": "A RISC-V ON-CHIP PARALLEL POWER CONTROLLER"
  },
  {
    "subject": "CONTROL PULP",
    "predicate": "IS FOR",
    "object": "MANY-CORE HPC PROCESSORS"
  },
  {
    "subject": "CONTROL PULP",
    "predicate": "USES",
    "object": "FPGA-BASED HARDWARE-IN-THE-LOOP POWER AND THERMAL EMULATION"
  },
  {
    "subject": "DOCUMENT",
    "predicate": "IS AVAILABLE AT",
    "object": "HTTPS:DOC.NUCLEISYS.COMNUCLEISPECISAINTRODUCTION.HTML"
  },
  {
    "subject": "PARALLEL PROGRAM.",
    "predicate": "HAS PUBLICATION DATE",
    "object": "FEB. 2024"
  },
  {
    "subject": "PARALLEL PROGRAM.",
    "predicate": "HAS DOI",
    "object": "10.1007S10766-024-00761-4"
  },
  {
    "subject": "20",
    "predicate": "IS",
    "object": "R. BARRY"
  },
  {
    "subject": "FREERTOS",
    "predicate": "IS",
    "object": "REAL-TIME OPERATING SYSTEM FOR MICROCONTROLLERS"
  },
  {
    "subject": "REAL TIME ENGINEERS LTD.",
    "predicate": "IS",
    "object": "ONLINE"
  },
  {
    "subject": "HTTPS://WWW.FREERTOS.ORG/INDEX.HTML",
    "predicate": "IS",
    "object": "AVAILABLE"
  },
  {
    "subject": "C.-M. LIN",
    "predicate": "AUTHORED",
    "object": "NESTED INTERRUPT ANALYSIS OF LOW COST AND HIGH PERFORMANCE EMBEDDED SYSTEMS USING GSPN FRAMEWORK"
  },
  {
    "subject": "NESTED INTERRUPT ANALYSIS OF LOW COST AND HIGH PERFORMANCE EMBEDDED SYSTEMS USING GSPN FRAMEWORK",
    "predicate": "PUBLISHED IN",
    "object": "IEICE TRANS."
  },
  {
    "subject": "HTTPS:GITHUB.COMRISCVRISCV-PLIC-SPECBLOBMASTERRISCV-PLIC-1.0.0.PDF",
    "predicate": "IS",
    "object": "AVAILABLE"
  },
  {
    "subject": "J. YIU",
    "predicate": "IS AUTHOR OF",
    "object": "THE DEFINITIVE GUIDE TO ARM CORTEX-M3 CORTEX-M4 PROCESSORS"
  },
  {
    "subject": "THE DEFINITIVE GUIDE TO ARM CORTEX-M3 CORTEX-M4 PROCESSORS",
    "predicate": "HAS EDITION",
    "object": "3RD ED."
  },
  {
    "subject": "NEWNES",
    "predicate": "PUBLISHED_IN",
    "object": "BOSTON, MA, USA"
  },
  {
    "subject": "NEWNES",
    "predicate": "PUBLISHED_IN_YEAR",
    "object": "2013"
  },
  {
    "subject": "24",
    "predicate": "IS",
    "object": "ARM"
  },
  {
    "subject": "CORTEX-M4",
    "predicate": "IS",
    "object": "TECH"
  },
  {
    "subject": "DOCUMENTATION",
    "predicate": "AVAILABLE AT",
    "object": "HTTPS://DEVELOPER.ARM.COM/DOCUMENTATION/1001660001"
  },
  {
    "subject": "DOCUMENTATION",
    "predicate": "AUTHOR",
    "object": "J. YIU"
  },
  {
    "subject": "INTERRUPT LATENCY",
    "predicate": "IS RELATED TO",
    "object": "ARM CORTEX-M PROCESSORS"
  },
  {
    "subject": "CIRCUITS MICROSYSTEMS (ICICM)",
    "predicate": "DATE",
    "object": "OCT. 2021"
  },
  {
    "subject": "CIRCUITS MICROSYSTEMS (ICICM)",
    "predicate": "PAGE",
    "object": "PP."
  },
  {
    "subject": "LI AND J. K. LEE",
    "predicate": "SUPPORT",
    "object": "PAGED REGISTER FILES"
  },
  {
    "subject": "PAGED REGISTER FILES",
    "predicate": "IMPROVE",
    "object": "CONTEXT SWITCHING"
  },
  {
    "subject": "CONTEXT SWITCHING",
    "predicate": "OCCURS ON",
    "object": "EMBEDDED PROCESSORS"
  },
  {
    "subject": "29 R. BALAS AND L. BENINI",
    "predicate": "AUTHORED",
    "object": "RISC-V FOR REAL-TIME MCU SOFTWARE OPTIMIZATION AND MICROARCHITECTURAL GAP ANALYSIS"
  },
  {
    "subject": "RISC-V FOR REAL-TIME MCU SOFTWARE OPTIMIZATION AND MICROARCHITECTURAL GAP ANALYSIS",
    "predicate": "PUBLISHED_IN",
    "object": "PROC."
  },
  {
    "subject": "30",
    "predicate": "IS",
    "object": "RENESAS"
  },
  {
    "subject": "HARDWARE MANUAL",
    "predicate": "DESCRIBES",
    "object": "RENESAS MCU M16C"
  },
  {
    "subject": "HTTPS://WWW.RENESAS.COM/US/ENDOCUMENT/MAHM32C87-GROUP-M32C87-M32C87A-M32C87B-HARDWARE-MANUAL",
    "predicate": "IS AVAILABLE",
    "object": "TRUE"
  },
  {
    "subject": "SIFIVE INC.",
    "predicate": "PUBLISHED",
    "object": "HARDWARE MANUAL"
  },
  {
    "subject": "HARDWARE MANUAL",
    "predicate": "YEAR",
    "object": "2021"
  },
  {
    "subject": "SIFIVE E21 CORE COMPLEX",
    "predicate": "IS",
    "object": "MANUAL"
  },
  {
    "subject": "HTTPS:SIFIVE.CDN.PRISMIC.IOSIFIVE7C22C2EC-8AF4-4B6C-A5FE-9327D91E7808E21CORECOMPLEXMANUAL21G1.PDF",
    "predicate": "IS",
    "object": "AVAILABLE"
  },
  {
    "subject": "STMICROELECTRONICS",
    "predicate": "IS",
    "object": "MENTIONED"
  },
  {
    "subject": "STM32L5-SYSTEM-NESTEDVECTORED INTERRUPTCONTROLNVIC.PDF",
    "predicate": "IS AVAILABLE AT",
    "object": "HTTPS://WWW.ST.COM/CONTENT/CCC/RESOURCE/TRAINING/TECHNICAL/PRODUCTTRAINING/GROUP16135D207346F4E83/STM32L5-SYSTEM-NESTEDVECTOREDINTERRUPTCONTROLNVICFILES/STM32L5-SYSTEM-NESTEDVECTOREDINTERRUPTCONTROLNVIC.PDF"
  },
  {
    "subject": "INFINEON TECHNOLOGIES AG",
    "predicate": "IS THE COPYRIGHT HOLDER OF",
    "object": "STM32L5-SYSTEM-NESTEDVECTORED INTERRUPTCONTROLNVIC.PDF"
  },
  {
    "subject": "POWERTRAIN MICROCONTROLLER",
    "predicate": "IS",
    "object": "FAST"
  },
  {
    "subject": "HC163TUE6HC16SESS7PRES1BW.PDF",
    "predicate": "IS AVAILABLE AT",
    "object": "HTTPS://OLD.HOTCHIPS.ORG/WP-CONTENT/UPLOADS/HCARCHIVES/HC163TUE6HC16SESS7PRES1BW.PDF"
  },
  {
    "subject": "INFINEON TECHNOLOGIES AG",
    "predicate": "IS MENTIONED IN",
    "object": "HC163TUE6HC16SESS7PRES1BW.PDF"
  },
  {
    "subject": "FILE",
    "predicate": "AVAILABLE_AT",
    "object": "HTTPS:HITEX.CO.UKFILEADMINUK-FILESDOWNLOADSSHIELDBUDDYTC27XDUMV2.2.PDF"
  },
  {
    "subject": "FILE",
    "predicate": "SIZE",
    "object": "35"
  },
  {
    "subject": "FILE",
    "predicate": "RELATED_TO",
    "object": "INFINEON TECHNOLOGIES AG"
  },
  {
    "subject": "TC27X D-STEP",
    "predicate": "IS",
    "object": "32-BIT SINGLE-CHIP MICROCONTROLLER"
  },
  {
    "subject": "TRICORE V1.6",
    "predicate": "IS",
    "object": "CORE ARCHITECTURE"
  },
  {
    "subject": "HTTPS://WWW.INFINEON.COM/DGDL/TC16_ARCHITECTUREVOL1.PDF?FILEID=DB3A3043372D5CC801373B0F374D5D67",
    "predicate": "IS AVAILABLE",
    "object": ""
  },
  {
    "subject": "INFINEON TECHNOLOGIES AG",
    "predicate": "HAS PATENT",
    "object": "U.S. PATENT 7 434 222 B2"
  },
  {
    "subject": "U.S. PATENT 7 434 222 B2",
    "predicate": "IS ABOUT",
    "object": "TASK CONTEXT SWITCHING RTOS"
  },
  {
    "subject": "U.S. PATENT 7 434 222 B2",
    "predicate": "WAS ISSUED",
    "object": "OCT. 2008"
  },
  {
    "subject": "H. ZENG AND K. GHOSE",
    "predicate": "AUTHORED",
    "object": "REGISTER FILE CACHING FOR ENERGY EFFICIENCY"
  },
  {
    "subject": "REGISTER FILE CACHING FOR ENERGY EFFICIENCY",
    "predicate": "PUBLISHED IN",
    "object": "ISLPED PROC"
  },
  {
    "subject": "LOW POWER",
    "predicate": "IS",
    "object": "ELECTRON"
  },
  {
    "subject": "DESIGN",
    "predicate": "IS",
    "object": "OCT. 2006"
  },
  {
    "subject": "DESIGN",
    "predicate": "HAS PAGE",
    "object": "PP."
  },
  {
    "subject": "38 M. SADROSADATI ET AL.",
    "predicate": "AUTHORED",
    "object": "HIGHLY CONCURRENT LATENCY-TOLERANT REGISTER FILES FOR GPUS"
  },
  {
    "subject": "HIGHLY CONCURRENT LATENCY-TOLERANT REGISTER FILES FOR GPUS",
    "predicate": "PUBLISHED IN",
    "object": "ACM TRANS."
  },
  {
    "subject": "ACCESSED",
    "predicate": "DATE",
    "object": "AUG. 4, 2023"
  },
  {
    "subject": "ROBERT BALAS",
    "predicate": "IS",
    "object": "GRADUATE STUDENT MEMBER OF IEEE"
  },
  {
    "subject": "ROBERT BALAS",
    "predicate": "RECEIVED",
    "object": "B.SC."
  },
  {
    "subject": "DEGREE",
    "predicate": "IS AT",
    "object": "THE DIGITAL CIRCUITS AND SYSTEMS GROUP OF PROF. BENINI"
  },
  {
    "subject": "HIS RESEARCH INTERESTS",
    "predicate": "INCLUDE",
    "object": "REAL-TIME COMPUTING"
  },
  {
    "subject": "HIS RESEARCH INTERESTS",
    "predicate": "INCLUDE",
    "object": "COMPILERS"
  },
  {
    "subject": "HIS RESEARCH INTERESTS",
    "predicate": "INCLUDE",
    "object": "OPERATING SYSTEMS"
  },
  {
    "subject": "HIS RESEARCH INTERESTS",
    "predicate": "INCLUDE",
    "object": "POWER MANAGEMENT OF HPC PROCESSORS"
  },
  {
    "subject": "HIS RESEARCH INTERESTS",
    "predicate": "INCLUDE",
    "object": "ENERGY-EFFICIENT PROCESSOR ARCHITECTURE"
  },
  {
    "subject": "ALESSANDRO OTTAVIANO",
    "predicate": "RECEIVED",
    "object": "THE B.SC."
  },
  {
    "subject": "LUCA BENINI",
    "predicate": "IS",
    "object": "FELLOW OF IEEE"
  },
  {
    "subject": "LUCA BENINI",
    "predicate": "RECEIVED",
    "object": "PH.D."
  },
  {
    "subject": "DEGREE",
    "predicate": "IS IN",
    "object": "PHYSICAL ENGINEERING"
  },
  {
    "subject": "DEGREE",
    "predicate": "IS FROM",
    "object": "POLITECNICO DI TURINO"
  },
  {
    "subject": "POLITECNICO DI TURINO",
    "predicate": "IS LOCATED IN",
    "object": "TURIN"
  },
  {
    "subject": "TURIN",
    "predicate": "IS LOCATED IN",
    "object": "ITALY"
  },
  {
    "subject": "DEGREE",
    "predicate": "WAS OBTAINED IN",
    "object": "2018"
  },
  {
    "subject": "DEGREE",
    "predicate": "IS IN",
    "object": "ELECTRICAL ENGINEERING"
  },
  {
    "subject": "DEGREE",
    "predicate": "IS FROM",
    "object": "GRENOBLE INP-PHELMA"
  },
  {
    "subject": "GRENOBLE INP-PHELMA",
    "predicate": "IS IN",
    "object": "GRENOBLE, FRANCE"
  },
  {
    "subject": "DEGREE",
    "predicate": "IS FROM",
    "object": "EPFL LAUSANNE"
  },
  {
    "subject": "EPFL LAUSANNE",
    "predicate": "IS IN",
    "object": "LAUSANNE, SWITZERLAND"
  },
  {
    "subject": "DEGREE",
    "predicate": "WAS OBTAINED IN",
    "object": "2020"
  },
  {
    "subject": "DEGREE",
    "predicate": "FROM",
    "object": "STANFORD UNIVERSITY"
  },
  {
    "subject": "STANFORD UNIVERSITY",
    "predicate": "LOCATION",
    "object": "STANFORD, CA, USA"
  },
  {
    "subject": "DEGREE",
    "predicate": "YEAR",
    "object": "1997"
  },
  {
    "subject": "DR. BENINI",
    "predicate": "IS A FELLOW OF",
    "object": "THE ACM"
  },
  {
    "subject": "DR. BENINI",
    "predicate": "IS A MEMBER OF",
    "object": "THE ACADEMIA EUROPAEA"
  },
  {
    "subject": "MCCLUSKEY AWARD",
    "predicate": "IS",
    "object": "AWARD"
  }
]