{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 12:53:34 2013 " "Info: Processing started: Wed Dec 18 12:53:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|d\[7\] " "Warning: Node \"alu:inst8\|d\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|d\[6\] " "Warning: Node \"alu:inst8\|d\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|d\[5\] " "Warning: Node \"alu:inst8\|d\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|d\[4\] " "Warning: Node \"alu:inst8\|d\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|d\[3\] " "Warning: Node \"alu:inst8\|d\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|d\[2\] " "Warning: Node \"alu:inst8\|d\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|d\[1\] " "Warning: Node \"alu:inst8\|d\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|d\[0\] " "Warning: Node \"alu:inst8\|d\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedT\[7\] " "Warning: Node \"alu:inst8\|signedT\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedT\[6\] " "Warning: Node \"alu:inst8\|signedT\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedT\[5\] " "Warning: Node \"alu:inst8\|signedT\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedT\[4\] " "Warning: Node \"alu:inst8\|signedT\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedT\[3\] " "Warning: Node \"alu:inst8\|signedT\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedT\[2\] " "Warning: Node \"alu:inst8\|signedT\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedT\[0\] " "Warning: Node \"alu:inst8\|signedT\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedS\[1\] " "Warning: Node \"alu:inst8\|signedS\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedS\[0\] " "Warning: Node \"alu:inst8\|signedS\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedS\[3\] " "Warning: Node \"alu:inst8\|signedS\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedS\[2\] " "Warning: Node \"alu:inst8\|signedS\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedT\[1\] " "Warning: Node \"alu:inst8\|signedT\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedS\[5\] " "Warning: Node \"alu:inst8\|signedS\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedS\[4\] " "Warning: Node \"alu:inst8\|signedS\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedS\[7\] " "Warning: Node \"alu:inst8\|signedS\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|signedS\[6\] " "Warning: Node \"alu:inst8\|signedS\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|dCopy\[7\] " "Warning: Node \"alu:inst8\|dCopy\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|dCopy\[6\] " "Warning: Node \"alu:inst8\|dCopy\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|dCopy\[5\] " "Warning: Node \"alu:inst8\|dCopy\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|dCopy\[4\] " "Warning: Node \"alu:inst8\|dCopy\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|dCopy\[3\] " "Warning: Node \"alu:inst8\|dCopy\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|dCopy\[2\] " "Warning: Node \"alu:inst8\|dCopy\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|dCopy\[1\] " "Warning: Node \"alu:inst8\|dCopy\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|dCopy\[0\] " "Warning: Node \"alu:inst8\|dCopy\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "150 " "Warning: Found 150 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "alu:inst8\|Mux39~11 " "Info: Detected gated clock \"alu:inst8\|Mux39~11\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst8\|Mux39~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst8\|Mux39~10 " "Info: Detected gated clock \"alu:inst8\|Mux39~10\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst8\|Mux39~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst8\|Mux39~20 " "Info: Detected gated clock \"alu:inst8\|Mux39~20\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst8\|Mux39~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst8\|Mux39~19 " "Info: Detected gated clock \"alu:inst8\|Mux39~19\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst8\|Mux39~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst8\|LessThan0~8 " "Info: Detected gated clock \"alu:inst8\|LessThan0~8\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 71 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst8\|LessThan0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst8\|LessThan0~7 " "Info: Detected gated clock \"alu:inst8\|LessThan0~7\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 71 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst8\|LessThan0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:inst8\|LessThan0~6 " "Info: Detected gated clock \"alu:inst8\|LessThan0~6\" as buffer" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 71 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst8\|LessThan0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux7~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux7~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux7~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux7~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux6~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux6~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux6~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux6~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux5~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux5~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux5~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux5~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux4~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux4~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux4~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux4~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux3~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux3~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux3~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux3~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux2~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux2~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux2~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux2~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux1~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux1~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux1~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux1~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux0~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux0~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux0~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux0~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux7~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux7~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux7~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux7~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux7~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux7~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux7~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux7~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux6~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux6~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux6~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux6~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux6~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux6~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux6~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux6~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux5~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux5~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux5~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux5~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux5~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux5~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux5~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux5~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux4~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux4~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux4~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux4~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux4~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux4~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux4~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux4~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux4~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux3~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux3~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux3~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux3~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux3~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux3~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux3~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux3~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux2~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux2~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux2~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux2~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux2~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux2~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux2~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux2~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux1~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux1~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux1~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux1~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux1~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux1~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux1~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux1~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux0~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux0~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux0~2 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux0~2\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux0~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux0~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst\|Mux0~0 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst\|Mux0~0\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst8\|29 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst8\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst8\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst7\|29 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst7\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst7\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst9\|29 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst9\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst9\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst13\|29 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst13\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst13\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst10\|29 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst10\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst10\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst12\|29 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst12\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst12\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst11\|29 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst11\|29\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst11\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst8\|30 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst8\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst8\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst7\|30 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst7\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst7\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst9\|30 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst9\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst9\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst13\|30 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst13\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst13\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst10\|30 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst10\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst10\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst11\|30 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst11\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst11\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst12\|30 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst12\|30\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst12\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst8\|31 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst8\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst8\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst7\|31 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst7\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst7\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst9\|31 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst9\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst9\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst13\|31 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst13\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst13\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst10\|31 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst10\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst10\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst12\|31 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst12\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst12\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst11\|31 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst11\|31\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst11\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst8\|32 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst8\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst8\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst7\|32 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst7\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst7\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst9\|32 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst9\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst9\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst13\|32 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst13\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst13\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst10\|32 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst10\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst10\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst11\|32 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst11\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst11\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst12\|32 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst12\|32\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 640 264 328 720 "32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst12\|32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst8\|33 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst8\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst8\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst7\|33 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst7\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst7\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst9\|33 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst9\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst9\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst13\|33 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst13\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst13\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst10\|33 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst10\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst10\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst12\|33 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst12\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst12\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst11\|33 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst11\|33\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 760 264 328 840 "33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst11\|33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst8\|34 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst8\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst8\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst7\|34 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst7\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst7\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst9\|34 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst9\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst9\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst13\|34 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst13\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst13\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst10\|34 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst10\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst10\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst11\|34 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst11\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst11\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst12\|34 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst12\|34\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst12\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst8\|35 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst8\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst8\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst7\|35 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst7\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst7\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst9\|35 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst9\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst9\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst13\|35 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst13\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst13\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst10\|35 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst10\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst10\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst12\|35 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst12\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst12\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst11\|35 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst11\|35\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1000 264 328 1080 "35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst11\|35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst8\|36 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst8\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst8\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst7\|36 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst7\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst7\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst9\|36 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst9\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst9\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst13\|36 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst13\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst13\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst10\|36 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst10\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst10\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux0~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux0~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux0~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux0~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux1~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux1~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux1~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux1~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux2~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux2~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux2~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux2~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux3~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux3~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux3~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux3~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux4~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux4~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux4~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux4~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux4~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux5~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux5~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux5~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux5~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux6~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux6~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux6~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux6~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux7~1 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux7~1\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "reg_file:inst7\|mux_8:inst2\|Mux7~3 " "Info: Detected gated clock \"reg_file:inst7\|mux_8:inst2\|Mux7~3\" as buffer" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|mux_8:inst2\|Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst11\|36 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst11\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst11\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk2 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk2\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_file:inst7\|8dffe:inst12\|36 " "Info: Detected ripple clock \"reg_file:inst7\|8dffe:inst12\|36\" as buffer" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_file:inst7\|8dffe:inst12\|36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk1 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk1\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register alu:inst8\|d\[6\] memory lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[6\]~reg_in 5.95 MHz 168.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 5.95 MHz between source register \"alu:inst8\|d\[6\]\" and destination memory \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[6\]~reg_in\" (period= 168.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest register memory " "Info: + Longest register to memory delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst8\|d\[6\] 1 REG LC1_E32 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E32; Fanout = 3; REG Node = 'alu:inst8\|d\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst8|d[6] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(6.000 ns) 8.800 ns lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[6\]~reg_in 2 MEM EC4_E 1 " "Info: 2: + IC(2.800 ns) + CELL(6.000 ns) = 8.800 ns; Loc. = EC4_E; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[6\]~reg_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { alu:inst8|d[6] lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 68.18 % ) " "Info: Total cell delay = 6.000 ns ( 68.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 31.82 % ) " "Info: Total interconnect delay = 2.800 ns ( 31.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { alu:inst8|d[6] lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { alu:inst8|d[6] {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in {} } { 0.000ns 2.800ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-73.500 ns - Smallest " "Info: - Smallest clock skew is -73.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.800 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk2 2 REG LC1_D14 208 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D14; Fanout = 208; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(0.000 ns) 15.800 ns lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[6\]~reg_in 3 MEM EC4_E 1 " "Info: 3: + IC(7.400 ns) + CELL(0.000 ns) = 15.800 ns; Loc. = EC4_E; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[6\]~reg_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.22 % ) " "Info: Total cell delay = 4.300 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.500 ns ( 72.78 % ) " "Info: Total interconnect delay = 11.500 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { clk clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 89.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 89.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC8_D14 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_D14; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 12.800 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_D26 17 " "Info: 3: + IC(3.000 ns) + CELL(1.400 ns) = 12.800 ns; Loc. = LC8_D26; Fanout = 17; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 28.200 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0 4 MEM EC8_D 1 " "Info: 4: + IC(2.800 ns) + CELL(12.600 ns) = 28.200 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 30.700 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\] 5 MEM EC8_D 28 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 30.700 ns; Loc. = EC8_D; Fanout = 28; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.200 ns) + CELL(2.700 ns) 43.600 ns reg_file:inst7\|mux_8:inst\|Mux7~0 6 COMB LC6_E40 1 " "Info: 6: + IC(10.200 ns) + CELL(2.700 ns) = 43.600 ns; Loc. = LC6_E40; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 46.800 ns reg_file:inst7\|mux_8:inst\|Mux7~1 7 COMB LC8_E40 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 46.800 ns; Loc. = LC8_E40; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 52.100 ns reg_file:inst7\|mux_8:inst\|Mux7~4 8 COMB LC1_E30 10 " "Info: 8: + IC(2.900 ns) + CELL(2.400 ns) = 52.100 ns; Loc. = LC1_E30; Fanout = 10; COMB Node = 'reg_file:inst7\|mux_8:inst\|Mux7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.000 ns) 57.200 ns alu:inst8\|Mux39~34 9 COMB LC1_E38 1 " "Info: 9: + IC(3.100 ns) + CELL(2.000 ns) = 57.200 ns; Loc. = LC1_E38; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 59.200 ns alu:inst8\|Mux39~20 10 COMB LC2_E38 1 " "Info: 10: + IC(0.000 ns) + CELL(2.000 ns) = 59.200 ns; Loc. = LC2_E38; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst8|Mux39~34 alu:inst8|Mux39~20 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.700 ns) 66.000 ns alu:inst8\|Mux39~9 11 COMB LC8_E11 1 " "Info: 11: + IC(4.100 ns) + CELL(2.700 ns) = 66.000 ns; Loc. = LC8_E11; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { alu:inst8|Mux39~20 alu:inst8|Mux39~9 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 70.500 ns alu:inst8\|Mux39~31 12 COMB LC1_E4 1 " "Info: 12: + IC(2.800 ns) + CELL(1.700 ns) = 70.500 ns; Loc. = LC1_E4; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { alu:inst8|Mux39~9 alu:inst8|Mux39~31 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 72.500 ns alu:inst8\|Mux39~19 13 COMB LC2_E4 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 72.500 ns; Loc. = LC2_E4; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst8|Mux39~31 alu:inst8|Mux39~19 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 78.100 ns alu:inst8\|d\[7\]~151 14 COMB LC3_E8 1 " "Info: 14: + IC(2.900 ns) + CELL(2.700 ns) = 78.100 ns; Loc. = LC3_E8; Fanout = 1; COMB Node = 'alu:inst8\|d\[7\]~151'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst8|Mux39~19 alu:inst8|d[7]~151 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 81.000 ns alu:inst8\|d\[7\]~69 15 COMB LC4_E8 8 " "Info: 15: + IC(0.500 ns) + CELL(2.400 ns) = 81.000 ns; Loc. = LC4_E8; Fanout = 8; COMB Node = 'alu:inst8\|d\[7\]~69'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst8|d[7]~151 alu:inst8|d[7]~69 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.700 ns) 89.300 ns alu:inst8\|d\[6\] 16 REG LC1_E32 3 " "Info: 16: + IC(5.600 ns) + CELL(2.700 ns) = 89.300 ns; Loc. = LC1_E32; Fanout = 3; REG Node = 'alu:inst8\|d\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { alu:inst8|d[7]~69 alu:inst8|d[6] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "46.800 ns ( 52.41 % ) " "Info: Total cell delay = 46.800 ns ( 52.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "42.500 ns ( 47.59 % ) " "Info: Total interconnect delay = 42.500 ns ( 47.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "89.300 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 alu:inst8|Mux39~20 alu:inst8|Mux39~9 alu:inst8|Mux39~31 alu:inst8|Mux39~19 alu:inst8|d[7]~151 alu:inst8|d[7]~69 alu:inst8|d[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "89.300 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] {} reg_file:inst7|mux_8:inst|Mux7~0 {} reg_file:inst7|mux_8:inst|Mux7~1 {} reg_file:inst7|mux_8:inst|Mux7~4 {} alu:inst8|Mux39~34 {} alu:inst8|Mux39~20 {} alu:inst8|Mux39~9 {} alu:inst8|Mux39~31 {} alu:inst8|Mux39~19 {} alu:inst8|d[7]~151 {} alu:inst8|d[7]~69 {} alu:inst8|d[6] {} } { 0.000ns 0.000ns 4.100ns 3.000ns 2.800ns 0.000ns 10.200ns 0.500ns 2.900ns 3.100ns 0.000ns 4.100ns 2.800ns 0.000ns 2.900ns 0.500ns 5.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.000ns 2.000ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { clk clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "89.300 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 alu:inst8|Mux39~20 alu:inst8|Mux39~9 alu:inst8|Mux39~31 alu:inst8|Mux39~19 alu:inst8|d[7]~151 alu:inst8|d[7]~69 alu:inst8|d[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "89.300 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] {} reg_file:inst7|mux_8:inst|Mux7~0 {} reg_file:inst7|mux_8:inst|Mux7~1 {} reg_file:inst7|mux_8:inst|Mux7~4 {} alu:inst8|Mux39~34 {} alu:inst8|Mux39~20 {} alu:inst8|Mux39~9 {} alu:inst8|Mux39~31 {} alu:inst8|Mux39~19 {} alu:inst8|d[7]~151 {} alu:inst8|d[7]~69 {} alu:inst8|d[6] {} } { 0.000ns 0.000ns 4.100ns 3.000ns 2.800ns 0.000ns 10.200ns 0.500ns 2.900ns 3.100ns 0.000ns 4.100ns 2.800ns 0.000ns 2.900ns 0.500ns 5.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.000ns 2.000ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { alu:inst8|d[6] lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { alu:inst8|d[6] {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in {} } { 0.000ns 2.800ns } { 0.000ns 6.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { clk clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[6]~reg_in {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "89.300 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 alu:inst8|Mux39~20 alu:inst8|Mux39~9 alu:inst8|Mux39~31 alu:inst8|Mux39~19 alu:inst8|d[7]~151 alu:inst8|d[7]~69 alu:inst8|d[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "89.300 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] {} reg_file:inst7|mux_8:inst|Mux7~0 {} reg_file:inst7|mux_8:inst|Mux7~1 {} reg_file:inst7|mux_8:inst|Mux7~4 {} alu:inst8|Mux39~34 {} alu:inst8|Mux39~20 {} alu:inst8|Mux39~9 {} alu:inst8|Mux39~31 {} alu:inst8|Mux39~19 {} alu:inst8|d[7]~151 {} alu:inst8|d[7]~69 {} alu:inst8|d[6] {} } { 0.000ns 0.000ns 4.100ns 3.000ns 2.800ns 0.000ns 10.200ns 0.500ns 2.900ns 3.100ns 0.000ns 4.100ns 2.800ns 0.000ns 2.900ns 0.500ns 5.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.000ns 2.000ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_file:inst7\|8dffe:inst8\|36 alu:inst8\|d\[7\] clk 53.5 ns " "Info: Found hold time violation between source  pin or register \"reg_file:inst7\|8dffe:inst8\|36\" and destination pin or register \"alu:inst8\|d\[7\]\" for clock \"clk\" (Hold time is 53.5 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "71.900 ns + Largest " "Info: + Largest clock skew is 71.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 87.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 87.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC8_D14 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_D14; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 12.800 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_D26 17 " "Info: 3: + IC(3.000 ns) + CELL(1.400 ns) = 12.800 ns; Loc. = LC8_D26; Fanout = 17; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 28.200 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0 4 MEM EC8_D 1 " "Info: 4: + IC(2.800 ns) + CELL(12.600 ns) = 28.200 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 30.700 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\] 5 MEM EC8_D 28 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 30.700 ns; Loc. = EC8_D; Fanout = 28; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.200 ns) + CELL(2.700 ns) 43.600 ns reg_file:inst7\|mux_8:inst\|Mux7~0 6 COMB LC6_E40 1 " "Info: 6: + IC(10.200 ns) + CELL(2.700 ns) = 43.600 ns; Loc. = LC6_E40; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 46.800 ns reg_file:inst7\|mux_8:inst\|Mux7~1 7 COMB LC8_E40 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 46.800 ns; Loc. = LC8_E40; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 52.100 ns reg_file:inst7\|mux_8:inst\|Mux7~4 8 COMB LC1_E30 10 " "Info: 8: + IC(2.900 ns) + CELL(2.400 ns) = 52.100 ns; Loc. = LC1_E30; Fanout = 10; COMB Node = 'reg_file:inst7\|mux_8:inst\|Mux7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.000 ns) 57.200 ns alu:inst8\|Mux39~34 9 COMB LC1_E38 1 " "Info: 9: + IC(3.100 ns) + CELL(2.000 ns) = 57.200 ns; Loc. = LC1_E38; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 59.200 ns alu:inst8\|Mux39~20 10 COMB LC2_E38 1 " "Info: 10: + IC(0.000 ns) + CELL(2.000 ns) = 59.200 ns; Loc. = LC2_E38; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst8|Mux39~34 alu:inst8|Mux39~20 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.700 ns) 66.000 ns alu:inst8\|Mux39~9 11 COMB LC8_E11 1 " "Info: 11: + IC(4.100 ns) + CELL(2.700 ns) = 66.000 ns; Loc. = LC8_E11; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { alu:inst8|Mux39~20 alu:inst8|Mux39~9 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 70.500 ns alu:inst8\|Mux39~31 12 COMB LC1_E4 1 " "Info: 12: + IC(2.800 ns) + CELL(1.700 ns) = 70.500 ns; Loc. = LC1_E4; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { alu:inst8|Mux39~9 alu:inst8|Mux39~31 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 72.500 ns alu:inst8\|Mux39~19 13 COMB LC2_E4 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 72.500 ns; Loc. = LC2_E4; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst8|Mux39~31 alu:inst8|Mux39~19 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 78.100 ns alu:inst8\|d\[7\]~151 14 COMB LC3_E8 1 " "Info: 14: + IC(2.900 ns) + CELL(2.700 ns) = 78.100 ns; Loc. = LC3_E8; Fanout = 1; COMB Node = 'alu:inst8\|d\[7\]~151'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst8|Mux39~19 alu:inst8|d[7]~151 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 81.000 ns alu:inst8\|d\[7\]~69 15 COMB LC4_E8 8 " "Info: 15: + IC(0.500 ns) + CELL(2.400 ns) = 81.000 ns; Loc. = LC4_E8; Fanout = 8; COMB Node = 'alu:inst8\|d\[7\]~69'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst8|d[7]~151 alu:inst8|d[7]~69 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.700 ns) 87.700 ns alu:inst8\|d\[7\] 16 REG LC1_E20 3 " "Info: 16: + IC(4.000 ns) + CELL(2.700 ns) = 87.700 ns; Loc. = LC1_E20; Fanout = 3; REG Node = 'alu:inst8\|d\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { alu:inst8|d[7]~69 alu:inst8|d[7] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "46.800 ns ( 53.36 % ) " "Info: Total cell delay = 46.800 ns ( 53.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "40.900 ns ( 46.64 % ) " "Info: Total interconnect delay = 40.900 ns ( 46.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "87.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 alu:inst8|Mux39~20 alu:inst8|Mux39~9 alu:inst8|Mux39~31 alu:inst8|Mux39~19 alu:inst8|d[7]~151 alu:inst8|d[7]~69 alu:inst8|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "87.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] {} reg_file:inst7|mux_8:inst|Mux7~0 {} reg_file:inst7|mux_8:inst|Mux7~1 {} reg_file:inst7|mux_8:inst|Mux7~4 {} alu:inst8|Mux39~34 {} alu:inst8|Mux39~20 {} alu:inst8|Mux39~9 {} alu:inst8|Mux39~31 {} alu:inst8|Mux39~19 {} alu:inst8|d[7]~151 {} alu:inst8|d[7]~69 {} alu:inst8|d[7] {} } { 0.000ns 0.000ns 4.100ns 3.000ns 2.800ns 0.000ns 10.200ns 0.500ns 2.900ns 3.100ns 0.000ns 4.100ns 2.800ns 0.000ns 2.900ns 0.500ns 4.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.000ns 2.000ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk2 2 REG LC1_D14 208 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D14; Fanout = 208; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(0.000 ns) 15.800 ns reg_file:inst7\|8dffe:inst8\|36 3 REG LC4_E19 3 " "Info: 3: + IC(7.400 ns) + CELL(0.000 ns) = 15.800 ns; Loc. = LC4_E19; Fanout = 3; REG Node = 'reg_file:inst7\|8dffe:inst8\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { clock_splitter:inst2|out_clk2 reg_file:inst7|8dffe:inst8|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.22 % ) " "Info: Total cell delay = 4.300 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.500 ns ( 72.78 % ) " "Info: Total interconnect delay = 11.500 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { clk clock_splitter:inst2|out_clk2 reg_file:inst7|8dffe:inst8|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} reg_file:inst7|8dffe:inst8|36 {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "87.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 alu:inst8|Mux39~20 alu:inst8|Mux39~9 alu:inst8|Mux39~31 alu:inst8|Mux39~19 alu:inst8|d[7]~151 alu:inst8|d[7]~69 alu:inst8|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "87.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] {} reg_file:inst7|mux_8:inst|Mux7~0 {} reg_file:inst7|mux_8:inst|Mux7~1 {} reg_file:inst7|mux_8:inst|Mux7~4 {} alu:inst8|Mux39~34 {} alu:inst8|Mux39~20 {} alu:inst8|Mux39~9 {} alu:inst8|Mux39~31 {} alu:inst8|Mux39~19 {} alu:inst8|d[7]~151 {} alu:inst8|d[7]~69 {} alu:inst8|d[7] {} } { 0.000ns 0.000ns 4.100ns 3.000ns 2.800ns 0.000ns 10.200ns 0.500ns 2.900ns 3.100ns 0.000ns 4.100ns 2.800ns 0.000ns 2.900ns 0.500ns 4.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.000ns 2.000ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { clk clock_splitter:inst2|out_clk2 reg_file:inst7|8dffe:inst8|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} reg_file:inst7|8dffe:inst8|36 {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.000 ns - Shortest register register " "Info: - Shortest register to register delay is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_file:inst7\|8dffe:inst8\|36 1 REG LC4_E19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_E19; Fanout = 3; REG Node = 'reg_file:inst7\|8dffe:inst8\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_file:inst7|8dffe:inst8|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns reg_file:inst7\|mux_8:inst\|Mux0~3 2 COMB LC5_E19 6 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC5_E19; Fanout = 6; COMB Node = 'reg_file:inst7\|mux_8:inst\|Mux0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst7|8dffe:inst8|36 reg_file:inst7|mux_8:inst|Mux0~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 8.600 ns alu:inst8\|Mux36~15 3 COMB LC2_E18 1 " "Info: 3: + IC(2.700 ns) + CELL(2.700 ns) = 8.600 ns; Loc. = LC2_E18; Fanout = 1; COMB Node = 'alu:inst8\|Mux36~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { reg_file:inst7|mux_8:inst|Mux0~3 alu:inst8|Mux36~15 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 11.800 ns alu:inst8\|Mux36~16 4 COMB LC1_E18 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 11.800 ns; Loc. = LC1_E18; Fanout = 1; COMB Node = 'alu:inst8\|Mux36~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst8|Mux36~15 alu:inst8|Mux36~16 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 17.000 ns alu:inst8\|d\[7\] 5 REG LC1_E20 3 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 17.000 ns; Loc. = LC1_E20; Fanout = 3; REG Node = 'alu:inst8\|d\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst8|Mux36~16 alu:inst8|d[7] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.500 ns ( 61.76 % ) " "Info: Total cell delay = 10.500 ns ( 61.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.500 ns ( 38.24 % ) " "Info: Total interconnect delay = 6.500 ns ( 38.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { reg_file:inst7|8dffe:inst8|36 reg_file:inst7|mux_8:inst|Mux0~3 alu:inst8|Mux36~15 alu:inst8|Mux36~16 alu:inst8|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { reg_file:inst7|8dffe:inst8|36 {} reg_file:inst7|mux_8:inst|Mux0~3 {} alu:inst8|Mux36~15 {} alu:inst8|Mux36~16 {} alu:inst8|d[7] {} } { 0.000ns 0.500ns 2.700ns 0.500ns 2.800ns } { 0.000ns 2.700ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "87.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 alu:inst8|Mux39~20 alu:inst8|Mux39~9 alu:inst8|Mux39~31 alu:inst8|Mux39~19 alu:inst8|d[7]~151 alu:inst8|d[7]~69 alu:inst8|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "87.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] {} reg_file:inst7|mux_8:inst|Mux7~0 {} reg_file:inst7|mux_8:inst|Mux7~1 {} reg_file:inst7|mux_8:inst|Mux7~4 {} alu:inst8|Mux39~34 {} alu:inst8|Mux39~20 {} alu:inst8|Mux39~9 {} alu:inst8|Mux39~31 {} alu:inst8|Mux39~19 {} alu:inst8|d[7]~151 {} alu:inst8|d[7]~69 {} alu:inst8|d[7] {} } { 0.000ns 0.000ns 4.100ns 3.000ns 2.800ns 0.000ns 10.200ns 0.500ns 2.900ns 3.100ns 0.000ns 4.100ns 2.800ns 0.000ns 2.900ns 0.500ns 4.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.000ns 2.000ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { clk clock_splitter:inst2|out_clk2 reg_file:inst7|8dffe:inst8|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} reg_file:inst7|8dffe:inst8|36 {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { reg_file:inst7|8dffe:inst8|36 reg_file:inst7|mux_8:inst|Mux0~3 alu:inst8|Mux36~15 alu:inst8|Mux36~16 alu:inst8|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { reg_file:inst7|8dffe:inst8|36 {} reg_file:inst7|mux_8:inst|Mux0~3 {} alu:inst8|Mux36~15 {} alu:inst8|Mux36~16 {} alu:inst8|d[7] {} } { 0.000ns 0.500ns 2.700ns 0.500ns 2.800ns } { 0.000ns 2.700ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk write_data\[6\] alu:inst8\|d\[6\] 100.000 ns register " "Info: tco from clock \"clk\" to destination pin \"write_data\[6\]\" through register \"alu:inst8\|d\[6\]\" is 100.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 89.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 89.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC8_D14 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_D14; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 12.800 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_D26 17 " "Info: 3: + IC(3.000 ns) + CELL(1.400 ns) = 12.800 ns; Loc. = LC8_D26; Fanout = 17; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 28.200 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0 4 MEM EC8_D 1 " "Info: 4: + IC(2.800 ns) + CELL(12.600 ns) = 28.200 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 30.700 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\] 5 MEM EC8_D 28 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 30.700 ns; Loc. = EC8_D; Fanout = 28; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.200 ns) + CELL(2.700 ns) 43.600 ns reg_file:inst7\|mux_8:inst\|Mux7~0 6 COMB LC6_E40 1 " "Info: 6: + IC(10.200 ns) + CELL(2.700 ns) = 43.600 ns; Loc. = LC6_E40; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 46.800 ns reg_file:inst7\|mux_8:inst\|Mux7~1 7 COMB LC8_E40 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 46.800 ns; Loc. = LC8_E40; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 52.100 ns reg_file:inst7\|mux_8:inst\|Mux7~4 8 COMB LC1_E30 10 " "Info: 8: + IC(2.900 ns) + CELL(2.400 ns) = 52.100 ns; Loc. = LC1_E30; Fanout = 10; COMB Node = 'reg_file:inst7\|mux_8:inst\|Mux7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.000 ns) 57.200 ns alu:inst8\|Mux39~34 9 COMB LC1_E38 1 " "Info: 9: + IC(3.100 ns) + CELL(2.000 ns) = 57.200 ns; Loc. = LC1_E38; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 59.200 ns alu:inst8\|Mux39~20 10 COMB LC2_E38 1 " "Info: 10: + IC(0.000 ns) + CELL(2.000 ns) = 59.200 ns; Loc. = LC2_E38; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst8|Mux39~34 alu:inst8|Mux39~20 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.700 ns) 66.000 ns alu:inst8\|Mux39~9 11 COMB LC8_E11 1 " "Info: 11: + IC(4.100 ns) + CELL(2.700 ns) = 66.000 ns; Loc. = LC8_E11; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { alu:inst8|Mux39~20 alu:inst8|Mux39~9 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 70.500 ns alu:inst8\|Mux39~31 12 COMB LC1_E4 1 " "Info: 12: + IC(2.800 ns) + CELL(1.700 ns) = 70.500 ns; Loc. = LC1_E4; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { alu:inst8|Mux39~9 alu:inst8|Mux39~31 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 72.500 ns alu:inst8\|Mux39~19 13 COMB LC2_E4 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 72.500 ns; Loc. = LC2_E4; Fanout = 1; COMB Node = 'alu:inst8\|Mux39~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst8|Mux39~31 alu:inst8|Mux39~19 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 78.100 ns alu:inst8\|d\[7\]~151 14 COMB LC3_E8 1 " "Info: 14: + IC(2.900 ns) + CELL(2.700 ns) = 78.100 ns; Loc. = LC3_E8; Fanout = 1; COMB Node = 'alu:inst8\|d\[7\]~151'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst8|Mux39~19 alu:inst8|d[7]~151 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 81.000 ns alu:inst8\|d\[7\]~69 15 COMB LC4_E8 8 " "Info: 15: + IC(0.500 ns) + CELL(2.400 ns) = 81.000 ns; Loc. = LC4_E8; Fanout = 8; COMB Node = 'alu:inst8\|d\[7\]~69'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst8|d[7]~151 alu:inst8|d[7]~69 } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.700 ns) 89.300 ns alu:inst8\|d\[6\] 16 REG LC1_E32 3 " "Info: 16: + IC(5.600 ns) + CELL(2.700 ns) = 89.300 ns; Loc. = LC1_E32; Fanout = 3; REG Node = 'alu:inst8\|d\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { alu:inst8|d[7]~69 alu:inst8|d[6] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "46.800 ns ( 52.41 % ) " "Info: Total cell delay = 46.800 ns ( 52.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "42.500 ns ( 47.59 % ) " "Info: Total interconnect delay = 42.500 ns ( 47.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "89.300 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 alu:inst8|Mux39~20 alu:inst8|Mux39~9 alu:inst8|Mux39~31 alu:inst8|Mux39~19 alu:inst8|d[7]~151 alu:inst8|d[7]~69 alu:inst8|d[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "89.300 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] {} reg_file:inst7|mux_8:inst|Mux7~0 {} reg_file:inst7|mux_8:inst|Mux7~1 {} reg_file:inst7|mux_8:inst|Mux7~4 {} alu:inst8|Mux39~34 {} alu:inst8|Mux39~20 {} alu:inst8|Mux39~9 {} alu:inst8|Mux39~31 {} alu:inst8|Mux39~19 {} alu:inst8|d[7]~151 {} alu:inst8|d[7]~69 {} alu:inst8|d[6] {} } { 0.000ns 0.000ns 4.100ns 3.000ns 2.800ns 0.000ns 10.200ns 0.500ns 2.900ns 3.100ns 0.000ns 4.100ns 2.800ns 0.000ns 2.900ns 0.500ns 5.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.000ns 2.000ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.700 ns + Longest register pin " "Info: + Longest register to pin delay is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst8\|d\[6\] 1 REG LC1_E32 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E32; Fanout = 3; REG Node = 'alu:inst8\|d\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst8|d[6] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/alu/alu.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00021\|result_node~2 2 COMB LC2_E32 8 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC2_E32; Fanout = 8; COMB Node = 'ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00021\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst8|d[6] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00021|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(5.000 ns) 10.700 ns write_data\[6\] 3 PIN PIN_31 0 " "Info: 3: + IC(2.800 ns) + CELL(5.000 ns) = 10.700 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'write_data\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00021|result_node~2 write_data[6] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 112 3264 3440 128 "write_data\[7..0\]" "" } { 160 1560 1635 176 "write_data\[7..0\]" "" } { 104 2968 3088 120 "write_data\[7..0\]" "" } { 104 3192 3275 120 "write_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 69.16 % ) " "Info: Total cell delay = 7.400 ns ( 69.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 30.84 % ) " "Info: Total interconnect delay = 3.300 ns ( 30.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { alu:inst8|d[6] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00021|result_node~2 write_data[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { alu:inst8|d[6] {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00021|result_node~2 {} write_data[6] {} } { 0.000ns 0.500ns 2.800ns } { 0.000ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "89.300 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] reg_file:inst7|mux_8:inst|Mux7~0 reg_file:inst7|mux_8:inst|Mux7~1 reg_file:inst7|mux_8:inst|Mux7~4 alu:inst8|Mux39~34 alu:inst8|Mux39~20 alu:inst8|Mux39~9 alu:inst8|Mux39~31 alu:inst8|Mux39~19 alu:inst8|d[7]~151 alu:inst8|d[7]~69 alu:inst8|d[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "89.300 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[7] {} reg_file:inst7|mux_8:inst|Mux7~0 {} reg_file:inst7|mux_8:inst|Mux7~1 {} reg_file:inst7|mux_8:inst|Mux7~4 {} alu:inst8|Mux39~34 {} alu:inst8|Mux39~20 {} alu:inst8|Mux39~9 {} alu:inst8|Mux39~31 {} alu:inst8|Mux39~19 {} alu:inst8|d[7]~151 {} alu:inst8|d[7]~69 {} alu:inst8|d[6] {} } { 0.000ns 0.000ns 4.100ns 3.000ns 2.800ns 0.000ns 10.200ns 0.500ns 2.900ns 3.100ns 0.000ns 4.100ns 2.800ns 0.000ns 2.900ns 0.500ns 5.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.000ns 2.000ns 2.700ns 1.700ns 2.000ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { alu:inst8|d[6] ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00021|result_node~2 write_data[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { alu:inst8|d[6] {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00021|result_node~2 {} write_data[6] {} } { 0.000ns 0.500ns 2.800ns } { 0.000ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LED_reg\[1\] display\[0\] 31.800 ns Longest " "Info: Longest tpd from source pin \"LED_reg\[1\]\" to destination pin \"display\[0\]\" is 31.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns LED_reg\[1\] 1 PIN PIN_210 28 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 28; PIN Node = 'LED_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_reg[1] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -248 1760 1928 -232 "LED_reg\[2..0\]" "" } { 176 1568 1644 192 "LED_reg\[2..0\]" "" } { -256 1928 2004 -240 "LED_reg\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(2.700 ns) 13.700 ns reg_file:inst7\|mux_8:inst3\|Mux7~2 2 COMB LC5_E30 1 " "Info: 2: + IC(8.100 ns) + CELL(2.700 ns) = 13.700 ns; Loc. = LC5_E30; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst3\|Mux7~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { LED_reg[1] reg_file:inst7|mux_8:inst3|Mux7~2 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 16.600 ns reg_file:inst7\|mux_8:inst3\|Mux7~3 3 COMB LC3_E30 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 16.600 ns; Loc. = LC3_E30; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst3\|Mux7~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { reg_file:inst7|mux_8:inst3|Mux7~2 reg_file:inst7|mux_8:inst3|Mux7~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 22.300 ns reg_file:inst7\|mux_8:inst3\|Mux7~4 4 COMB LC3_E40 1 " "Info: 4: + IC(3.000 ns) + CELL(2.700 ns) = 22.300 ns; Loc. = LC3_E40; Fanout = 1; COMB Node = 'reg_file:inst7\|mux_8:inst3\|Mux7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { reg_file:inst7|mux_8:inst3|Mux7~3 reg_file:inst7|mux_8:inst3|Mux7~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(5.000 ns) 31.800 ns display\[0\] 5 PIN PIN_20 0 " "Info: 5: + IC(4.500 ns) + CELL(5.000 ns) = 31.800 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'display\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { reg_file:inst7|mux_8:inst3|Mux7~4 display[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -152 1864 2040 -136 "display\[7..0\]" "" } { 144 1888 1960 160 "display\[7..0\]" "" } { -160 1816 1885 -144 "display\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 49.37 % ) " "Info: Total cell delay = 15.700 ns ( 49.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.100 ns ( 50.63 % ) " "Info: Total interconnect delay = 16.100 ns ( 50.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.800 ns" { LED_reg[1] reg_file:inst7|mux_8:inst3|Mux7~2 reg_file:inst7|mux_8:inst3|Mux7~3 reg_file:inst7|mux_8:inst3|Mux7~4 display[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.800 ns" { LED_reg[1] {} LED_reg[1]~out {} reg_file:inst7|mux_8:inst3|Mux7~2 {} reg_file:inst7|mux_8:inst3|Mux7~3 {} reg_file:inst7|mux_8:inst3|Mux7~4 {} display[0] {} } { 0.000ns 0.000ns 8.100ns 0.500ns 3.000ns 4.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 12:53:36 2013 " "Info: Processing ended: Wed Dec 18 12:53:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
