/*
 * QEMU model of the PSX_CRL APB control registers for clock controller.
 *
 * Copyright (c) 2021 Xilinx Inc.
 *
 * Autogenerated by xregqemu.py 2021-04-09.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#include "qemu/osdep.h"
#include "hw/sysbus.h"
#include "hw/register.h"
#include "qemu/bitops.h"
#include "qemu/log.h"
#include "migration/vmstate.h"
#include "hw/irq.h"

#ifndef XILINX_PSX_CRL_ERR_DEBUG
#define XILINX_PSX_CRL_ERR_DEBUG 0
#endif

#define TYPE_XILINX_PSX_CRL "xlnx.psx_crl"

#define XILINX_PSX_CRL(obj) \
     OBJECT_CHECK(PSX_CRL, (obj), TYPE_XILINX_PSX_CRL)

REG32(ERR_CTRL, 0x0)
REG32(WPROT, 0x1c)
    FIELD(WPROT, ACTIVE, 0, 1)
REG32(RPLL_CTRL, 0x40)
    FIELD(RPLL_CTRL, POST_SRC, 24, 3)
    FIELD(RPLL_CTRL, PRE_SRC, 20, 3)
    FIELD(RPLL_CTRL, CLKOUTDIV, 16, 2)
    FIELD(RPLL_CTRL, FBDIV, 8, 8)
    FIELD(RPLL_CTRL, BYPASS, 3, 1)
    FIELD(RPLL_CTRL, RESET, 0, 1)
REG32(RPLL_CFG, 0x44)
    FIELD(RPLL_CFG, LOCK_DLY, 25, 7)
    FIELD(RPLL_CFG, LOCK_CNT, 13, 10)
    FIELD(RPLL_CFG, LFHF, 10, 2)
    FIELD(RPLL_CFG, CP, 5, 4)
    FIELD(RPLL_CFG, RES, 0, 4)
REG32(FLXPLL_CTRL, 0x50)
    FIELD(FLXPLL_CTRL, POST_SRC, 24, 3)
    FIELD(FLXPLL_CTRL, PRE_SRC, 20, 3)
    FIELD(FLXPLL_CTRL, CLKOUTDIV, 16, 2)
    FIELD(FLXPLL_CTRL, FBDIV, 8, 8)
    FIELD(FLXPLL_CTRL, BYPASS, 3, 1)
    FIELD(FLXPLL_CTRL, RESET, 0, 1)
REG32(FLXPLL_CFG, 0x54)
    FIELD(FLXPLL_CFG, LOCK_DLY, 25, 7)
    FIELD(FLXPLL_CFG, LOCK_CNT, 13, 10)
    FIELD(FLXPLL_CFG, LFHF, 10, 2)
    FIELD(FLXPLL_CFG, CP, 5, 4)
    FIELD(FLXPLL_CFG, RES, 0, 4)
REG32(PLL_STATUS, 0x60)
    FIELD(PLL_STATUS, FLXPLL_STABLE, 3, 1)
    FIELD(PLL_STATUS, RPLL_STABLE, 2, 1)
    FIELD(PLL_STATUS, FLXPLL_LOCK, 1, 1)
    FIELD(PLL_STATUS, RPLL_LOCK, 0, 1)
REG32(RPLL_TO_XPD_CTRL, 0x100)
    FIELD(RPLL_TO_XPD_CTRL, DIVISOR0, 8, 10)
REG32(LPX_TOP_SWITCH_CTRL, 0x104)
    FIELD(LPX_TOP_SWITCH_CTRL, CLKACT_ADMA, 26, 1)
    FIELD(LPX_TOP_SWITCH_CTRL, CLKACT, 25, 1)
    FIELD(LPX_TOP_SWITCH_CTRL, DIVISOR0, 8, 10)
    FIELD(LPX_TOP_SWITCH_CTRL, SRCSEL, 0, 3)
REG32(LPX_LSBUS_CLK_CTRL, 0x108)
    FIELD(LPX_LSBUS_CLK_CTRL, CLKACT, 25, 1)
    FIELD(LPX_LSBUS_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(LPX_LSBUS_CLK_CTRL, SRCSEL, 0, 3)
REG32(RPU_CLK_CTRL, 0x10c)
    FIELD(RPU_CLK_CTRL, CLKACT_OCM, 27, 1)
    FIELD(RPU_CLK_CTRL, CLKACT, 25, 1)
    FIELD(RPU_CLK_CTRL, CLKACT_CLUSTERA, 24, 1)
    FIELD(RPU_CLK_CTRL, CLKACT_CLUSTERB, 23, 1)
    FIELD(RPU_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(RPU_CLK_CTRL, SRCSEL, 0, 3)
REG32(IOU_SWITCH_CLK_CTRL, 0x114)
    FIELD(IOU_SWITCH_CLK_CTRL, CLKACT, 25, 1)
    FIELD(IOU_SWITCH_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(IOU_SWITCH_CLK_CTRL, SRCSEL, 0, 3)
REG32(GEM0_REF_CTRL, 0x118)
    FIELD(GEM0_REF_CTRL, CLKACT_RX, 27, 1)
    FIELD(GEM0_REF_CTRL, CLKACT_TX, 26, 1)
    FIELD(GEM0_REF_CTRL, CLKACT, 25, 1)
    FIELD(GEM0_REF_CTRL, DIVISOR0, 8, 10)
    FIELD(GEM0_REF_CTRL, SRCSEL, 0, 3)
REG32(GEM1_REF_CTRL, 0x11c)
    FIELD(GEM1_REF_CTRL, CLKACT_RX, 27, 1)
    FIELD(GEM1_REF_CTRL, CLKACT_TX, 26, 1)
    FIELD(GEM1_REF_CTRL, CLKACT, 25, 1)
    FIELD(GEM1_REF_CTRL, DIVISOR0, 8, 10)
    FIELD(GEM1_REF_CTRL, SRCSEL, 0, 3)
REG32(GEM_TSU_REF_CLK_CTRL, 0x120)
    FIELD(GEM_TSU_REF_CLK_CTRL, CLKACT, 25, 1)
    FIELD(GEM_TSU_REF_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(GEM_TSU_REF_CLK_CTRL, SRCSEL, 0, 3)
REG32(USB0_BUS_REF_CLK_CTRL, 0x124)
    FIELD(USB0_BUS_REF_CLK_CTRL, CLKACT, 25, 1)
    FIELD(USB0_BUS_REF_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(USB0_BUS_REF_CLK_CTRL, SRCSEL, 0, 3)
REG32(USB1_BUS_REF_CLK_CTRL, 0x128)
    FIELD(USB1_BUS_REF_CLK_CTRL, CLKACT, 25, 1)
    FIELD(USB1_BUS_REF_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(USB1_BUS_REF_CLK_CTRL, SRCSEL, 0, 3)
REG32(UART0_REF_CLK_CTRL, 0x12c)
    FIELD(UART0_REF_CLK_CTRL, CLKACT, 25, 1)
    FIELD(UART0_REF_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(UART0_REF_CLK_CTRL, SRCSEL, 0, 3)
REG32(UART1_REF_CLK_CTRL, 0x130)
    FIELD(UART1_REF_CLK_CTRL, CLKACT, 25, 1)
    FIELD(UART1_REF_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(UART1_REF_CLK_CTRL, SRCSEL, 0, 3)
REG32(SPI0_REF_CLK_CTRL, 0x134)
    FIELD(SPI0_REF_CLK_CTRL, CLKACT, 25, 1)
    FIELD(SPI0_REF_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(SPI0_REF_CLK_CTRL, SRCSEL, 0, 3)
REG32(SPI1_REF_CLK_CTRL, 0x138)
    FIELD(SPI1_REF_CLK_CTRL, CLKACT, 25, 1)
    FIELD(SPI1_REF_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(SPI1_REF_CLK_CTRL, SRCSEL, 0, 3)
REG32(CAN0_REF_2X_CTRL, 0x13c)
    FIELD(CAN0_REF_2X_CTRL, CLKACT, 25, 1)
    FIELD(CAN0_REF_2X_CTRL, DIVISOR0, 8, 10)
    FIELD(CAN0_REF_2X_CTRL, SRCSEL, 0, 3)
REG32(CAN1_REF_2X_CTRL, 0x140)
    FIELD(CAN1_REF_2X_CTRL, CLKACT, 25, 1)
    FIELD(CAN1_REF_2X_CTRL, DIVISOR0, 8, 10)
    FIELD(CAN1_REF_2X_CTRL, SRCSEL, 0, 3)
REG32(I3C0_REF_CTRL, 0x148)
    FIELD(I3C0_REF_CTRL, CLKACT, 25, 1)
    FIELD(I3C0_REF_CTRL, DIVISOR0, 8, 10)
    FIELD(I3C0_REF_CTRL, SRCSEL, 0, 3)
REG32(I3C1_REF_CTRL, 0x14c)
    FIELD(I3C1_REF_CTRL, CLKACT, 25, 1)
    FIELD(I3C1_REF_CTRL, DIVISOR0, 8, 10)
    FIELD(I3C1_REF_CTRL, SRCSEL, 0, 3)
REG32(DBG_LPX_CTRL, 0x150)
    FIELD(DBG_LPX_CTRL, CLKACT, 25, 1)
    FIELD(DBG_LPX_CTRL, DIVISOR0, 8, 10)
    FIELD(DBG_LPX_CTRL, SRCSEL, 0, 3)
REG32(TIMESTAMP_REF_CTRL, 0x154)
    FIELD(TIMESTAMP_REF_CTRL, CLKACT, 25, 1)
    FIELD(TIMESTAMP_REF_CTRL, DIVISOR0, 8, 10)
    FIELD(TIMESTAMP_REF_CTRL, SRCSEL, 0, 3)
REG32(SAFETY_CHK, 0x158)
REG32(PSM_CLK_CTRL, 0x15c)
    FIELD(PSM_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(PSM_CLK_CTRL, SRCSEL, 0, 3)
REG32(DBG_TSTMP_CLK_CTRL, 0x160)
    FIELD(DBG_TSTMP_CLK_CTRL, CLKACT, 25, 1)
    FIELD(DBG_TSTMP_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(DBG_TSTMP_CLK_CTRL, SRCSEL, 0, 3)
REG32(CPM_TOPSW_CLK_CTRL, 0x164)
    FIELD(CPM_TOPSW_CLK_CTRL, CLKACT, 25, 1)
    FIELD(CPM_TOPSW_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(CPM_TOPSW_CLK_CTRL, SRCSEL, 0, 3)
REG32(RCLK_CTRL, 0x1a0)
    FIELD(RCLK_CTRL, CLKACT, 8, 6)
    FIELD(RCLK_CTRL, SELECT, 0, 6)
REG32(WWDT_PLL_CLK_CTRL, 0x1a4)
    FIELD(WWDT_PLL_CLK_CTRL, DIVISOR0, 8, 10)
    FIELD(WWDT_PLL_CLK_CTRL, SRCSEL, 0, 3)
REG32(RST_RPU, 0x310)
    FIELD(RST_RPU, B_DBGRST, 21, 1)
    FIELD(RST_RPU, A_DBGRST, 20, 1)
    FIELD(RST_RPU, B_DCLS_TOPRESET, 19, 1)
    FIELD(RST_RPU, A_DCLS_TOPRESET, 18, 1)
    FIELD(RST_RPU, B_TOPRESET, 17, 1)
    FIELD(RST_RPU, A_TOPRESET, 16, 1)
    FIELD(RST_RPU, CORE1B_POR, 11, 1)
    FIELD(RST_RPU, CORE0B_POR, 10, 1)
    FIELD(RST_RPU, CORE1A_POR, 9, 1)
    FIELD(RST_RPU, CORE0A_POR, 8, 1)
    FIELD(RST_RPU, CORE1B_RESET, 3, 1)
    FIELD(RST_RPU, CORE0B_RESET, 2, 1)
    FIELD(RST_RPU, CORE1A_RESET, 1, 1)
    FIELD(RST_RPU, CORE0A_RESET, 0, 1)
REG32(RST_ADMA, 0x314)
    FIELD(RST_ADMA, RESET, 0, 1)
REG32(RST_GEM0, 0x318)
    FIELD(RST_GEM0, RESET, 0, 1)
REG32(RST_GEM1, 0x31c)
    FIELD(RST_GEM1, RESET, 0, 1)
REG32(RST_USB0, 0x324)
    FIELD(RST_USB0, RESET, 0, 1)
REG32(RST_USB1, 0x328)
    FIELD(RST_USB1, RESET, 0, 1)
REG32(RST_UART0, 0x32c)
    FIELD(RST_UART0, RESET, 0, 1)
REG32(RST_UART1, 0x330)
    FIELD(RST_UART1, RESET, 0, 1)
REG32(RST_SPI0, 0x334)
    FIELD(RST_SPI0, RESET, 0, 1)
REG32(RST_SPI1, 0x338)
    FIELD(RST_SPI1, RESET, 0, 1)
REG32(RST_CAN0, 0x33c)
    FIELD(RST_CAN0, RESET, 0, 1)
REG32(RST_CAN1, 0x340)
    FIELD(RST_CAN1, RESET, 0, 1)
REG32(RST_I3C0, 0x348)
    FIELD(RST_I3C0, RESET, 0, 1)
REG32(RST_I3C1, 0x34c)
    FIELD(RST_I3C1, RESET, 0, 1)
REG32(RST_DBG_LPX, 0x350)
    FIELD(RST_DBG_LPX, RESET_HSDP, 1, 1)
    FIELD(RST_DBG_LPX, RESET, 0, 1)
REG32(RST_GPIO, 0x354)
    FIELD(RST_GPIO, RESET, 0, 1)
REG32(RST_TTC, 0x358)
    FIELD(RST_TTC, TTC3_RESET, 3, 1)
    FIELD(RST_TTC, TTC2_RESET, 2, 1)
    FIELD(RST_TTC, TTC1_RESET, 1, 1)
    FIELD(RST_TTC, TTC0_RESET, 0, 1)
REG32(RST_TIMESTAMP, 0x35c)
    FIELD(RST_TIMESTAMP, RESET, 0, 1)
REG32(RST_SWDT, 0x360)
    FIELD(RST_SWDT, RESET, 0, 1)
REG32(RST_OCM, 0x364)
    FIELD(RST_OCM, RESET, 0, 1)
REG32(RST_IPI, 0x368)
    FIELD(RST_IPI, RESET, 0, 1)
REG32(RST_SYSMON, 0x36c)
    FIELD(RST_SYSMON, CFG_RST, 0, 1)
REG32(RST_FPX, 0x370)
    FIELD(RST_FPX, SRST, 1, 1)
    FIELD(RST_FPX, POR, 0, 1)
REG32(PSM_RST_MODE, 0x380)
    FIELD(PSM_RST_MODE, WAKEUP, 2, 1)
    FIELD(PSM_RST_MODE, RST_MODE, 0, 2)

#define PSX_CRL_R_MAX (R_PSM_RST_MODE + 1)

typedef struct PSX_CRL {
    SysBusDevice parent_obj;
    MemoryRegion iomem;

    qemu_irq rpu_rst[4];
    uint32_t regs[PSX_CRL_R_MAX];
    RegisterInfo regs_info[PSX_CRL_R_MAX];
} PSX_CRL;

#define PROPAGATE_GPIO(reg, f, irq) { \
    bool val = ARRAY_FIELD_EX32(s->regs, reg, f); \
    qemu_set_irq(irq, val); \
}

static void rst_rpu_postw(RegisterInfo *reg, uint64_t val)
{
    PSX_CRL *s = XILINX_PSX_CRL(reg->opaque);

    PROPAGATE_GPIO(RST_RPU, CORE0A_RESET, s->rpu_rst[0]);
    PROPAGATE_GPIO(RST_RPU, CORE1A_RESET, s->rpu_rst[1]);
    PROPAGATE_GPIO(RST_RPU, CORE0B_RESET, s->rpu_rst[2]);
    PROPAGATE_GPIO(RST_RPU, CORE1B_RESET, s->rpu_rst[3]);
}

static const RegisterAccessInfo psx_crl_regs_info[] = {
    {   .name = "ERR_CTRL",  .addr = A_ERR_CTRL,
        .reset = 0x1,
    },{ .name = "WPROT",  .addr = A_WPROT,
    },{ .name = "RPLL_CTRL",  .addr = A_RPLL_CTRL,
        .reset = 0x24809,
        .rsvd = 0xf88c00f6,
    },{ .name = "RPLL_CFG",  .addr = A_RPLL_CFG,
        .reset = 0x2000000,
        .rsvd = 0x1801210,
    },{ .name = "FLXPLL_CTRL",  .addr = A_FLXPLL_CTRL,
        .reset = 0x24809,
        .rsvd = 0xf88c00f6,
    },{ .name = "FLXPLL_CFG",  .addr = A_FLXPLL_CFG,
        .reset = 0x2000000,
        .rsvd = 0x1801210,
    },{ .name = "PLL_STATUS",  .addr = A_PLL_STATUS,
        .reset = 0xc,
        .rsvd = 0xf0,
        .ro = 0xf,
    },{ .name = "RPLL_TO_XPD_CTRL",  .addr = A_RPLL_TO_XPD_CTRL,
        .reset = 0x2000100,
        .rsvd = 0xfdfc00ff,
    },{ .name = "LPX_TOP_SWITCH_CTRL",  .addr = A_LPX_TOP_SWITCH_CTRL,
        .reset = 0x6000300,
        .rsvd = 0xf9fc00f8,
    },{ .name = "LPX_LSBUS_CLK_CTRL",  .addr = A_LPX_LSBUS_CLK_CTRL,
        .reset = 0x2000800,
        .rsvd = 0xfdfc00f8,
    },{ .name = "RPU_CLK_CTRL",  .addr = A_RPU_CLK_CTRL,
        .reset = 0xb800300,
        .rsvd = 0xe47c00f8,
    },{ .name = "IOU_SWITCH_CLK_CTRL",  .addr = A_IOU_SWITCH_CLK_CTRL,
        .reset = 0x2000500,
        .rsvd = 0xfdfc00f8,
    },{ .name = "GEM0_REF_CTRL",  .addr = A_GEM0_REF_CTRL,
        .reset = 0xe000a00,
        .rsvd = 0xf1fc00f8,
    },{ .name = "GEM1_REF_CTRL",  .addr = A_GEM1_REF_CTRL,
        .reset = 0xe000a00,
        .rsvd = 0xf1fc00f8,
    },{ .name = "GEM_TSU_REF_CLK_CTRL",  .addr = A_GEM_TSU_REF_CLK_CTRL,
        .reset = 0x300,
        .rsvd = 0xfdfc00f8,
    },{ .name = "USB0_BUS_REF_CLK_CTRL",  .addr = A_USB0_BUS_REF_CLK_CTRL,
        .reset = 0x2001900,
        .rsvd = 0xfdfc00f8,
    },{ .name = "USB1_BUS_REF_CLK_CTRL",  .addr = A_USB1_BUS_REF_CLK_CTRL,
        .reset = 0x2001900,
        .rsvd = 0xfdfc00f8,
    },{ .name = "UART0_REF_CLK_CTRL",  .addr = A_UART0_REF_CLK_CTRL,
        .reset = 0xc00,
        .rsvd = 0xfdfc00f8,
    },{ .name = "UART1_REF_CLK_CTRL",  .addr = A_UART1_REF_CLK_CTRL,
        .reset = 0xc00,
        .rsvd = 0xfdfc00f8,
    },{ .name = "SPI0_REF_CLK_CTRL",  .addr = A_SPI0_REF_CLK_CTRL,
        .reset = 0x600,
        .rsvd = 0xfdfc00f8,
    },{ .name = "SPI1_REF_CLK_CTRL",  .addr = A_SPI1_REF_CLK_CTRL,
        .reset = 0x600,
        .rsvd = 0xfdfc00f8,
    },{ .name = "CAN0_REF_2X_CTRL",  .addr = A_CAN0_REF_2X_CTRL,
        .reset = 0xc00,
        .rsvd = 0xfdfc00f8,
    },{ .name = "CAN1_REF_2X_CTRL",  .addr = A_CAN1_REF_2X_CTRL,
        .reset = 0xc00,
        .rsvd = 0xfdfc00f8,
    },{ .name = "I3C0_REF_CTRL",  .addr = A_I3C0_REF_CTRL,
        .reset = 0xc00,
        .rsvd = 0xfdfc00f8,
    },{ .name = "I3C1_REF_CTRL",  .addr = A_I3C1_REF_CTRL,
        .reset = 0xc00,
        .rsvd = 0xfdfc00f8,
    },{ .name = "DBG_LPX_CTRL",  .addr = A_DBG_LPX_CTRL,
        .reset = 0x300,
        .rsvd = 0xfdfc00f8,
    },{ .name = "TIMESTAMP_REF_CTRL",  .addr = A_TIMESTAMP_REF_CTRL,
        .reset = 0x2000c00,
        .rsvd = 0xfdfc00f8,
    },{ .name = "SAFETY_CHK",  .addr = A_SAFETY_CHK,
    },{ .name = "PSM_CLK_CTRL",  .addr = A_PSM_CLK_CTRL,
        .reset = 0xf04,
        .rsvd = 0xfffc00f8,
    },{ .name = "DBG_TSTMP_CLK_CTRL",  .addr = A_DBG_TSTMP_CLK_CTRL,
        .reset = 0x300,
        .rsvd = 0xfdfc00f8,
    },{ .name = "CPM_TOPSW_CLK_CTRL",  .addr = A_CPM_TOPSW_CLK_CTRL,
        .reset = 0x300,
        .rsvd = 0xfdfc00f8,
    },{ .name = "RCLK_CTRL",  .addr = A_RCLK_CTRL,
        .rsvd = 0xc0c0,
    },{ .name = "WWDT_PLL_CLK_CTRL",  .addr = A_WWDT_PLL_CLK_CTRL,
        .reset = 0xc00,
        .rsvd = 0xfffc00f8,
    },{ .name = "RST_RPU",  .addr = A_RST_RPU,
        .reset = 0x3f0f0f,
        .rsvd = 0xffc0f0f0,
        .post_write = rst_rpu_postw,
    },{ .name = "RST_ADMA",  .addr = A_RST_ADMA,
        .reset = 0x1,
    },{ .name = "RST_GEM0",  .addr = A_RST_GEM0,
        .reset = 0x1,
    },{ .name = "RST_GEM1",  .addr = A_RST_GEM1,
        .reset = 0x1,
    },{ .name = "RST_USB0",  .addr = A_RST_USB0,
        .reset = 0x1,
    },{ .name = "RST_USB1",  .addr = A_RST_USB1,
        .reset = 0x1,
    },{ .name = "RST_UART0",  .addr = A_RST_UART0,
        .reset = 0x1,
    },{ .name = "RST_UART1",  .addr = A_RST_UART1,
        .reset = 0x1,
    },{ .name = "RST_SPI0",  .addr = A_RST_SPI0,
        .reset = 0x1,
    },{ .name = "RST_SPI1",  .addr = A_RST_SPI1,
        .reset = 0x1,
    },{ .name = "RST_CAN0",  .addr = A_RST_CAN0,
        .reset = 0x1,
    },{ .name = "RST_CAN1",  .addr = A_RST_CAN1,
        .reset = 0x1,
    },{ .name = "RST_I3C0",  .addr = A_RST_I3C0,
        .reset = 0x1,
    },{ .name = "RST_I3C1",  .addr = A_RST_I3C1,
        .reset = 0x1,
    },{ .name = "RST_DBG_LPX",  .addr = A_RST_DBG_LPX,
        .reset = 0x3,
        .rsvd = 0xfc,
    },{ .name = "RST_GPIO",  .addr = A_RST_GPIO,
        .reset = 0x1,
    },{ .name = "RST_TTC",  .addr = A_RST_TTC,
        .reset = 0xf,
    },{ .name = "RST_TIMESTAMP",  .addr = A_RST_TIMESTAMP,
        .reset = 0x1,
    },{ .name = "RST_SWDT",  .addr = A_RST_SWDT,
        .reset = 0x1,
    },{ .name = "RST_OCM",  .addr = A_RST_OCM,
    },{ .name = "RST_IPI",  .addr = A_RST_IPI,
    },{ .name = "RST_SYSMON",  .addr = A_RST_SYSMON,
    },{ .name = "RST_FPX",  .addr = A_RST_FPX,
        .reset = 0x3,
    },{ .name = "PSM_RST_MODE",  .addr = A_PSM_RST_MODE,
        .reset = 0x1,
        .rsvd = 0xf8,
    }
};

static void psx_crl_reset_enter(Object *obj, ResetType type)
{
    PSX_CRL *s = XILINX_PSX_CRL(obj);
    unsigned int i;

    for (i = 0; i < ARRAY_SIZE(s->regs_info); ++i) {
        register_reset(&s->regs_info[i]);
    }
}

static const MemoryRegionOps psx_crl_ops = {
    .read = register_read_memory,
    .write = register_write_memory,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid = {
        .min_access_size = 4,
        .max_access_size = 4,
    },
};

static void psx_crl_realize(DeviceState *dev, Error **errp)
{
    PSX_CRL *s = XILINX_PSX_CRL(dev);

    qdev_init_gpio_out(dev, s->rpu_rst, 4);
}

static void psx_crl_init(Object *obj)
{
    PSX_CRL *s = XILINX_PSX_CRL(obj);
    SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
    RegisterInfoArray *reg_array;

    memory_region_init(&s->iomem, obj, TYPE_XILINX_PSX_CRL, PSX_CRL_R_MAX * 4);
    reg_array =
        register_init_block32(DEVICE(obj), psx_crl_regs_info,
                              ARRAY_SIZE(psx_crl_regs_info),
                              s->regs_info, s->regs,
                              &psx_crl_ops,
                              XILINX_PSX_CRL_ERR_DEBUG,
                              PSX_CRL_R_MAX * 4);
    memory_region_add_subregion(&s->iomem,
                                0x0,
                                &reg_array->mem);
    sysbus_init_mmio(sbd, &s->iomem);
}

static const VMStateDescription vmstate_psx_crl = {
    .name = TYPE_XILINX_PSX_CRL,
    .version_id = 1,
    .minimum_version_id = 1,
    .fields = (VMStateField[]) {
        VMSTATE_UINT32_ARRAY(regs, PSX_CRL, PSX_CRL_R_MAX),
        VMSTATE_END_OF_LIST(),
    }
};

static void psx_crl_class_init(ObjectClass *klass, void *data)
{
    ResettableClass *rc = RESETTABLE_CLASS(klass);
    DeviceClass *dc = DEVICE_CLASS(klass);

    dc->realize = psx_crl_realize;
    dc->vmsd = &vmstate_psx_crl;
    rc->phases.enter = psx_crl_reset_enter;
}

static const TypeInfo psx_crl_info = {
    .name          = TYPE_XILINX_PSX_CRL,
    .parent        = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(PSX_CRL),
    .class_init    = psx_crl_class_init,
    .instance_init = psx_crl_init,
};

static void psx_crl_register_types(void)
{
    type_register_static(&psx_crl_info);
}

type_init(psx_crl_register_types)
