Figure 7.20: The clocked RS ﬂip-ﬂop can be constructed from an RS ﬂip-ﬂop and two
additional gates, the schematic symbol for the static clocked RSFF and its truth table.