
---------- Begin Simulation Statistics ----------
final_tick                                 7531687500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    479                       # Simulator instruction rate (inst/s)
host_mem_usage                                7942108                       # Number of bytes of host memory used
host_op_rate                                      492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14277.47                       # Real time elapsed on the host
host_tick_rate                                 274505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6844182                       # Number of instructions simulated
sim_ops                                       7022691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003919                       # Number of seconds simulated
sim_ticks                                  3919233125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.786043                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  177139                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               186883                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                224                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4506                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            184437                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2965                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3553                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              588                       # Number of indirect misses.
system.cpu.branchPred.lookups                  219216                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11847                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          787                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1274060                       # Number of instructions committed
system.cpu.committedOps                       1303820                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.157152                       # CPI: cycles per instruction
system.cpu.discardedOps                         12982                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             719311                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86093                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           326595                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1392550                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316741                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      159                       # number of quiesce instructions executed
system.cpu.numCycles                          4022401                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       159                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  878485     67.38%     67.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1854      0.14%     67.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84396      6.47%     73.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339085     26.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1303820                       # Class of committed instruction
system.cpu.quiesceCycles                      2248372                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2629851                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          185                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        284288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107871                       # Transaction distribution
system.membus.trans_dist::ReadResp             109584                       # Transaction distribution
system.membus.trans_dist::WriteReq              36008                       # Transaction distribution
system.membus.trans_dist::WriteResp             36008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          330                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1439                       # Transaction distribution
system.membus.trans_dist::ReadExReq               227                       # Transaction distribution
system.membus.trans_dist::ReadExResp              228                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1462                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           251                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       289195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 573989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        93568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        93568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        62626                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9134626                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            426441                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000443                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021048                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  426252     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     189      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              426441                       # Request fanout histogram
system.membus.reqLayer6.occupancy           668916810                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7297875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4063656                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1377000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6653745                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          630828914                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            7443500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4718592                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       950272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma    133773109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma    133773109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    936411763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1203957981                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    535092436                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    668865545                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1203957981                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma    133773109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma    133773109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1471504199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    668865545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2407915962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       540672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       262144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       311296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma    133773109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    535092436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    668865545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    267546218                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    401319327                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    668865545                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma    133773109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3    802638654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    401319327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1337731090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       208896                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       208896                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       361289                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       361289                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          780                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          770                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5778                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       454656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       225280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       319488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       229376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1140370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1210                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      7274496                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      3604480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5111808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      3670016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     18161194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1650856375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1470323953                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    987977000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         25.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       133120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        65536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       173252                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       173252    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       173252                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    344780125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      6356992                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      9961472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1589248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1701888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1064960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1621998947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    401319327                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    250824579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    133773109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    133773109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2541689071                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    953133402                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1070184872                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2023318274                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2575132348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1471504199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    250824579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    133773109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    133773109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4565007344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4128768                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5636096                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2555904                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3080192                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5636096                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1032192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1079296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        96256                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       735232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    250824579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1053463233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    133773109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1438060922                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    652143906                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    785917015                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1438060922                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    250824579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1705607140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    919690124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2876121843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        93568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        94592                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        93568                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        93568                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1462                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1478                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23874058                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       261276                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24135334                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23874058                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23874058                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23874058                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       261276                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24135334                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      2686976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6910912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        21440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2118592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        41984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          335                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    685587184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    401319327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    401319327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    267546218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7560663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1763332718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5470458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    401319327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    133773109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            540562894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5470458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1086906511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    535092436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    401319327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    267546218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7560663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2303895612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     66415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     32643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000585605250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              201411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34384                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107982                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33103                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107982                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2061                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3343793060                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  538535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6171101810                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31045.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57295.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        43                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100287                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30603                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107982                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    106                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    906.998290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   791.623760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.631469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          447      4.50%      4.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          372      3.74%      8.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          180      1.81%     10.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          139      1.40%     11.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          181      1.82%     13.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      1.50%     14.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          126      1.27%     16.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          213      2.14%     18.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8132     81.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     230.162393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1019.836135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           433     92.52%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            7      1.50%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.21%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           12      2.56%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.43%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      1.07%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            4      0.85%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            2      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      70.756410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     37.851513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    149.600426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            339     72.44%     72.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            29      6.20%     78.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            33      7.05%     85.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           26      5.56%     91.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.21%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.21%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.64%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.64%     92.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           14      2.99%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      1.28%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.64%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.21%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.21%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      1.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6893248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2119296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6910848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2118592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1758.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       540.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1763.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    540.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3918971250                       # Total gap between requests
system.mem_ctrls.avgGap                      27777.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      2677696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1564864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1572864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        29248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        23168                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1571840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 683219373.432908535004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 399278111.326944828033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 401319326.979305386543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 267546217.986203610897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7462684.425030215643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5911360.529236188158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 401058051.375803232193                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 133773108.993101805449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        41984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          462                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          335                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2319640365                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1429203615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1440790555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    957035770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24431505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  30676247225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  48599762220                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  11209326000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55250.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58154.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58625.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58412.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52882.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  91570887.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1977529.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1368325.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1721995375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    212100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1987104125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 318                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           159                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     8838301.886792                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    4100017.481229                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       590500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16789500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             159                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6126397500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1405290000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       584730                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           584730                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       584730                       # number of overall hits
system.cpu.icache.overall_hits::total          584730                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1462                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1462                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1462                       # number of overall misses
system.cpu.icache.overall_misses::total          1462                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63603125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63603125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63603125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63603125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       586192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       586192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       586192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       586192                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002494                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002494                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002494                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002494                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43504.189466                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43504.189466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43504.189466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43504.189466                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61343625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61343625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61343625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61343625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002494                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002494                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002494                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002494                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41958.703830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41958.703830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41958.703830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41958.703830                       # average overall mshr miss latency
system.cpu.icache.replacements                   1294                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       584730                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          584730                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1462                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1462                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63603125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63603125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       586192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       586192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002494                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002494                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43504.189466                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43504.189466                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61343625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61343625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002494                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002494                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41958.703830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41958.703830                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           338.329679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               25198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1294                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.472952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   338.329679                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1173846                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1173846                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138782                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138782                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138782                       # number of overall hits
system.cpu.dcache.overall_hits::total          138782                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          693                       # number of overall misses
system.cpu.dcache.overall_misses::total           693                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     60067250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     60067250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     60067250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     60067250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       139475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       139475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004969                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86677.128427                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86677.128427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86677.128427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86677.128427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          330                       # number of writebacks
system.cpu.dcache.writebacks::total               330                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          215                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          215                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3591                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3591                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40379625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40379625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40379625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40379625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7593750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7593750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003427                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003427                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84476.202929                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84476.202929                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84476.202929                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84476.202929                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2114.661654                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2114.661654                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22609125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22609125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        85172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        85172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83737.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83737.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          351                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          351                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20393875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20393875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7593750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7593750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81250.498008                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81250.498008                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21634.615385                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21634.615385                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        53880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          53880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37458125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37458125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54303                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54303                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88553.486998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88553.486998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          196                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          196                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19985750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19985750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88042.951542                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88042.951542                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1451120750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1451120750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10343.869397                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10343.869397                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        62940                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        62940                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        77348                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        77348                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1433646310                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1433646310                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18535.014609                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 18535.014609                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.742571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7594                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               480                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.820833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.742571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          379                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1680683                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1680683                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7531687500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7531878125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    479                       # Simulator instruction rate (inst/s)
host_mem_usage                                7942108                       # Number of bytes of host memory used
host_op_rate                                      492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14277.56                       # Real time elapsed on the host
host_tick_rate                                 274516                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6844191                       # Number of instructions simulated
sim_ops                                       7022706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003919                       # Number of seconds simulated
sim_ticks                                  3919423750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.783027                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  177140                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               186890                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                225                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4508                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            184437                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2965                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3553                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              588                       # Number of indirect misses.
system.cpu.branchPred.lookups                  219225                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11849                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          787                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1274069                       # Number of instructions committed
system.cpu.committedOps                       1303835                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.157369                       # CPI: cycles per instruction
system.cpu.discardedOps                         12989                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             719333                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86093                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           326595                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1392803                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316719                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      159                       # number of quiesce instructions executed
system.cpu.numCycles                          4022706                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       159                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  878493     67.38%     67.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1854      0.14%     67.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84402      6.47%     73.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339085     26.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1303835                       # Class of committed instruction
system.cpu.quiesceCycles                      2248372                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2629903                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          185                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        284294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              107871                       # Transaction distribution
system.membus.trans_dist::ReadResp             109587                       # Transaction distribution
system.membus.trans_dist::WriteReq              36008                       # Transaction distribution
system.membus.trans_dist::WriteResp             36008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          331                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1441                       # Transaction distribution
system.membus.trans_dist::ReadExReq               227                       # Transaction distribution
system.membus.trans_dist::ReadExResp              228                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           253                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       140288                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        140288                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       281977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       289201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       280576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 573998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        93632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        93632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        62818                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9134882                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            426444                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000443                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021048                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  426255     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     189      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              426444                       # Request fanout histogram
system.membus.reqLayer6.occupancy           668927060                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7297875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4066281                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1377000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6665245                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy          630828914                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            7448500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4718592                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       950272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       606208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma    133766603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma    133766603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    936366220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1203899425                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    535066411                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    668833014                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1203899425                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma    133766603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma    133766603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1471432631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    668833014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2407798851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       540672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       262144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       311296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma    133766603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    535066411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    668833014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    267533206                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    401299808                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    668833014                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma    133766603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3    802599617                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    401299808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   1337666028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       208896                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       208896                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       361289                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       361289                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          780                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          770                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5778                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       454656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       225280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       319488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       229376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1140370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1210                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      7274496                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      3604480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5111808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      3670016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     18161194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1650856375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1470323953                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    987977000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         25.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       107520                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        32768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        32768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       133120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        65536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        49152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       280576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4259840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8978432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       173252                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       173252    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       173252                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    344780125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    570368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      6356992                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      9961472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      3735552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      7929856                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1589248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1701888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1064960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1621920059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    401299808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    250812380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma    133766603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma    133766603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2541565453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    953087045                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1070132822                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2023219867                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2575007104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1471432631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    250812380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma    133766603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma    133766603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4564785321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4128768                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5636096                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2555904                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3080192                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5636096                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1032192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1079296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        96256                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       735232                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    250812380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1053411997                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    133766603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1437990980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    652112189                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    785878791                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1437990980                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    250812380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1705524186                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    919645394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2875981960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        93632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        94656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        93632                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        93632                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1463                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1479                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23889226                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       261263                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24150489                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23889226                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23889226                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23889226                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       261263                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24150489                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      2686976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6911040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        21504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2118656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        41984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        16384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33104                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    685553839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    401299808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    401299808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    267533206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7592953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1763279615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5486521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    401299808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    133766603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            540552932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5486521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1086853648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    535066411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    401299808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    267533206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7592953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2303832547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     66415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     32643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     24576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000585605250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              201416                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34384                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107984                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33104                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2061                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3343793060                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  538545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6171154310                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31044.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57294.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        43                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100289                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30603                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107984                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33104                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   89306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    106                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    906.998290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   791.623760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.631469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          447      4.50%      4.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          372      3.74%      8.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          180      1.81%     10.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          139      1.40%     11.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          181      1.82%     13.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      1.50%     14.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          126      1.27%     16.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          213      2.14%     18.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8132     81.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     230.162393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1019.836135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           433     92.52%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            7      1.50%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.21%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           12      2.56%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.43%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      1.07%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            4      0.85%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            2      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      70.756410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     37.851513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    149.600426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            339     72.44%     72.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            29      6.20%     78.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            33      7.05%     85.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           26      5.56%     91.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.21%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.21%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.64%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.64%     92.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           14      2.99%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      1.28%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.64%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.21%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.21%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      1.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6893376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2119296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6910976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2118656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1758.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       540.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1763.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    540.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3919353750                       # Total gap between requests
system.mem_ctrls.avgGap                      27779.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      2677696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1564864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      1572864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      1048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        29376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        23168                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1571840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 683186144.391761779785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 399258692.046247899532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 401299808.422092676163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 267533205.614728480577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7494979.332102073357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5911073.024446515366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 401038545.525984585285                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 133766602.807364240289                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        41984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        24576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        16384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          336                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2319640365                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1429203615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   1440790555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma    957035770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     24484005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  30676247225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  48599762220                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  11209326000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     55250.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58154.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58625.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58412.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52767.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  91298354.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1977529.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1368325.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1721995375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    212100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1987294750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 318                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           159                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     8838301.886792                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    4100017.481229                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       590500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16789500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             159                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6126588125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1405290000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       584739                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           584739                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       584739                       # number of overall hits
system.cpu.icache.overall_hits::total          584739                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1463                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1463                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1463                       # number of overall misses
system.cpu.icache.overall_misses::total          1463                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63646250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63646250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63646250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63646250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       586202                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       586202                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       586202                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       586202                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002496                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002496                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002496                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002496                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43503.930280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43503.930280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43503.930280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43503.930280                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61385125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61385125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61385125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61385125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002496                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002496                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002496                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002496                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41958.390294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41958.390294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41958.390294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41958.390294                       # average overall mshr miss latency
system.cpu.icache.replacements                   1295                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       584739                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          584739                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1463                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1463                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63646250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63646250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       586202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       586202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002496                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002496                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43503.930280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43503.930280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61385125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61385125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41958.390294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41958.390294                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           338.329858                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2164026                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1637                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1321.946243                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   338.329858                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1173867                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1173867                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138786                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138786                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138786                       # number of overall hits
system.cpu.dcache.overall_hits::total          138786                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          695                       # number of overall misses
system.cpu.dcache.overall_misses::total           695                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     60187250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     60187250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     60187250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     60187250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       139481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       139481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139481                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004983                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004983                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86600.359712                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86600.359712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86600.359712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86600.359712                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.dcache.writebacks::total               331                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          215                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          215                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3591                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3591                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40497000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40497000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7593750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7593750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003441                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003441                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84368.750000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84368.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84368.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84368.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2114.661654                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2114.661654                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    477                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        84906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           84906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22729125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22729125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        85178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        85178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83562.959559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83562.959559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          351                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          351                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20511250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20511250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7593750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7593750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81072.134387                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81072.134387                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21634.615385                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21634.615385                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        53880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          53880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          423                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37458125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37458125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54303                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54303                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88553.486998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88553.486998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          196                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          196                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19985750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19985750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88042.951542                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88042.951542                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       140288                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1451120750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1451120750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10343.869397                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10343.869397                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        62940                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        62940                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        77348                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        77348                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1433646310                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1433646310                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18535.014609                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 18535.014609                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.742535                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              142954                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               993                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.961732                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.742535                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1680709                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1680709                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7531878125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
