Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_behav xil_defaultlib.tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'b' [C:/Users/sidko/OneDrive/Desktop/Github/SJSUWork/CMPE 124/Lab 4/CMPE124-Lab4/CMPE124-Lab4.srcs/sources_1/new/counter4Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.rca4
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.counter4Bit
Compiling module xil_defaultlib.tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_behav
