VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
d input std_input
wrenable input std_input
