#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ae7680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ae7810 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1ae0010 .functor NOT 1, L_0x1b183e0, C4<0>, C4<0>, C4<0>;
L_0x1b18140 .functor XOR 1, L_0x1b17fe0, L_0x1b180a0, C4<0>, C4<0>;
L_0x1b182d0 .functor XOR 1, L_0x1b18140, L_0x1b18200, C4<0>, C4<0>;
v0x1b15350_0 .net *"_ivl_10", 0 0, L_0x1b18200;  1 drivers
v0x1b15450_0 .net *"_ivl_12", 0 0, L_0x1b182d0;  1 drivers
v0x1b15530_0 .net *"_ivl_2", 0 0, L_0x1b17f40;  1 drivers
v0x1b155f0_0 .net *"_ivl_4", 0 0, L_0x1b17fe0;  1 drivers
v0x1b156d0_0 .net *"_ivl_6", 0 0, L_0x1b180a0;  1 drivers
v0x1b15800_0 .net *"_ivl_8", 0 0, L_0x1b18140;  1 drivers
v0x1b158e0_0 .var "clk", 0 0;
v0x1b15980_0 .net "f_dut", 0 0, L_0x1b17d50;  1 drivers
v0x1b15a20_0 .net "f_ref", 0 0, L_0x1b16b00;  1 drivers
v0x1b15ac0_0 .var/2u "stats1", 159 0;
v0x1b15b60_0 .var/2u "strobe", 0 0;
v0x1b15c00_0 .net "tb_match", 0 0, L_0x1b183e0;  1 drivers
v0x1b15cc0_0 .net "tb_mismatch", 0 0, L_0x1ae0010;  1 drivers
v0x1b15d80_0 .net "wavedrom_enable", 0 0, v0x1b13830_0;  1 drivers
v0x1b15e20_0 .net "wavedrom_title", 511 0, v0x1b138f0_0;  1 drivers
v0x1b15ef0_0 .net "x1", 0 0, v0x1b139b0_0;  1 drivers
v0x1b15f90_0 .net "x2", 0 0, v0x1b13a50_0;  1 drivers
v0x1b16140_0 .net "x3", 0 0, v0x1b13b40_0;  1 drivers
L_0x1b17f40 .concat [ 1 0 0 0], L_0x1b16b00;
L_0x1b17fe0 .concat [ 1 0 0 0], L_0x1b16b00;
L_0x1b180a0 .concat [ 1 0 0 0], L_0x1b17d50;
L_0x1b18200 .concat [ 1 0 0 0], L_0x1b16b00;
L_0x1b183e0 .cmp/eeq 1, L_0x1b17f40, L_0x1b182d0;
S_0x1ae79a0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1ae7810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1ad3e70 .functor NOT 1, v0x1b13b40_0, C4<0>, C4<0>, C4<0>;
L_0x1ae80c0 .functor AND 1, L_0x1ad3e70, v0x1b13a50_0, C4<1>, C4<1>;
L_0x1ae0080 .functor NOT 1, v0x1b139b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b163e0 .functor AND 1, L_0x1ae80c0, L_0x1ae0080, C4<1>, C4<1>;
L_0x1b164b0 .functor NOT 1, v0x1b13b40_0, C4<0>, C4<0>, C4<0>;
L_0x1b16520 .functor AND 1, L_0x1b164b0, v0x1b13a50_0, C4<1>, C4<1>;
L_0x1b165d0 .functor AND 1, L_0x1b16520, v0x1b139b0_0, C4<1>, C4<1>;
L_0x1b16690 .functor OR 1, L_0x1b163e0, L_0x1b165d0, C4<0>, C4<0>;
L_0x1b167f0 .functor NOT 1, v0x1b13a50_0, C4<0>, C4<0>, C4<0>;
L_0x1b16860 .functor AND 1, v0x1b13b40_0, L_0x1b167f0, C4<1>, C4<1>;
L_0x1b16980 .functor AND 1, L_0x1b16860, v0x1b139b0_0, C4<1>, C4<1>;
L_0x1b169f0 .functor OR 1, L_0x1b16690, L_0x1b16980, C4<0>, C4<0>;
L_0x1b16b70 .functor AND 1, v0x1b13b40_0, v0x1b13a50_0, C4<1>, C4<1>;
L_0x1b16be0 .functor AND 1, L_0x1b16b70, v0x1b139b0_0, C4<1>, C4<1>;
L_0x1b16b00 .functor OR 1, L_0x1b169f0, L_0x1b16be0, C4<0>, C4<0>;
v0x1ae0280_0 .net *"_ivl_0", 0 0, L_0x1ad3e70;  1 drivers
v0x1ae0320_0 .net *"_ivl_10", 0 0, L_0x1b16520;  1 drivers
v0x1ad3ee0_0 .net *"_ivl_12", 0 0, L_0x1b165d0;  1 drivers
v0x1b12190_0 .net *"_ivl_14", 0 0, L_0x1b16690;  1 drivers
v0x1b12270_0 .net *"_ivl_16", 0 0, L_0x1b167f0;  1 drivers
v0x1b123a0_0 .net *"_ivl_18", 0 0, L_0x1b16860;  1 drivers
v0x1b12480_0 .net *"_ivl_2", 0 0, L_0x1ae80c0;  1 drivers
v0x1b12560_0 .net *"_ivl_20", 0 0, L_0x1b16980;  1 drivers
v0x1b12640_0 .net *"_ivl_22", 0 0, L_0x1b169f0;  1 drivers
v0x1b127b0_0 .net *"_ivl_24", 0 0, L_0x1b16b70;  1 drivers
v0x1b12890_0 .net *"_ivl_26", 0 0, L_0x1b16be0;  1 drivers
v0x1b12970_0 .net *"_ivl_4", 0 0, L_0x1ae0080;  1 drivers
v0x1b12a50_0 .net *"_ivl_6", 0 0, L_0x1b163e0;  1 drivers
v0x1b12b30_0 .net *"_ivl_8", 0 0, L_0x1b164b0;  1 drivers
v0x1b12c10_0 .net "f", 0 0, L_0x1b16b00;  alias, 1 drivers
v0x1b12cd0_0 .net "x1", 0 0, v0x1b139b0_0;  alias, 1 drivers
v0x1b12d90_0 .net "x2", 0 0, v0x1b13a50_0;  alias, 1 drivers
v0x1b12e50_0 .net "x3", 0 0, v0x1b13b40_0;  alias, 1 drivers
S_0x1b12f90 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1ae7810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1b13770_0 .net "clk", 0 0, v0x1b158e0_0;  1 drivers
v0x1b13830_0 .var "wavedrom_enable", 0 0;
v0x1b138f0_0 .var "wavedrom_title", 511 0;
v0x1b139b0_0 .var "x1", 0 0;
v0x1b13a50_0 .var "x2", 0 0;
v0x1b13b40_0 .var "x3", 0 0;
E_0x1ae2560/0 .event negedge, v0x1b13770_0;
E_0x1ae2560/1 .event posedge, v0x1b13770_0;
E_0x1ae2560 .event/or E_0x1ae2560/0, E_0x1ae2560/1;
E_0x1ae22f0 .event negedge, v0x1b13770_0;
E_0x1acd9f0 .event posedge, v0x1b13770_0;
S_0x1b13270 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1b12f90;
 .timescale -12 -12;
v0x1b13470_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b13570 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1b12f90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b13c40 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1ae7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1b16e10 .functor NOT 1, v0x1b13b40_0, C4<0>, C4<0>, C4<0>;
L_0x1b16f90 .functor NOT 1, v0x1b13a50_0, C4<0>, C4<0>, C4<0>;
L_0x1b17130 .functor AND 1, L_0x1b16e10, L_0x1b16f90, C4<1>, C4<1>;
L_0x1b17240 .functor AND 1, L_0x1b17130, v0x1b139b0_0, C4<1>, C4<1>;
L_0x1b17440 .functor NOT 1, v0x1b13b40_0, C4<0>, C4<0>, C4<0>;
L_0x1b174b0 .functor AND 1, L_0x1b17440, v0x1b13a50_0, C4<1>, C4<1>;
L_0x1b175b0 .functor NOT 1, v0x1b139b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b17620 .functor AND 1, L_0x1b174b0, L_0x1b175b0, C4<1>, C4<1>;
L_0x1b17780 .functor OR 1, L_0x1b17240, L_0x1b17620, C4<0>, C4<0>;
L_0x1b17890 .functor NOT 1, v0x1b13a50_0, C4<0>, C4<0>, C4<0>;
L_0x1b17960 .functor AND 1, v0x1b13b40_0, L_0x1b17890, C4<1>, C4<1>;
L_0x1b179d0 .functor AND 1, L_0x1b17960, v0x1b139b0_0, C4<1>, C4<1>;
L_0x1b17b00 .functor OR 1, L_0x1b17780, L_0x1b179d0, C4<0>, C4<0>;
L_0x1b17c10 .functor AND 1, v0x1b13b40_0, v0x1b13a50_0, C4<1>, C4<1>;
L_0x1b17a90 .functor AND 1, L_0x1b17c10, v0x1b139b0_0, C4<1>, C4<1>;
L_0x1b17d50 .functor OR 1, L_0x1b17b00, L_0x1b17a90, C4<0>, C4<0>;
v0x1b13e50_0 .net *"_ivl_0", 0 0, L_0x1b16e10;  1 drivers
v0x1b13f30_0 .net *"_ivl_10", 0 0, L_0x1b174b0;  1 drivers
v0x1b14010_0 .net *"_ivl_12", 0 0, L_0x1b175b0;  1 drivers
v0x1b14100_0 .net *"_ivl_14", 0 0, L_0x1b17620;  1 drivers
v0x1b141e0_0 .net *"_ivl_16", 0 0, L_0x1b17780;  1 drivers
v0x1b14310_0 .net *"_ivl_18", 0 0, L_0x1b17890;  1 drivers
v0x1b143f0_0 .net *"_ivl_2", 0 0, L_0x1b16f90;  1 drivers
v0x1b144d0_0 .net *"_ivl_20", 0 0, L_0x1b17960;  1 drivers
v0x1b145b0_0 .net *"_ivl_22", 0 0, L_0x1b179d0;  1 drivers
v0x1b14720_0 .net *"_ivl_24", 0 0, L_0x1b17b00;  1 drivers
v0x1b14800_0 .net *"_ivl_26", 0 0, L_0x1b17c10;  1 drivers
v0x1b148e0_0 .net *"_ivl_28", 0 0, L_0x1b17a90;  1 drivers
v0x1b149c0_0 .net *"_ivl_4", 0 0, L_0x1b17130;  1 drivers
v0x1b14aa0_0 .net *"_ivl_6", 0 0, L_0x1b17240;  1 drivers
v0x1b14b80_0 .net *"_ivl_8", 0 0, L_0x1b17440;  1 drivers
v0x1b14c60_0 .net "f", 0 0, L_0x1b17d50;  alias, 1 drivers
v0x1b14d20_0 .net "x1", 0 0, v0x1b139b0_0;  alias, 1 drivers
v0x1b14ed0_0 .net "x2", 0 0, v0x1b13a50_0;  alias, 1 drivers
v0x1b14fc0_0 .net "x3", 0 0, v0x1b13b40_0;  alias, 1 drivers
S_0x1b15130 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1ae7810;
 .timescale -12 -12;
E_0x1ae27b0 .event anyedge, v0x1b15b60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b15b60_0;
    %nor/r;
    %assign/vec4 v0x1b15b60_0, 0;
    %wait E_0x1ae27b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b12f90;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b139b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b13a50_0, 0;
    %assign/vec4 v0x1b13b40_0, 0;
    %wait E_0x1ae22f0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1acd9f0;
    %load/vec4 v0x1b13b40_0;
    %load/vec4 v0x1b13a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b139b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b139b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b13a50_0, 0;
    %assign/vec4 v0x1b13b40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ae22f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b13570;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ae2560;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1b139b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b13a50_0, 0;
    %assign/vec4 v0x1b13b40_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ae7810;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b158e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b15b60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ae7810;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b158e0_0;
    %inv;
    %store/vec4 v0x1b158e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ae7810;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b13770_0, v0x1b15cc0_0, v0x1b16140_0, v0x1b15f90_0, v0x1b15ef0_0, v0x1b15a20_0, v0x1b15980_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ae7810;
T_7 ;
    %load/vec4 v0x1b15ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b15ac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b15ac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b15ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b15ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b15ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b15ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ae7810;
T_8 ;
    %wait E_0x1ae2560;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b15ac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b15ac0_0, 4, 32;
    %load/vec4 v0x1b15c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b15ac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b15ac0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b15ac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b15ac0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b15a20_0;
    %load/vec4 v0x1b15a20_0;
    %load/vec4 v0x1b15980_0;
    %xor;
    %load/vec4 v0x1b15a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b15ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b15ac0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b15ac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b15ac0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/truthtable1/iter8/response2/top_module.sv";
