Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 15:34:35 2023
| Host         : K4des running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_projet_methodology_drc_routed.rpt -pb top_level_projet_methodology_drc_routed.pb -rpx top_level_projet_methodology_drc_routed.rpx
| Design       : top_level_projet
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 11         |
| TIMING-20 | Warning  | Non-clocked latch              | 38         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTN_pause relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTN_play relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on miso relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rst relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rst_accel relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on PWM relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on mosi relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on sclk relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ss relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[10] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[11] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[12] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[13] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[14] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[15] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[16] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[17] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[4] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[5] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[6] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[7] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[8] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Control_servo/largeur/data_save_reg[9] cannot be properly analyzed as its control pin Control_servo/largeur/data_save_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Control_servo/registre/data_save_reg[0] cannot be properly analyzed as its control pin Control_servo/registre/data_save_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Control_servo/registre/data_save_reg[1] cannot be properly analyzed as its control pin Control_servo/registre/data_save_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Control_servo/registre/data_save_reg[2] cannot be properly analyzed as its control pin Control_servo/registre/data_save_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Control_servo/registre/data_save_reg[3] cannot be properly analyzed as its control pin Control_servo/registre/data_save_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Control_servo/registre/data_save_reg[4] cannot be properly analyzed as its control pin Control_servo/registre/data_save_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Control_servo/registre/data_save_reg[5] cannot be properly analyzed as its control pin Control_servo/registre/data_save_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Control_servo/registre/data_save_reg[6] cannot be properly analyzed as its control pin Control_servo/registre/data_save_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Control_servo/registre/data_save_reg[7] cannot be properly analyzed as its control pin Control_servo/registre/data_save_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch FSM1/data_in_save_reg[0] cannot be properly analyzed as its control pin FSM1/data_in_save_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch FSM1/data_in_save_reg[1] cannot be properly analyzed as its control pin FSM1/data_in_save_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch FSM1/data_in_save_reg[2] cannot be properly analyzed as its control pin FSM1/data_in_save_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch FSM1/data_in_save_reg[3] cannot be properly analyzed as its control pin FSM1/data_in_save_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch FSM1/data_in_save_reg[4] cannot be properly analyzed as its control pin FSM1/data_in_save_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch FSM1/data_in_save_reg[5] cannot be properly analyzed as its control pin FSM1/data_in_save_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch FSM1/data_in_save_reg[6] cannot be properly analyzed as its control pin FSM1/data_in_save_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch FSM1/data_in_save_reg[7] cannot be properly analyzed as its control pin FSM1/data_in_save_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch FSM1/data_out_reg[0] cannot be properly analyzed as its control pin FSM1/data_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch FSM1/data_out_reg[1] cannot be properly analyzed as its control pin FSM1/data_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch FSM1/data_out_reg[2] cannot be properly analyzed as its control pin FSM1/data_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch FSM1/data_out_reg[3] cannot be properly analyzed as its control pin FSM1/data_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch FSM1/data_out_reg[4] cannot be properly analyzed as its control pin FSM1/data_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch FSM1/data_out_reg[5] cannot be properly analyzed as its control pin FSM1/data_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch FSM1/data_out_reg[6] cannot be properly analyzed as its control pin FSM1/data_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch FSM1/data_out_reg[7] cannot be properly analyzed as its control pin FSM1/data_out_reg[7]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 38 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


