# Reading pref.tcl
# do restPara_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo {C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:16 on Aug 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo" C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara.sv 
# -- Compiling module restPara
# 
# Top level modules:
# 	restPara
# End time: 13:11:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo {C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:16 on Aug 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo" C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv 
# -- Compiling module restPara_tb
# 
# Top level modules:
# 	restPara_tb
# End time: 13:11:16 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.restPara_tb
# vsim work.restPara_tb 
# Start time: 13:11:20 on Aug 01,2024
# Loading sv_std.std
# Loading work.restPara_tb
# Loading work.restPara
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'wq'. The port definition is at: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /restPara_tb/rest File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/restPara_tb.sv Line: 10
add wave -position end  sim:/restPara_tb/clk
add wave -position end  sim:/restPara_tb/reset
add wave -position end  sim:/restPara_tb/wq
add wave -position end  sim:/restPara_tb/we
add wave -position 2  sim:/restPara_tb/q
run -all
# End time: 13:14:14 on Aug 01,2024, Elapsed time: 0:02:54
# Errors: 0, Warnings: 1
