//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0
// _ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0 has been demoted
// _ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E8red_buf2 has been demoted

.visible .entry Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0(
	.param .u64 Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0_param_0,
	.param .u64 Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0_param_1,
	.param .u64 Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0_param_2,
	.param .u64 Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0_param_3,
	.param .u64 Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0_param_4
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<63>;
	.reg .b64 	%rd<16>;
	// demoted variable
	.shared .align 4 .f32 _ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0;
	// demoted variable
	.shared .align 4 .b8 _ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E8red_buf2[4096];

	ld.param.u64 	%rd1, [Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0_param_4];
	mov.u32 	%r3, %tid.x;
	setp.ne.s32	%p3, %r3, 0;
	@%p3 bra 	BB0_2;

	mov.u32 	%r4, 0;
	st.shared.u32 	[_ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0], %r4;

BB0_2:
	bar.sync 	0;
	mov.u32 	%r5, %ctaid.x;
	shl.b32 	%r6, %r5, 11;
	cvta.to.global.u64 	%rd5, %rd1;
	ld.global.nc.f32 	%f1, [%rd5];
	add.s32 	%r8, %r3, %r6;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r8, 2;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.u16 	%rs1, [%rd8];
	// inline asm
	{  cvt.f32.f16 %f3, %rs1;}

	// inline asm
	mul.f32 	%f7, %f3, %f1;
	// inline asm
	{  cvt.f32.f16 %f4, %rs1;}

	// inline asm
	mul.f32 	%f8, %f1, %f4;
	mul.f32 	%f9, %f7, %f8;
	add.f32 	%f10, %f9, 0f00000000;
	sub.f32 	%f11, %f10, %f9;
	ld.global.nc.u16 	%rs3, [%rd8+2048];
	// inline asm
	{  cvt.f32.f16 %f5, %rs3;}

	// inline asm
	mul.f32 	%f12, %f5, %f1;
	// inline asm
	{  cvt.f32.f16 %f6, %rs3;}

	// inline asm
	mul.f32 	%f13, %f1, %f6;
	mul.f32 	%f14, %f12, %f13;
	sub.f32 	%f15, %f14, %f11;
	add.f32 	%f16, %f10, %f15;
	mov.u32 	%r9, %tid.y;
	mov.u32 	%r10, %ntid.x;
	mad.lo.s32 	%r1, %r9, %r10, %r3;
	shl.b32 	%r11, %r1, 2;
	mov.u32 	%r12, _ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E8red_buf2;
	add.s32 	%r2, %r12, %r11;
	st.shared.f32 	[%r2], %f16;
	bar.sync 	0;
	setp.gt.s32	%p4, %r1, 511;
	@%p4 bra 	BB0_4;

	ld.shared.f32 	%f17, [%r2];
	ld.shared.f32 	%f18, [%r2+2048];
	add.f32 	%f19, %f17, %f18;
	st.shared.f32 	[%r2], %f19;

BB0_4:
	bar.sync 	0;
	setp.gt.s32	%p5, %r1, 255;
	@%p5 bra 	BB0_6;

	ld.shared.f32 	%f20, [%r2];
	ld.shared.f32 	%f21, [%r2+1024];
	add.f32 	%f22, %f20, %f21;
	st.shared.f32 	[%r2], %f22;

BB0_6:
	bar.sync 	0;
	setp.gt.s32	%p6, %r1, 127;
	@%p6 bra 	BB0_8;

	ld.shared.f32 	%f23, [%r2];
	ld.shared.f32 	%f24, [%r2+512];
	add.f32 	%f25, %f23, %f24;
	st.shared.f32 	[%r2], %f25;

BB0_8:
	bar.sync 	0;
	setp.gt.s32	%p7, %r1, 63;
	@%p7 bra 	BB0_10;

	ld.shared.f32 	%f26, [%r2];
	ld.shared.f32 	%f27, [%r2+256];
	add.f32 	%f28, %f26, %f27;
	st.shared.f32 	[%r2], %f28;

BB0_10:
	bar.sync 	0;
	setp.gt.s32	%p8, %r1, 31;
	@%p8 bra 	BB0_12;

	ld.shared.f32 	%f29, [%r2];
	ld.shared.f32 	%f30, [%r2+128];
	add.f32 	%f31, %f29, %f30;
	st.shared.f32 	[%r2], %f31;

BB0_12:
	setp.lt.s32	%p1, %r1, 32;
	bar.sync 	0;
	@!%p1 bra 	BB0_15;
	bra.uni 	BB0_13;

BB0_13:
	ld.shared.f32 	%f32, [%r2];
	mov.b32 	 %r33, %f32;
	mov.u32 	%r34, 2;
	mov.u32 	%r35, 31;
	mov.u32 	%r36, 16;
	mov.u32 	%r37, -1;
	shfl.sync.down.b32 	%r38|%p9, %r33, %r36, %r35, %r37;
	mov.b32 	 %f33, %r38;
	add.f32 	%f34, %f32, %f33;
	mov.b32 	 %r39, %f34;
	mov.u32 	%r40, 8;
	shfl.sync.down.b32 	%r41|%p10, %r39, %r40, %r35, %r37;
	mov.b32 	 %f35, %r41;
	add.f32 	%f36, %f34, %f35;
	mov.b32 	 %r42, %f36;
	mov.u32 	%r43, 4;
	shfl.sync.down.b32 	%r44|%p11, %r42, %r43, %r35, %r37;
	mov.b32 	 %f37, %r44;
	add.f32 	%f38, %f36, %f37;
	mov.b32 	 %r45, %f38;
	shfl.sync.down.b32 	%r46|%p12, %r45, %r34, %r35, %r37;
	mov.b32 	 %f39, %r46;
	add.f32 	%f40, %f38, %f39;
	mov.b32 	 %r47, %f40;
	mov.u32 	%r48, 1;
	shfl.sync.down.b32 	%r49|%p13, %r47, %r48, %r35, %r37;
	mov.b32 	 %f41, %r49;
	add.f32 	%f2, %f40, %f41;
	setp.ne.s32	%p14, %r1, 0;
	@%p14 bra 	BB0_15;

	st.shared.f32 	[_ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E8red_buf2], %f2;

BB0_15:
	bar.sync 	0;
	setp.ne.s32	%p15, %r1, 0;
	@%p15 bra 	BB0_17;

	ld.shared.f32 	%f42, [_ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0];
	ld.shared.f32 	%f43, [_ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E8red_buf2];
	add.f32 	%f44, %f42, %f43;
	st.shared.f32 	[_ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0], %f44;

BB0_17:
	setp.eq.s32	%p2, %r3, 0;
	bar.sync 	0;
	@!%p2 bra 	BB0_19;
	bra.uni 	BB0_18;

BB0_18:
	ld.shared.f32 	%f45, [_ZZ67Fused_Cast_Mul_Mul_ReduceSum_Mul_split_14350645141340923128_kernel0E89T_multiply_T_multiply_T_cast_input_0_input_2_T_multiply_T_cast_input_0_input_2_red_shared$0];
	cvta.to.global.u64 	%rd9, %rd3;
	atom.global.add.f32 	%f46, [%rd9], %f45;

BB0_19:
	bar.sync 	0;
	ld.global.nc.u16 	%rs5, [%rd8];
	// inline asm
	{  cvt.f32.f16 %f47, %rs5;}

	// inline asm
	mul.f32 	%f49, %f47, %f1;
	mul.f32 	%f50, %f49, 0f40A00000;
	cvta.to.global.u64 	%rd13, %rd4;
	mul.wide.s32 	%rd14, %r8, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.f32 	[%rd15], %f50;
	ld.global.nc.u16 	%rs6, [%rd8+2048];
	// inline asm
	{  cvt.f32.f16 %f48, %rs6;}

	// inline asm
	mul.f32 	%f51, %f48, %f1;
	mul.f32 	%f52, %f51, 0f40A00000;
	st.global.f32 	[%rd15+4096], %f52;
	ret;
}


