{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732825272758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732825272770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 15:21:12 2024 " "Processing started: Thu Nov 28 15:21:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732825272770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825272770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c instructionLoad " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c instructionLoad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825272770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732825273749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732825273749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "rtl/dataMemory.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825285372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825285372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_idle TX_IDLE serial_comm.v(20) " "Verilog HDL Declaration information at serial_comm.v(20): object \"tx_idle\" differs only in case from object \"TX_IDLE\" in the same scope" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732825285411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serial_comm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serial_comm.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_comm " "Found entity 1: serial_comm" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825285416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825285416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825285484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825285484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ascii_to_bits_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ascii_to_bits_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_bits_converter " "Found entity 1: ascii_to_bits_converter" {  } { { "rtl/ascii_to_bits_converter.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/ascii_to_bits_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825285538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825285538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "rtl/registerFile.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825285589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825285589 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionDecoder.v(235) " "Verilog HDL information at instructionDecoder.v(235): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 235 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732825285652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825285659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825285659 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/controlUnit.v " "Can't analyze file -- file rtl/controlUnit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1732825285669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlALU " "Found entity 1: controlALU" {  } { { "rtl/controlALU.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/controlALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825285721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825285721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructionfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructionfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetch " "Found entity 1: instructionFetch" {  } { { "rtl/instructionFetch.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825285794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825285794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructionload.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructionload.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionLoad " "Found entity 1: instructionLoad" {  } { { "rtl/instructionLoad.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionLoad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732825285833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825285833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732825285998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_ready_latched DE10_LITE_Golden_Top.v(155) " "Verilog HDL or VHDL warning at DE10_LITE_Golden_Top.v(155): object \"rx_ready_latched\" assigned a value but never read" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825285999 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286007 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286007 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(61) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(61) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286007 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(64) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(64) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286007 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(67) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(67) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286007 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(70) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(70) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286008 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(73) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(73) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286008 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(76) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(76) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286008 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] DE10_LITE_Golden_Top.v(86) " "Output port \"LEDR\[5\]\" at DE10_LITE_Golden_Top.v(86) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286008 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286008 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286008 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286008 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286009 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286009 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286009 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286009 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286009 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286009 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286009 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286009 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286009 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286009 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286010 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286010 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_comm serial_comm:serial_comm_inst " "Elaborating entity \"serial_comm\" for hierarchy \"serial_comm:serial_comm_inst\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "serial_comm_inst" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732825286142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 serial_comm.v(53) " "Verilog HDL assignment warning at serial_comm.v(53): truncated value with size 32 to match size of target (1)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 serial_comm.v(71) " "Verilog HDL assignment warning at serial_comm.v(71): truncated value with size 32 to match size of target (16)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serial_comm.v(111) " "Verilog HDL assignment warning at serial_comm.v(111): truncated value with size 32 to match size of target (5)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial_comm.v(118) " "Verilog HDL assignment warning at serial_comm.v(118): truncated value with size 32 to match size of target (3)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serial_comm.v(123) " "Verilog HDL assignment warning at serial_comm.v(123): truncated value with size 32 to match size of target (5)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 serial_comm.v(140) " "Verilog HDL assignment warning at serial_comm.v(140): truncated value with size 32 to match size of target (1)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 serial_comm.v(152) " "Verilog HDL assignment warning at serial_comm.v(152): truncated value with size 32 to match size of target (1)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_comm.v(161) " "Verilog HDL assignment warning at serial_comm.v(161): truncated value with size 32 to match size of target (4)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 serial_comm.v(163) " "Verilog HDL assignment warning at serial_comm.v(163): truncated value with size 32 to match size of target (1)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serial_comm.v(167) " "Verilog HDL assignment warning at serial_comm.v(167): truncated value with size 32 to match size of target (5)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 serial_comm.v(171) " "Verilog HDL assignment warning at serial_comm.v(171): truncated value with size 32 to match size of target (1)" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286164 "|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_bits_converter ascii_to_bits_converter:test " "Elaborating entity \"ascii_to_bits_converter\" for hierarchy \"ascii_to_bits_converter:test\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "test" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732825286173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ascii_to_bits_converter.v(25) " "Verilog HDL assignment warning at ascii_to_bits_converter.v(25): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ascii_to_bits_converter.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/ascii_to_bits_converter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286187 "|DE10_LITE_Golden_Top|ascii_to_bits_converter:test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ascii_to_bits_converter.v(29) " "Verilog HDL assignment warning at ascii_to_bits_converter.v(29): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ascii_to_bits_converter.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/ascii_to_bits_converter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286187 "|DE10_LITE_Golden_Top|ascii_to_bits_converter:test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionLoad instructionLoad:il " "Elaborating entity \"instructionLoad\" for hierarchy \"instructionLoad:il\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "il" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732825286197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionFetch instructionFetch:if1 " "Elaborating entity \"instructionFetch\" for hierarchy \"instructionFetch:if1\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "if1" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732825286219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_load_instruction instructionFetch.v(18) " "Verilog HDL or VHDL warning at instructionFetch.v(18): object \"r_load_instruction\" assigned a value but never read" {  } { { "rtl/instructionFetch.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286222 "|DE10_LITE_Golden_Top|instructionFetch:if1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_prev_prog_counter instructionFetch.v(30) " "Verilog HDL or VHDL warning at instructionFetch.v(30): object \"r_prev_prog_counter\" assigned a value but never read" {  } { { "rtl/instructionFetch.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286222 "|DE10_LITE_Golden_Top|instructionFetch:if1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_is_fetch_enabled instructionFetch.v(32) " "Verilog HDL or VHDL warning at instructionFetch.v(32): object \"r_is_fetch_enabled\" assigned a value but never read" {  } { { "rtl/instructionFetch.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286223 "|DE10_LITE_Golden_Top|instructionFetch:if1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instructionFetch.v(74) " "Verilog HDL Case Statement warning at instructionFetch.v(74): incomplete case statement has no default case item" {  } { { "rtl/instructionFetch.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 74 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1732825286257 "|DE10_LITE_Golden_Top|instructionFetch:if1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 instructionFetch.v(288) " "Verilog HDL assignment warning at instructionFetch.v(288): truncated value with size 4 to match size of target (1)" {  } { { "rtl/instructionFetch.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732825286261 "|DE10_LITE_Golden_Top|instructionFetch:if1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecoder instructionDecoder:id1 " "Elaborating entity \"instructionDecoder\" for hierarchy \"instructionDecoder:id1\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "id1" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732825286412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_fin_flag instructionDecoder.v(53) " "Verilog HDL or VHDL warning at instructionDecoder.v(53): object \"r_fin_flag\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286436 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ex_op_code instructionDecoder.v(65) " "Verilog HDL or VHDL warning at instructionDecoder.v(65): object \"r_ex_op_code\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286436 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rd instructionDecoder.v(66) " "Verilog HDL or VHDL warning at instructionDecoder.v(66): object \"ex_rd\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286436 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_funct3 instructionDecoder.v(67) " "Verilog HDL or VHDL warning at instructionDecoder.v(67): object \"ex_funct3\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rs1 instructionDecoder.v(68) " "Verilog HDL or VHDL warning at instructionDecoder.v(68): object \"ex_rs1\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rs2 instructionDecoder.v(69) " "Verilog HDL or VHDL warning at instructionDecoder.v(69): object \"ex_rs2\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_funct7 instructionDecoder.v(70) " "Verilog HDL or VHDL warning at instructionDecoder.v(70): object \"ex_funct7\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_imm instructionDecoder.v(71) " "Verilog HDL or VHDL warning at instructionDecoder.v(71): object \"ex_imm\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ex_hold_op_code instructionDecoder.v(78) " "Verilog HDL or VHDL warning at instructionDecoder.v(78): object \"r_ex_hold_op_code\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_hold_rd instructionDecoder.v(79) " "Verilog HDL or VHDL warning at instructionDecoder.v(79): object \"ex_hold_rd\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_hold_funct3 instructionDecoder.v(80) " "Verilog HDL or VHDL warning at instructionDecoder.v(80): object \"ex_hold_funct3\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_hold_rs1 instructionDecoder.v(81) " "Verilog HDL or VHDL warning at instructionDecoder.v(81): object \"ex_hold_rs1\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_hold_rs2 instructionDecoder.v(82) " "Verilog HDL or VHDL warning at instructionDecoder.v(82): object \"ex_hold_rs2\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_hold_funct7 instructionDecoder.v(83) " "Verilog HDL or VHDL warning at instructionDecoder.v(83): object \"ex_hold_funct7\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_hold_imm instructionDecoder.v(84) " "Verilog HDL or VHDL warning at instructionDecoder.v(84): object \"ex_hold_imm\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG_FLAG instructionDecoder.v(85) " "Verilog HDL or VHDL warning at instructionDecoder.v(85): object \"DEBUG_FLAG\" assigned a value but never read" {  } { { "rtl/instructionDecoder.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionDecoder.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286437 "|DE10_LITE_Golden_Top|instructionDecoder:id1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlALU controlALU:al1 " "Elaborating entity \"controlALU\" for hierarchy \"controlALU:al1\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "al1" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732825286445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ex_ready controlALU.v(23) " "Verilog HDL or VHDL warning at controlALU.v(23): object \"r_ex_ready\" assigned a value but never read" {  } { { "rtl/controlALU.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/controlALU.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286470 "|DE10_LITE_Golden_Top|controlALU:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ex_ready_delay controlALU.v(26) " "Verilog HDL or VHDL warning at controlALU.v(26): object \"r_ex_ready_delay\" assigned a value but never read" {  } { { "rtl/controlALU.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/controlALU.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286470 "|DE10_LITE_Golden_Top|controlALU:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG_FLAG controlALU.v(41) " "Verilog HDL or VHDL warning at controlALU.v(41): object \"DEBUG_FLAG\" assigned a value but never read" {  } { { "rtl/controlALU.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/controlALU.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286470 "|DE10_LITE_Golden_Top|controlALU:al1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero controlALU.v(13) " "Output port \"zero\" at controlALU.v(13) has no driver" {  } { { "rtl/controlALU.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/controlALU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732825286470 "|DE10_LITE_Golden_Top|controlALU:al1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dm1 " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dm1\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "dm1" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732825286478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG_FLAG dataMemory.v(36) " "Verilog HDL or VHDL warning at dataMemory.v(36): object \"DEBUG_FLAG\" assigned a value but never read" {  } { { "rtl/dataMemory.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/dataMemory.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732825286509 "|DE10_LITE_Golden_Top|dataMemory:dm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:rf1 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:rf1\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "rf1" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732825286518 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "registerFile.v(85) " "Verilog HDL Case Statement information at registerFile.v(85): all case item expressions in this case statement are onehot" {  } { { "rtl/registerFile.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/registerFile.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1732825286521 "|DE10_LITE_Golden_Top|registerFile:rf1"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 17 G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/db/instructionLoad.ram0_dataMemory_114200bc.hdl.mif " "Memory depth (32) in the design file differs from memory depth (17) in the Memory Initialization File \"G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/db/instructionLoad.ram0_dataMemory_114200bc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1732825288158 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "dataMemory:dm1\|memory_array " "RAM logic \"dataMemory:dm1\|memory_array\" is uninferred because MIF is not supported for the selected family" {  } { { "rtl/dataMemory.v" "memory_array" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/dataMemory.v" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1732825288211 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instructionFetch:if1\|memory " "RAM logic \"instructionFetch:if1\|memory\" is uninferred due to inappropriate RAM size" {  } { { "rtl/instructionFetch.v" "memory" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1732825288211 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1732825288211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732825291718 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1732825291957 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1732825291957 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732825291957 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1732825291957 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 16 -1 0 } } { "rtl/serial_comm.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/serial_comm.v" 20 -1 0 } } { "rtl/instructionFetch.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 31 -1 0 } } { "rtl/instructionFetch.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1732825292014 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1732825292015 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825294322 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732825294322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732825294323 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732825294323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732825294495 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "instructionFetch:if1\|r_enable_pc High " "Register instructionFetch:if1\|r_enable_pc will power up to High" {  } { { "rtl/instructionFetch.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/instructionFetch.v" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1732825294639 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1732825294639 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732825300468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/output_files/instructionLoad.map.smsg " "Generated suppressed messages file G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/output_files/instructionLoad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825300792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732825301790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732825301790 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "rtl/DE10_LITE_Golden_Top.v" "" { Text "G:/My Drive/Documents/York University/Third Year Fall 2024/EECS 3216 Digital Systems Engineering/FinalProject/rtl/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732825302428 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732825302428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4369 " "Implemented 4369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732825302429 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732825302429 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1732825302429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4184 " "Implemented 4184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732825302429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732825302429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 252 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732825302663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 15:21:42 2024 " "Processing ended: Thu Nov 28 15:21:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732825302663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732825302663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732825302663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732825302663 ""}
