

================================================================
== Vitis HLS Report for 'harness'
================================================================
* Date:           Mon Feb 10 13:36:23 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  2.892 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+-----------+----------+-----+-----+---------+
        |               |            |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------+------------+---------+---------+-----------+----------+-----+-----+---------+
        |entry_proc_U0  |entry_proc  |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |load_U0        |load        |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |inference_U0   |inference   |       31|        ?|  93.930 ns|         ?|   31|    ?|       no|
        |store_U0       |store       |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        +---------------+------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      16|    -|
|FIFO             |        0|     -|     1155|     989|    -|
|Instance         |       57|    94|    54248|   52585|    2|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|       3|    -|
|Register         |        -|     -|        6|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |       57|    94|    55409|   53593|    2|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        2|     4|        3|       5|   ~0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-------+-------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------+---------------+---------+----+-------+-------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|    354|    616|    0|
    |entry_proc_U0    |entry_proc     |        0|   0|      2|      5|    0|
    |gmem0_m_axi_U    |gmem0_m_axi    |       27|   0|   2889|   1312|    0|
    |gmem1_m_axi_U    |gmem1_m_axi    |       30|   0|   3982|   2346|    0|
    |inference_U0     |inference      |        0|  94|  10323|  25386|    0|
    |load_U0          |load           |        0|   0|  34708|  19432|    1|
    |store_U0         |store          |        0|   0|   1990|   3488|    1|
    +-----------------+---------------+---------+----+-------+-------+-----+
    |Total            |               |       57|  94|  54248|  52585|    2|
    +-----------------+---------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |inputStream_0_U     |        0|  525|   0|    -|     4|  296|     1184|
    |inputStream_1_U     |        0|  525|   0|    -|     4|  296|     1184|
    |lastStream_1_U      |        0|    9|   0|    -|     5|    1|        5|
    |lastStream_U        |        0|    9|   0|    -|     5|    1|        5|
    |numStream_U         |        0|   57|   0|    -|  8192|   32|   262144|
    |outFeatureList_c_U  |        0|    7|   0|    -|     4|   64|      256|
    |outputNumList_c_U   |        0|    7|   0|    -|     4|   64|      256|
    |outputStream_0_U    |        0|    8|   0|    -|     4|  128|      512|
    |outputStream_1_U    |        0|    8|   0|    -|     4|  128|      512|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |Total               |        0| 1155|   0|    0|  8226| 1010|   266058|
    +--------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |store_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_store_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  16|           8|           8|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sync_reg_load_U0_ap_ready        |   1|          2|    1|          2|
    |ap_sync_reg_store_U0_ap_ready       |   1|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |   3|          6|    3|          6|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                        |  1|   0|    1|          0|
    |ap_rst_reg_1                        |  1|   0|    1|          0|
    |ap_rst_reg_2                        |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_store_U0_ap_ready       |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  6|   0|    6|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits |    Protocol   | Source Object|    C Type    |
+-----------------------+-----+------+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|     7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|    32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|     4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|     7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|    32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|     2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|     1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|     1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|     2|          s_axi|       control|        scalar|
|ap_clk                 |   in|     1|  ap_ctrl_chain|       harness|  return value|
|ap_rst_n               |   in|     1|  ap_ctrl_chain|       harness|  return value|
|interrupt              |  out|     1|  ap_ctrl_chain|       harness|  return value|
|m_axi_gmem0_AWVALID    |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|    64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|     8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  1024|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   128|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|    64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|     8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|     3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|     4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  1024|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|     2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|     1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|    64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|     8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|     3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|     3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|    64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|     8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|     3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|     3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|     4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|     2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|     1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|     1|          m_axi|         gmem1|       pointer|
+-----------------------+-----+------+---------------+--------------+--------------+

