<dec f='linux/arch/x86/include/asm/io_apic.h' l='145' type='unsigned long'/>
<use f='linux/arch/x86/kernel/apic/io_apic.c' l='256' u='w' c='arch_early_ioapic_init'/>
<use f='linux/arch/x86/kernel/apic/io_apic.c' l='1176' macro='1' u='r' c='IO_APIC_get_PCI_irq_vector'/>
<use f='linux/arch/x86/kernel/apic/io_apic.c' l='1932' macro='1' u='r' c='init_IO_APIC_traps'/>
<use f='linux/arch/x86/kernel/apic/io_apic.c' l='2316' u='w' c='setup_IO_APIC'/>
<use f='linux/arch/x86/kernel/apic/vector.c' l='724' u='a' c='__setup_vector_irq'/>
<use f='linux/arch/x86/kernel/apic/vector.c' l='724' u='a' c='__setup_vector_irq'/>
<def f='linux/arch/x86/kernel/i8259.c' l='55' type='unsigned long'/>
<use f='linux/arch/x86/kernel/i8259.c' l='114' u='w' c='make_8259A_irq'/>
<doc f='linux/arch/x86/kernel/i8259.c' l='46'>/*
 * Not all IRQs can be routed through the IO-APIC, eg. on certain (older)
 * boards the timer interrupt is not really connected to any IO-APIC pin,
 * it&apos;s fed to the master 8259A&apos;s IR0 line only.
 *
 * Any &apos;1&apos; bit in this mask means the IRQ is routed through the IO-APIC.
 * this &apos;mixed mode&apos; IRQ handling costs nothing because it&apos;s only used
 * at IRQ setup time.
 */</doc>
<use f='linux/arch/x86/kernel/topology.c' l='133' macro='1' u='r' c='arch_register_cpu'/>
<use f='linux/arch/x86/pci/irq.c' l='898' macro='1' u='r' c='pcibios_lookup_irq'/>
<use f='linux/arch/x86/pci/irq.c' l='1051' macro='1' u='r' c='pcibios_fixup_irqs'/>
<use f='linux/arch/x86/pci/irq.c' l='1147' macro='1' u='r' c='pcibios_irq_init'/>
<use f='linux/arch/x86/pci/irq.c' l='1153' macro='1' u='r' c='pcibios_irq_init'/>
<use f='linux/arch/x86/pci/irq.c' l='1198' macro='1' u='r' c='pirq_enable_irq'/>
<use f='linux/arch/x86/pci/irq.c' l='1201' macro='1' u='r' c='pirq_enable_irq'/>
<use f='linux/arch/x86/pci/irq.c' l='1275' macro='1' u='r' c='pirq_disable_irq'/>
