INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361/labs/lab5/lab5.srcs/sources_1/new/Circuit_Expected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_Expected
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361/labs/lab5/lab5.srcs/sim_1/new/Circuit_Expected_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_Expected_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361/labs/lab5/lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
