Resource Usage Report for Shifter 

Mapping to part: m2s010vf400std
Cell usage:
CLKINT          1 use
CFG1           2 uses
CFG2           2 uses
CFG3           3 uses
CFG4           3 uses


Sequential Cells: 
SLE            37 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 20
I/O primitives: 20
INBUF          4 uses
OUTBUF         16 uses


Global Clock Buffers: 1

Total LUTs:    10

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  37 + 0 + 0 + 0 = 37;
Total number of LUTs after P&R:  10 + 0 + 0 + 0 = 10;

