Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Nov 15 16:27:57 2016
| Host         : eecs-digital-03 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 668 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.247        0.000                      0                 1475        0.057        0.000                      0                 1475        3.000        0.000                       0                   674  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 4.615}        9.231           108.333         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 4.615}        9.231           108.333         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0          2.247        0.000                      0                 1475        0.130        0.000                      0                 1475        3.845        0.000                       0                   670  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0_1        2.248        0.000                      0                 1475        0.130        0.000                      0                 1475        3.845        0.000                       0                   670  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          2.247        0.000                      0                 1475        0.057        0.000                      0                 1475  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        2.247        0.000                      0                 1475        0.057        0.000                      0                 1475  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 3.305ns (47.900%)  route 3.595ns (52.100%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.239    -0.378    Buffer/clock
    SLICE_X8Y105         FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.361    -0.017 f  Buffer/dataOut_reg[1]/Q
                         net (fo=8, routed)           0.869     0.852    myCurve/dataIn[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.199     1.051 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.717     1.768    myCurve/pixelOn_i_111_n_0
    SLICE_X14Y97         LUT3 (Prop_lut3_I1_O)        0.100     1.868 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.327     2.195    myCurve/pixelOn_i_78_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I4_O)        0.234     2.429 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.325     2.754    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.198 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.198    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.421 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.457     3.878    myCurve/dataScreenLocation[6]
    SLICE_X8Y98          LUT1 (Prop_lut1_I0_O)        0.216     4.094 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.094    myCurve/pixelOn_i_65_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.496 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.496    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.719 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.459     5.177    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.216     5.393 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.393    myCurve/pixelOn_i_39_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.805 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.805    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.894 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.895    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.984 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.441     6.425    myCurve/pixelOn11_in
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.097     6.522 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.522    myCurve/pixelOn0
    SLICE_X11Y100        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myCurve/clock
    SLICE_X11Y100        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.073     8.737    
    SLICE_X11Y100        FDRE (Setup_fdre_C_D)        0.032     8.769    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDSE (Setup_fdse_C_S)       -0.314     8.363    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.296ns (36.534%)  route 3.989ns (63.466%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.821     5.929    mytls/pixel[11]_i_1_n_0
    SLICE_X13Y100        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X13Y100        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.296ns (36.534%)  route 3.989ns (63.466%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.821     5.929    mytls/pixel[11]_i_1_n_0
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X13Y100        FDSE (Setup_fdse_C_S)       -0.314     8.363    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 Buffer2/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve2/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 2.857ns (48.799%)  route 2.998ns (51.201%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 8.544 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.258    -0.359    Buffer2/clock
    SLICE_X9Y87          FDRE                                         r  Buffer2/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -0.018 f  Buffer2/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.968     0.950    myCurve2/dataIn[0]
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.097     1.047 r  myCurve2/pixelOn_i_82/O
                         net (fo=1, routed)           0.121     1.168    myCurve2/pixelOn_i_82_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.600 r  myCurve2/pixelOn_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.600    myCurve2/pixelOn_reg_i_73_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.830 r  myCurve2/pixelOn_reg_i_60/O[1]
                         net (fo=3, routed)           0.722     2.552    myCurve2/dataScreenLocation[6]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     3.189 r  myCurve2/pixelOn_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.189    myCurve2/pixelOn_reg_i_30_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.419 r  myCurve2/pixelOn_reg_i_10/O[1]
                         net (fo=2, routed)           0.601     4.021    myCurve2/pixelOn_reg_i_10_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.225     4.246 r  myCurve2/pixelOn_i_14/O
                         net (fo=1, routed)           0.000     4.246    myCurve2/pixelOn_i_14_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     4.674 r  myCurve2/pixelOn_reg_i_3/CO[2]
                         net (fo=1, routed)           0.584     5.258    myCurve2/pixelOn1
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.237     5.495 r  myCurve2/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.495    myCurve2/pixelOn0
    SLICE_X7Y96          FDRE                                         r  myCurve2/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.217     8.544    myCurve2/clock
    SLICE_X7Y96          FDRE                                         r  myCurve2/pixelOn_reg/C
                         clock pessimism              0.348     8.891    
                         clock uncertainty           -0.073     8.818    
    SLICE_X7Y96          FDRE (Setup_fdre_C_D)        0.030     8.848    myCurve2/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/smoothedSample_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 3.121ns (54.081%)  route 2.650ns (45.919%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.238    -0.379    myed/clock
    SLICE_X14Y107        FDRE                                         r  myed/intermediates_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myed/intermediates_reg[1][0]/Q
                         net (fo=2, routed)           0.581     0.563    myed/intermediates_reg_n_0_[1][0]
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.199     0.762 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     1.067    myed/smoothedSample[4]_i_14_n_0
    SLICE_X13Y107        LUT4 (Prop_lut4_I3_O)        0.239     1.306 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.306    myed/smoothedSample[4]_i_17_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.738 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.312     2.050    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X12Y107        LUT3 (Prop_lut3_I2_O)        0.247     2.297 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.520     2.817    myed/smoothedSample[0]_i_3_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.239     3.056 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.056    myed/smoothedSample[0]_i_6_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.340 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.340    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.497 r  myed/smoothedSample_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.343     3.840    myed/smoothedSample_reg[4]_i_2_n_7
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.348 r  myed/smoothedSample_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.348    myed/smoothedSample_reg[1]_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.578 r  myed/smoothedSample_reg[5]_i_2/O[1]
                         net (fo=1, routed)           0.589     5.167    myed/smoothedSample_reg[5]_i_2_n_6
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.225     5.392 r  myed/smoothedSample[3]_i_1/O
                         net (fo=1, routed)           0.000     5.392    myed/smoothedSample[3]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.073     8.737    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.072     8.809    myed/smoothedSample_reg[3]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 3.235ns (56.121%)  route 2.529ns (43.879%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.238    -0.379    myed/clock
    SLICE_X14Y107        FDRE                                         r  myed/intermediates_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myed/intermediates_reg[1][0]/Q
                         net (fo=2, routed)           0.581     0.563    myed/intermediates_reg_n_0_[1][0]
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.199     0.762 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     1.067    myed/smoothedSample[4]_i_14_n_0
    SLICE_X13Y107        LUT4 (Prop_lut4_I3_O)        0.239     1.306 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.306    myed/smoothedSample[4]_i_17_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.738 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.312     2.050    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X12Y107        LUT3 (Prop_lut3_I2_O)        0.247     2.297 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.520     2.817    myed/smoothedSample[0]_i_3_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.239     3.056 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.056    myed/smoothedSample[0]_i_6_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.340 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.340    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.563 r  myed/smoothedSample_reg[4]_i_2/O[1]
                         net (fo=2, routed)           0.401     3.965    myed/smoothedSample_reg[4]_i_2_n_6
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.611     4.576 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.576    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.735 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.410     5.144    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.241     5.385 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.385    myed/smoothedSample[6]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.073     8.737    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.098     8.835    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  3.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.079%)  route 0.200ns (54.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.571    -0.593    Buffer2/clock
    SLICE_X8Y86          FDRE                                         r  Buffer2/ram0_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  Buffer2/ram0_addrb_reg[1]/Q
                         net (fo=2, routed)           0.200    -0.229    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y35         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.877    -0.796    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.542    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.359    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.675%)  route 0.122ns (46.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.568    -0.596    myed/clock
    SLICE_X9Y109         FDRE                                         r  myed/previousSamples_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  myed/previousSamples_reg[1][3]/Q
                         net (fo=2, routed)           0.122    -0.333    myed/previousSamples_reg_n_0_[1][3]
    SLICE_X10Y109        FDRE                                         r  myed/previousSamples_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.839    -0.834    myed/clock
    SLICE_X10Y109        FDRE                                         r  myed/previousSamples_reg[2][3]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.076    -0.483    myed/previousSamples_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[2][1]/Q
                         net (fo=2, routed)           0.098    -0.356    myed/previousSamples_reg_n_0_[2][1]
    SLICE_X15Y106        FDRE                                         r  myed/previousSamples_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X15Y106        FDRE                                         r  myed/previousSamples_reg[3][1]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.070    -0.509    myed/previousSamples_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 myed/smoothedSample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSmoothedSamples_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.045%)  route 0.119ns (41.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.568    -0.596    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  myed/smoothedSample_reg[3]/Q
                         net (fo=3, routed)           0.119    -0.314    myed/smoothedSample[3]
    SLICE_X10Y106        SRL16E                                       r  myed/previousSmoothedSamples_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X10Y106        SRL16E                                       r  myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.471    myed/previousSmoothedSamples_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer2/ram0_addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.529%)  route 0.127ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.573    -0.591    Buffer2/clock
    SLICE_X11Y88         FDRE                                         r  Buffer2/pointer0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Buffer2/pointer0_reg[9]/Q
                         net (fo=3, routed)           0.127    -0.323    Buffer2/pointer0_reg[9]
    SLICE_X9Y88          FDRE                                         r  Buffer2/ram0_addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X9Y88          FDRE                                         r  Buffer2/ram0_addra_reg[9]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.071    -0.483    Buffer2/ram0_addra_reg[9]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 myed/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.189ns (61.961%)  route 0.116ns (38.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X15Y105        FDRE                                         r  myed/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/state_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.338    myed/state_reg__0[1]
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.048    -0.290 r  myed/state[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    myed/state[4]_i_2_n_0
    SLICE_X14Y105        FDRE                                         r  myed/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X14Y105        FDRE                                         r  myed/state_reg[4]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X14Y105        FDRE (Hold_fdre_C_D)         0.131    -0.451    myed/state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 myGrid/gridDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/curveDisplayY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.529%)  route 0.127ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.575    -0.589    myGrid/clock
    SLICE_X11Y94         FDRE                                         r  myGrid/gridDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  myGrid/gridDisplayY_reg[2]/Q
                         net (fo=6, routed)           0.127    -0.321    myCurve/displayY[2]
    SLICE_X9Y94          FDRE                                         r  myCurve/curveDisplayY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.846    -0.827    myCurve/clock
    SLICE_X9Y94          FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.070    -0.482    myCurve/curveDisplayY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X13Y105        FDRE                                         r  myed/previousSamples_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[1][0]/Q
                         net (fo=2, routed)           0.107    -0.347    myed/previousSamples_reg_n_0_[1][0]
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][0]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.070    -0.509    myed/previousSamples_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mytls/pixel_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.570    -0.594    mytls/clock
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDSE (Prop_fdse_C_Q)         0.141    -0.453 r  mytls/pixel_reg[9]/Q
                         net (fo=1, routed)           0.098    -0.355    tlsPixel[9]
    SLICE_X14Y100        FDRE                                         r  VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.841    -0.832    CLK108MHZ
    SLICE_X14Y100        FDRE                                         r  VGA_R_reg[1]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.059    -0.519    VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.152%)  route 0.255ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.570    -0.594    Buffer/clock
    SLICE_X10Y102        FDRE                                         r  Buffer/ram1_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  Buffer/ram1_addra_reg[2]/Q
                         net (fo=2, routed)           0.255    -0.175    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y42         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.523    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.340    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.615 }
Period(ns):         9.231
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.231       5.231      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y43     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y43     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y42     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y42     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y34     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y34     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y18     Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y18     Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y22     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.231       204.129    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 3.305ns (47.900%)  route 3.595ns (52.100%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.239    -0.378    Buffer/clock
    SLICE_X8Y105         FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.361    -0.017 f  Buffer/dataOut_reg[1]/Q
                         net (fo=8, routed)           0.869     0.852    myCurve/dataIn[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.199     1.051 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.717     1.768    myCurve/pixelOn_i_111_n_0
    SLICE_X14Y97         LUT3 (Prop_lut3_I1_O)        0.100     1.868 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.327     2.195    myCurve/pixelOn_i_78_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I4_O)        0.234     2.429 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.325     2.754    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.198 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.198    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.421 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.457     3.878    myCurve/dataScreenLocation[6]
    SLICE_X8Y98          LUT1 (Prop_lut1_I0_O)        0.216     4.094 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.094    myCurve/pixelOn_i_65_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.496 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.496    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.719 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.459     5.177    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.216     5.393 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.393    myCurve/pixelOn_i_39_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.805 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.805    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.894 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.895    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.984 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.441     6.425    myCurve/pixelOn11_in
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.097     6.522 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.522    myCurve/pixelOn0
    SLICE_X11Y100        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myCurve/clock
    SLICE_X11Y100        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.072     8.737    
    SLICE_X11Y100        FDRE (Setup_fdre_C_D)        0.032     8.769    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.072     8.678    
    SLICE_X15Y100        FDSE (Setup_fdse_C_S)       -0.314     8.364    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.072     8.678    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.364    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.072     8.678    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.364    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.072     8.678    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.364    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.296ns (36.534%)  route 3.989ns (63.466%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.821     5.929    mytls/pixel[11]_i_1_n_0
    SLICE_X13Y100        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X13Y100        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.072     8.678    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.314     8.364    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.296ns (36.534%)  route 3.989ns (63.466%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.821     5.929    mytls/pixel[11]_i_1_n_0
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.072     8.678    
    SLICE_X13Y100        FDSE (Setup_fdse_C_S)       -0.314     8.364    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 Buffer2/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve2/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 2.857ns (48.799%)  route 2.998ns (51.201%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 8.544 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.258    -0.359    Buffer2/clock
    SLICE_X9Y87          FDRE                                         r  Buffer2/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -0.018 f  Buffer2/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.968     0.950    myCurve2/dataIn[0]
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.097     1.047 r  myCurve2/pixelOn_i_82/O
                         net (fo=1, routed)           0.121     1.168    myCurve2/pixelOn_i_82_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.600 r  myCurve2/pixelOn_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.600    myCurve2/pixelOn_reg_i_73_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.830 r  myCurve2/pixelOn_reg_i_60/O[1]
                         net (fo=3, routed)           0.722     2.552    myCurve2/dataScreenLocation[6]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     3.189 r  myCurve2/pixelOn_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.189    myCurve2/pixelOn_reg_i_30_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.419 r  myCurve2/pixelOn_reg_i_10/O[1]
                         net (fo=2, routed)           0.601     4.021    myCurve2/pixelOn_reg_i_10_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.225     4.246 r  myCurve2/pixelOn_i_14/O
                         net (fo=1, routed)           0.000     4.246    myCurve2/pixelOn_i_14_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     4.674 r  myCurve2/pixelOn_reg_i_3/CO[2]
                         net (fo=1, routed)           0.584     5.258    myCurve2/pixelOn1
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.237     5.495 r  myCurve2/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.495    myCurve2/pixelOn0
    SLICE_X7Y96          FDRE                                         r  myCurve2/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.217     8.544    myCurve2/clock
    SLICE_X7Y96          FDRE                                         r  myCurve2/pixelOn_reg/C
                         clock pessimism              0.348     8.891    
                         clock uncertainty           -0.072     8.819    
    SLICE_X7Y96          FDRE (Setup_fdre_C_D)        0.030     8.849    myCurve2/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/smoothedSample_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 3.121ns (54.081%)  route 2.650ns (45.919%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.238    -0.379    myed/clock
    SLICE_X14Y107        FDRE                                         r  myed/intermediates_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myed/intermediates_reg[1][0]/Q
                         net (fo=2, routed)           0.581     0.563    myed/intermediates_reg_n_0_[1][0]
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.199     0.762 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     1.067    myed/smoothedSample[4]_i_14_n_0
    SLICE_X13Y107        LUT4 (Prop_lut4_I3_O)        0.239     1.306 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.306    myed/smoothedSample[4]_i_17_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.738 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.312     2.050    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X12Y107        LUT3 (Prop_lut3_I2_O)        0.247     2.297 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.520     2.817    myed/smoothedSample[0]_i_3_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.239     3.056 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.056    myed/smoothedSample[0]_i_6_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.340 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.340    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.497 r  myed/smoothedSample_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.343     3.840    myed/smoothedSample_reg[4]_i_2_n_7
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.348 r  myed/smoothedSample_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.348    myed/smoothedSample_reg[1]_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.578 r  myed/smoothedSample_reg[5]_i_2/O[1]
                         net (fo=1, routed)           0.589     5.167    myed/smoothedSample_reg[5]_i_2_n_6
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.225     5.392 r  myed/smoothedSample[3]_i_1/O
                         net (fo=1, routed)           0.000     5.392    myed/smoothedSample[3]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.072     8.737    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.072     8.809    myed/smoothedSample_reg[3]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 3.235ns (56.121%)  route 2.529ns (43.879%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.238    -0.379    myed/clock
    SLICE_X14Y107        FDRE                                         r  myed/intermediates_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myed/intermediates_reg[1][0]/Q
                         net (fo=2, routed)           0.581     0.563    myed/intermediates_reg_n_0_[1][0]
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.199     0.762 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     1.067    myed/smoothedSample[4]_i_14_n_0
    SLICE_X13Y107        LUT4 (Prop_lut4_I3_O)        0.239     1.306 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.306    myed/smoothedSample[4]_i_17_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.738 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.312     2.050    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X12Y107        LUT3 (Prop_lut3_I2_O)        0.247     2.297 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.520     2.817    myed/smoothedSample[0]_i_3_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.239     3.056 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.056    myed/smoothedSample[0]_i_6_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.340 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.340    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.563 r  myed/smoothedSample_reg[4]_i_2/O[1]
                         net (fo=2, routed)           0.401     3.965    myed/smoothedSample_reg[4]_i_2_n_6
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.611     4.576 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.576    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.735 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.410     5.144    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.241     5.385 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.385    myed/smoothedSample[6]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.072     8.737    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.098     8.835    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  3.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.079%)  route 0.200ns (54.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.571    -0.593    Buffer2/clock
    SLICE_X8Y86          FDRE                                         r  Buffer2/ram0_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  Buffer2/ram0_addrb_reg[1]/Q
                         net (fo=2, routed)           0.200    -0.229    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y35         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.877    -0.796    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.542    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.359    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.675%)  route 0.122ns (46.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.568    -0.596    myed/clock
    SLICE_X9Y109         FDRE                                         r  myed/previousSamples_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  myed/previousSamples_reg[1][3]/Q
                         net (fo=2, routed)           0.122    -0.333    myed/previousSamples_reg_n_0_[1][3]
    SLICE_X10Y109        FDRE                                         r  myed/previousSamples_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.839    -0.834    myed/clock
    SLICE_X10Y109        FDRE                                         r  myed/previousSamples_reg[2][3]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.076    -0.483    myed/previousSamples_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[2][1]/Q
                         net (fo=2, routed)           0.098    -0.356    myed/previousSamples_reg_n_0_[2][1]
    SLICE_X15Y106        FDRE                                         r  myed/previousSamples_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X15Y106        FDRE                                         r  myed/previousSamples_reg[3][1]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.070    -0.509    myed/previousSamples_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 myed/smoothedSample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSmoothedSamples_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.045%)  route 0.119ns (41.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.568    -0.596    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  myed/smoothedSample_reg[3]/Q
                         net (fo=3, routed)           0.119    -0.314    myed/smoothedSample[3]
    SLICE_X10Y106        SRL16E                                       r  myed/previousSmoothedSamples_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X10Y106        SRL16E                                       r  myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.471    myed/previousSmoothedSamples_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer2/ram0_addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.529%)  route 0.127ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.573    -0.591    Buffer2/clock
    SLICE_X11Y88         FDRE                                         r  Buffer2/pointer0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Buffer2/pointer0_reg[9]/Q
                         net (fo=3, routed)           0.127    -0.323    Buffer2/pointer0_reg[9]
    SLICE_X9Y88          FDRE                                         r  Buffer2/ram0_addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X9Y88          FDRE                                         r  Buffer2/ram0_addra_reg[9]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.071    -0.483    Buffer2/ram0_addra_reg[9]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 myed/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.189ns (61.961%)  route 0.116ns (38.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X15Y105        FDRE                                         r  myed/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/state_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.338    myed/state_reg__0[1]
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.048    -0.290 r  myed/state[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    myed/state[4]_i_2_n_0
    SLICE_X14Y105        FDRE                                         r  myed/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X14Y105        FDRE                                         r  myed/state_reg[4]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X14Y105        FDRE (Hold_fdre_C_D)         0.131    -0.451    myed/state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 myGrid/gridDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/curveDisplayY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.529%)  route 0.127ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.575    -0.589    myGrid/clock
    SLICE_X11Y94         FDRE                                         r  myGrid/gridDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  myGrid/gridDisplayY_reg[2]/Q
                         net (fo=6, routed)           0.127    -0.321    myCurve/displayY[2]
    SLICE_X9Y94          FDRE                                         r  myCurve/curveDisplayY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.846    -0.827    myCurve/clock
    SLICE_X9Y94          FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.070    -0.482    myCurve/curveDisplayY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X13Y105        FDRE                                         r  myed/previousSamples_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[1][0]/Q
                         net (fo=2, routed)           0.107    -0.347    myed/previousSamples_reg_n_0_[1][0]
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][0]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.070    -0.509    myed/previousSamples_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mytls/pixel_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.570    -0.594    mytls/clock
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDSE (Prop_fdse_C_Q)         0.141    -0.453 r  mytls/pixel_reg[9]/Q
                         net (fo=1, routed)           0.098    -0.355    tlsPixel[9]
    SLICE_X14Y100        FDRE                                         r  VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.841    -0.832    CLK108MHZ
    SLICE_X14Y100        FDRE                                         r  VGA_R_reg[1]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.059    -0.519    VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.152%)  route 0.255ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.570    -0.594    Buffer/clock
    SLICE_X10Y102        FDRE                                         r  Buffer/ram1_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  Buffer/ram1_addra_reg[2]/Q
                         net (fo=2, routed)           0.255    -0.175    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y42         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.523    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.340    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.615 }
Period(ns):         9.231
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.231       5.231      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y43     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y43     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y42     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y42     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y34     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y34     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y18     Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y18     Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y22     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.231       204.129    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X10Y106    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 3.305ns (47.900%)  route 3.595ns (52.100%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.239    -0.378    Buffer/clock
    SLICE_X8Y105         FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.361    -0.017 f  Buffer/dataOut_reg[1]/Q
                         net (fo=8, routed)           0.869     0.852    myCurve/dataIn[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.199     1.051 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.717     1.768    myCurve/pixelOn_i_111_n_0
    SLICE_X14Y97         LUT3 (Prop_lut3_I1_O)        0.100     1.868 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.327     2.195    myCurve/pixelOn_i_78_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I4_O)        0.234     2.429 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.325     2.754    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.198 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.198    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.421 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.457     3.878    myCurve/dataScreenLocation[6]
    SLICE_X8Y98          LUT1 (Prop_lut1_I0_O)        0.216     4.094 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.094    myCurve/pixelOn_i_65_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.496 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.496    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.719 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.459     5.177    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.216     5.393 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.393    myCurve/pixelOn_i_39_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.805 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.805    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.894 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.895    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.984 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.441     6.425    myCurve/pixelOn11_in
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.097     6.522 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.522    myCurve/pixelOn0
    SLICE_X11Y100        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myCurve/clock
    SLICE_X11Y100        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.073     8.737    
    SLICE_X11Y100        FDRE (Setup_fdre_C_D)        0.032     8.769    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDSE (Setup_fdse_C_S)       -0.314     8.363    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.296ns (36.534%)  route 3.989ns (63.466%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.821     5.929    mytls/pixel[11]_i_1_n_0
    SLICE_X13Y100        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X13Y100        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.296ns (36.534%)  route 3.989ns (63.466%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.821     5.929    mytls/pixel[11]_i_1_n_0
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X13Y100        FDSE (Setup_fdse_C_S)       -0.314     8.363    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 Buffer2/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve2/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 2.857ns (48.799%)  route 2.998ns (51.201%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 8.544 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.258    -0.359    Buffer2/clock
    SLICE_X9Y87          FDRE                                         r  Buffer2/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -0.018 f  Buffer2/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.968     0.950    myCurve2/dataIn[0]
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.097     1.047 r  myCurve2/pixelOn_i_82/O
                         net (fo=1, routed)           0.121     1.168    myCurve2/pixelOn_i_82_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.600 r  myCurve2/pixelOn_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.600    myCurve2/pixelOn_reg_i_73_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.830 r  myCurve2/pixelOn_reg_i_60/O[1]
                         net (fo=3, routed)           0.722     2.552    myCurve2/dataScreenLocation[6]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     3.189 r  myCurve2/pixelOn_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.189    myCurve2/pixelOn_reg_i_30_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.419 r  myCurve2/pixelOn_reg_i_10/O[1]
                         net (fo=2, routed)           0.601     4.021    myCurve2/pixelOn_reg_i_10_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.225     4.246 r  myCurve2/pixelOn_i_14/O
                         net (fo=1, routed)           0.000     4.246    myCurve2/pixelOn_i_14_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     4.674 r  myCurve2/pixelOn_reg_i_3/CO[2]
                         net (fo=1, routed)           0.584     5.258    myCurve2/pixelOn1
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.237     5.495 r  myCurve2/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.495    myCurve2/pixelOn0
    SLICE_X7Y96          FDRE                                         r  myCurve2/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.217     8.544    myCurve2/clock
    SLICE_X7Y96          FDRE                                         r  myCurve2/pixelOn_reg/C
                         clock pessimism              0.348     8.891    
                         clock uncertainty           -0.073     8.818    
    SLICE_X7Y96          FDRE (Setup_fdre_C_D)        0.030     8.848    myCurve2/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/smoothedSample_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 3.121ns (54.081%)  route 2.650ns (45.919%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.238    -0.379    myed/clock
    SLICE_X14Y107        FDRE                                         r  myed/intermediates_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myed/intermediates_reg[1][0]/Q
                         net (fo=2, routed)           0.581     0.563    myed/intermediates_reg_n_0_[1][0]
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.199     0.762 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     1.067    myed/smoothedSample[4]_i_14_n_0
    SLICE_X13Y107        LUT4 (Prop_lut4_I3_O)        0.239     1.306 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.306    myed/smoothedSample[4]_i_17_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.738 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.312     2.050    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X12Y107        LUT3 (Prop_lut3_I2_O)        0.247     2.297 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.520     2.817    myed/smoothedSample[0]_i_3_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.239     3.056 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.056    myed/smoothedSample[0]_i_6_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.340 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.340    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.497 r  myed/smoothedSample_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.343     3.840    myed/smoothedSample_reg[4]_i_2_n_7
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.348 r  myed/smoothedSample_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.348    myed/smoothedSample_reg[1]_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.578 r  myed/smoothedSample_reg[5]_i_2/O[1]
                         net (fo=1, routed)           0.589     5.167    myed/smoothedSample_reg[5]_i_2_n_6
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.225     5.392 r  myed/smoothedSample[3]_i_1/O
                         net (fo=1, routed)           0.000     5.392    myed/smoothedSample[3]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.073     8.737    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.072     8.809    myed/smoothedSample_reg[3]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 3.235ns (56.121%)  route 2.529ns (43.879%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.238    -0.379    myed/clock
    SLICE_X14Y107        FDRE                                         r  myed/intermediates_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myed/intermediates_reg[1][0]/Q
                         net (fo=2, routed)           0.581     0.563    myed/intermediates_reg_n_0_[1][0]
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.199     0.762 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     1.067    myed/smoothedSample[4]_i_14_n_0
    SLICE_X13Y107        LUT4 (Prop_lut4_I3_O)        0.239     1.306 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.306    myed/smoothedSample[4]_i_17_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.738 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.312     2.050    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X12Y107        LUT3 (Prop_lut3_I2_O)        0.247     2.297 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.520     2.817    myed/smoothedSample[0]_i_3_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.239     3.056 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.056    myed/smoothedSample[0]_i_6_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.340 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.340    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.563 r  myed/smoothedSample_reg[4]_i_2/O[1]
                         net (fo=2, routed)           0.401     3.965    myed/smoothedSample_reg[4]_i_2_n_6
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.611     4.576 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.576    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.735 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.410     5.144    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.241     5.385 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.385    myed/smoothedSample[6]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.073     8.737    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.098     8.835    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  3.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.079%)  route 0.200ns (54.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.571    -0.593    Buffer2/clock
    SLICE_X8Y86          FDRE                                         r  Buffer2/ram0_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  Buffer2/ram0_addrb_reg[1]/Q
                         net (fo=2, routed)           0.200    -0.229    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y35         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.877    -0.796    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.542    
                         clock uncertainty            0.073    -0.469    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.286    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.675%)  route 0.122ns (46.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.568    -0.596    myed/clock
    SLICE_X9Y109         FDRE                                         r  myed/previousSamples_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  myed/previousSamples_reg[1][3]/Q
                         net (fo=2, routed)           0.122    -0.333    myed/previousSamples_reg_n_0_[1][3]
    SLICE_X10Y109        FDRE                                         r  myed/previousSamples_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.839    -0.834    myed/clock
    SLICE_X10Y109        FDRE                                         r  myed/previousSamples_reg[2][3]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.076    -0.410    myed/previousSamples_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[2][1]/Q
                         net (fo=2, routed)           0.098    -0.356    myed/previousSamples_reg_n_0_[2][1]
    SLICE_X15Y106        FDRE                                         r  myed/previousSamples_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X15Y106        FDRE                                         r  myed/previousSamples_reg[3][1]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.073    -0.506    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.070    -0.436    myed/previousSamples_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 myed/smoothedSample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSmoothedSamples_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.045%)  route 0.119ns (41.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.568    -0.596    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  myed/smoothedSample_reg[3]/Q
                         net (fo=3, routed)           0.119    -0.314    myed/smoothedSample[3]
    SLICE_X10Y106        SRL16E                                       r  myed/previousSmoothedSamples_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X10Y106        SRL16E                                       r  myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.073    -0.506    
    SLICE_X10Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.398    myed/previousSmoothedSamples_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer2/ram0_addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.529%)  route 0.127ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.573    -0.591    Buffer2/clock
    SLICE_X11Y88         FDRE                                         r  Buffer2/pointer0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Buffer2/pointer0_reg[9]/Q
                         net (fo=3, routed)           0.127    -0.323    Buffer2/pointer0_reg[9]
    SLICE_X9Y88          FDRE                                         r  Buffer2/ram0_addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X9Y88          FDRE                                         r  Buffer2/ram0_addra_reg[9]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.071    -0.410    Buffer2/ram0_addra_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 myed/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.189ns (61.961%)  route 0.116ns (38.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X15Y105        FDRE                                         r  myed/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/state_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.338    myed/state_reg__0[1]
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.048    -0.290 r  myed/state[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    myed/state[4]_i_2_n_0
    SLICE_X14Y105        FDRE                                         r  myed/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X14Y105        FDRE                                         r  myed/state_reg[4]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.073    -0.509    
    SLICE_X14Y105        FDRE (Hold_fdre_C_D)         0.131    -0.378    myed/state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 myGrid/gridDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/curveDisplayY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.529%)  route 0.127ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.575    -0.589    myGrid/clock
    SLICE_X11Y94         FDRE                                         r  myGrid/gridDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  myGrid/gridDisplayY_reg[2]/Q
                         net (fo=6, routed)           0.127    -0.321    myCurve/displayY[2]
    SLICE_X9Y94          FDRE                                         r  myCurve/curveDisplayY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.846    -0.827    myCurve/clock
    SLICE_X9Y94          FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.073    -0.479    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.070    -0.409    myCurve/curveDisplayY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X13Y105        FDRE                                         r  myed/previousSamples_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[1][0]/Q
                         net (fo=2, routed)           0.107    -0.347    myed/previousSamples_reg_n_0_[1][0]
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][0]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.073    -0.506    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.070    -0.436    myed/previousSamples_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mytls/pixel_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.570    -0.594    mytls/clock
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDSE (Prop_fdse_C_Q)         0.141    -0.453 r  mytls/pixel_reg[9]/Q
                         net (fo=1, routed)           0.098    -0.355    tlsPixel[9]
    SLICE_X14Y100        FDRE                                         r  VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.841    -0.832    CLK108MHZ
    SLICE_X14Y100        FDRE                                         r  VGA_R_reg[1]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.073    -0.505    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.059    -0.446    VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.152%)  route 0.255ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.570    -0.594    Buffer/clock
    SLICE_X10Y102        FDRE                                         r  Buffer/ram1_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  Buffer/ram1_addra_reg[2]/Q
                         net (fo=2, routed)           0.255    -0.175    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y42         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.073    -0.450    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.267    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 3.305ns (47.900%)  route 3.595ns (52.100%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.239    -0.378    Buffer/clock
    SLICE_X8Y105         FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.361    -0.017 f  Buffer/dataOut_reg[1]/Q
                         net (fo=8, routed)           0.869     0.852    myCurve/dataIn[1]
    SLICE_X14Y100        LUT6 (Prop_lut6_I0_O)        0.199     1.051 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.717     1.768    myCurve/pixelOn_i_111_n_0
    SLICE_X14Y97         LUT3 (Prop_lut3_I1_O)        0.100     1.868 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.327     2.195    myCurve/pixelOn_i_78_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I4_O)        0.234     2.429 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.325     2.754    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.198 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.198    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.421 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.457     3.878    myCurve/dataScreenLocation[6]
    SLICE_X8Y98          LUT1 (Prop_lut1_I0_O)        0.216     4.094 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.094    myCurve/pixelOn_i_65_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.496 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.496    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.719 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.459     5.177    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.216     5.393 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.393    myCurve/pixelOn_i_39_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.805 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.805    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.894 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.001     5.895    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.984 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.441     6.425    myCurve/pixelOn11_in
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.097     6.522 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.522    myCurve/pixelOn0
    SLICE_X11Y100        FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myCurve/clock
    SLICE_X11Y100        FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.073     8.737    
    SLICE_X11Y100        FDRE (Setup_fdre_C_D)        0.032     8.769    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDSE (Setup_fdse_C_S)       -0.314     8.363    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 2.296ns (36.067%)  route 4.070ns (63.933%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.902     6.010    mytls/pixel[11]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X15Y100        FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X15Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.296ns (36.534%)  route 3.989ns (63.466%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.821     5.929    mytls/pixel[11]_i_1_n_0
    SLICE_X13Y100        FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X13Y100        FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X13Y100        FDRE (Setup_fdre_C_R)       -0.314     8.363    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.296ns (36.534%)  route 3.989ns (63.466%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.463 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.262    -0.355    myss/clock
    SLICE_X10Y99         FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.361     0.006 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=67, routed)          1.671     1.677    verticalShiftLeftFactor[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.199     1.876 f  mytls_i_13/O
                         net (fo=4, routed)           0.371     2.247    mytls_i_13_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.097     2.344 r  mytls_i_10/O
                         net (fo=1, routed)           0.000     2.344    mytls/pixel[11]_i_78_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.756 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.756    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.845    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.075 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.618     3.693    mytls/dataScreenLocation[10]
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.225     3.918 r  mytls/pixel[11]_i_37/O
                         net (fo=1, routed)           0.000     3.918    mytls/pixel[11]_i_37_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.320 r  mytls/pixel_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.320    mytls/pixel_reg[11]_i_14_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.412 r  mytls/pixel_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.412    mytls/pixel_reg[11]_i_4_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.504 r  mytls/pixel_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.507     5.011    mytls/pixel_reg[11]_i_2_n_0
    SLICE_X2Y95          LUT2 (Prop_lut2_I0_O)        0.097     5.108 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.821     5.929    mytls/pixel[11]_i_1_n_0
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.136     8.463    mytls/clock
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.287     8.750    
                         clock uncertainty           -0.073     8.677    
    SLICE_X13Y100        FDSE (Setup_fdse_C_S)       -0.314     8.363    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 Buffer2/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve2/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 2.857ns (48.799%)  route 2.998ns (51.201%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 8.544 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.258    -0.359    Buffer2/clock
    SLICE_X9Y87          FDRE                                         r  Buffer2/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.341    -0.018 f  Buffer2/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.968     0.950    myCurve2/dataIn[0]
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.097     1.047 r  myCurve2/pixelOn_i_82/O
                         net (fo=1, routed)           0.121     1.168    myCurve2/pixelOn_i_82_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.600 r  myCurve2/pixelOn_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.600    myCurve2/pixelOn_reg_i_73_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.830 r  myCurve2/pixelOn_reg_i_60/O[1]
                         net (fo=3, routed)           0.722     2.552    myCurve2/dataScreenLocation[6]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     3.189 r  myCurve2/pixelOn_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.189    myCurve2/pixelOn_reg_i_30_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.419 r  myCurve2/pixelOn_reg_i_10/O[1]
                         net (fo=2, routed)           0.601     4.021    myCurve2/pixelOn_reg_i_10_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.225     4.246 r  myCurve2/pixelOn_i_14/O
                         net (fo=1, routed)           0.000     4.246    myCurve2/pixelOn_i_14_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     4.674 r  myCurve2/pixelOn_reg_i_3/CO[2]
                         net (fo=1, routed)           0.584     5.258    myCurve2/pixelOn1
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.237     5.495 r  myCurve2/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.495    myCurve2/pixelOn0
    SLICE_X7Y96          FDRE                                         r  myCurve2/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.217     8.544    myCurve2/clock
    SLICE_X7Y96          FDRE                                         r  myCurve2/pixelOn_reg/C
                         clock pessimism              0.348     8.891    
                         clock uncertainty           -0.073     8.818    
    SLICE_X7Y96          FDRE (Setup_fdre_C_D)        0.030     8.848    myCurve2/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/smoothedSample_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 3.121ns (54.081%)  route 2.650ns (45.919%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.238    -0.379    myed/clock
    SLICE_X14Y107        FDRE                                         r  myed/intermediates_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myed/intermediates_reg[1][0]/Q
                         net (fo=2, routed)           0.581     0.563    myed/intermediates_reg_n_0_[1][0]
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.199     0.762 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     1.067    myed/smoothedSample[4]_i_14_n_0
    SLICE_X13Y107        LUT4 (Prop_lut4_I3_O)        0.239     1.306 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.306    myed/smoothedSample[4]_i_17_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.738 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.312     2.050    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X12Y107        LUT3 (Prop_lut3_I2_O)        0.247     2.297 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.520     2.817    myed/smoothedSample[0]_i_3_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.239     3.056 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.056    myed/smoothedSample[0]_i_6_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.340 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.340    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     3.497 r  myed/smoothedSample_reg[4]_i_2/O[0]
                         net (fo=2, routed)           0.343     3.840    myed/smoothedSample_reg[4]_i_2_n_7
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.348 r  myed/smoothedSample_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.348    myed/smoothedSample_reg[1]_i_2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.578 r  myed/smoothedSample_reg[5]_i_2/O[1]
                         net (fo=1, routed)           0.589     5.167    myed/smoothedSample_reg[5]_i_2_n_6
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.225     5.392 r  myed/smoothedSample[3]_i_1/O
                         net (fo=1, routed)           0.000     5.392    myed/smoothedSample[3]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.073     8.737    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.072     8.809    myed/smoothedSample_reg[3]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 3.235ns (56.121%)  route 2.529ns (43.879%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 8.464 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.238    -0.379    myed/clock
    SLICE_X14Y107        FDRE                                         r  myed/intermediates_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myed/intermediates_reg[1][0]/Q
                         net (fo=2, routed)           0.581     0.563    myed/intermediates_reg_n_0_[1][0]
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.199     0.762 r  myed/smoothedSample[4]_i_14/O
                         net (fo=2, routed)           0.305     1.067    myed/smoothedSample[4]_i_14_n_0
    SLICE_X13Y107        LUT4 (Prop_lut4_I3_O)        0.239     1.306 r  myed/smoothedSample[4]_i_17/O
                         net (fo=1, routed)           0.000     1.306    myed/smoothedSample[4]_i_17_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.738 r  myed/smoothedSample_reg[4]_i_11/O[2]
                         net (fo=2, routed)           0.312     2.050    myed/smoothedSample_reg[4]_i_11_n_5
    SLICE_X12Y107        LUT3 (Prop_lut3_I2_O)        0.247     2.297 r  myed/smoothedSample[0]_i_3/O
                         net (fo=2, routed)           0.520     2.817    myed/smoothedSample[0]_i_3_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.239     3.056 r  myed/smoothedSample[0]_i_6/O
                         net (fo=1, routed)           0.000     3.056    myed/smoothedSample[0]_i_6_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.340 r  myed/smoothedSample_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.340    myed/smoothedSample_reg[0]_i_2_n_0
    SLICE_X12Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.563 r  myed/smoothedSample_reg[4]_i_2/O[1]
                         net (fo=2, routed)           0.401     3.965    myed/smoothedSample_reg[4]_i_2_n_6
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.611     4.576 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.576    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.735 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.410     5.144    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X10Y107        LUT3 (Prop_lut3_I1_O)        0.241     5.385 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.385    myed/smoothedSample[6]_i_1_n_0
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         1.137     8.464    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.810    
                         clock uncertainty           -0.073     8.737    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.098     8.835    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  3.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.079%)  route 0.200ns (54.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.571    -0.593    Buffer2/clock
    SLICE_X8Y86          FDRE                                         r  Buffer2/ram0_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  Buffer2/ram0_addrb_reg[1]/Q
                         net (fo=2, routed)           0.200    -0.229    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y35         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.877    -0.796    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.542    
                         clock uncertainty            0.073    -0.469    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.286    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.675%)  route 0.122ns (46.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.568    -0.596    myed/clock
    SLICE_X9Y109         FDRE                                         r  myed/previousSamples_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  myed/previousSamples_reg[1][3]/Q
                         net (fo=2, routed)           0.122    -0.333    myed/previousSamples_reg_n_0_[1][3]
    SLICE_X10Y109        FDRE                                         r  myed/previousSamples_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.839    -0.834    myed/clock
    SLICE_X10Y109        FDRE                                         r  myed/previousSamples_reg[2][3]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.076    -0.410    myed/previousSamples_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[2][1]/Q
                         net (fo=2, routed)           0.098    -0.356    myed/previousSamples_reg_n_0_[2][1]
    SLICE_X15Y106        FDRE                                         r  myed/previousSamples_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X15Y106        FDRE                                         r  myed/previousSamples_reg[3][1]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.073    -0.506    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.070    -0.436    myed/previousSamples_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 myed/smoothedSample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSmoothedSamples_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.045%)  route 0.119ns (41.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.568    -0.596    myed/clock
    SLICE_X10Y107        FDRE                                         r  myed/smoothedSample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  myed/smoothedSample_reg[3]/Q
                         net (fo=3, routed)           0.119    -0.314    myed/smoothedSample[3]
    SLICE_X10Y106        SRL16E                                       r  myed/previousSmoothedSamples_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X10Y106        SRL16E                                       r  myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.073    -0.506    
    SLICE_X10Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.398    myed/previousSmoothedSamples_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Buffer2/pointer0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer2/ram0_addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.529%)  route 0.127ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.573    -0.591    Buffer2/clock
    SLICE_X11Y88         FDRE                                         r  Buffer2/pointer0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Buffer2/pointer0_reg[9]/Q
                         net (fo=3, routed)           0.127    -0.323    Buffer2/pointer0_reg[9]
    SLICE_X9Y88          FDRE                                         r  Buffer2/ram0_addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.844    -0.829    Buffer2/clock
    SLICE_X9Y88          FDRE                                         r  Buffer2/ram0_addra_reg[9]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.071    -0.410    Buffer2/ram0_addra_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 myed/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.189ns (61.961%)  route 0.116ns (38.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X15Y105        FDRE                                         r  myed/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/state_reg[1]/Q
                         net (fo=6, routed)           0.116    -0.338    myed/state_reg__0[1]
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.048    -0.290 r  myed/state[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    myed/state[4]_i_2_n_0
    SLICE_X14Y105        FDRE                                         r  myed/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X14Y105        FDRE                                         r  myed/state_reg[4]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.073    -0.509    
    SLICE_X14Y105        FDRE (Hold_fdre_C_D)         0.131    -0.378    myed/state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 myGrid/gridDisplayY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/curveDisplayY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.529%)  route 0.127ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.575    -0.589    myGrid/clock
    SLICE_X11Y94         FDRE                                         r  myGrid/gridDisplayY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  myGrid/gridDisplayY_reg[2]/Q
                         net (fo=6, routed)           0.127    -0.321    myCurve/displayY[2]
    SLICE_X9Y94          FDRE                                         r  myCurve/curveDisplayY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.846    -0.827    myCurve/clock
    SLICE_X9Y94          FDRE                                         r  myCurve/curveDisplayY_reg[2]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.073    -0.479    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.070    -0.409    myCurve/curveDisplayY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myed/previousSamples_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.569    -0.595    myed/clock
    SLICE_X13Y105        FDRE                                         r  myed/previousSamples_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  myed/previousSamples_reg[1][0]/Q
                         net (fo=2, routed)           0.107    -0.347    myed/previousSamples_reg_n_0_[1][0]
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.840    -0.833    myed/clock
    SLICE_X13Y106        FDRE                                         r  myed/previousSamples_reg[2][0]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.073    -0.506    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.070    -0.436    myed/previousSamples_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mytls/pixel_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.570    -0.594    mytls/clock
    SLICE_X13Y100        FDSE                                         r  mytls/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDSE (Prop_fdse_C_Q)         0.141    -0.453 r  mytls/pixel_reg[9]/Q
                         net (fo=1, routed)           0.098    -0.355    tlsPixel[9]
    SLICE_X14Y100        FDRE                                         r  VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.841    -0.832    CLK108MHZ
    SLICE_X14Y100        FDRE                                         r  VGA_R_reg[1]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.073    -0.505    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.059    -0.446    VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.152%)  route 0.255ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.570    -0.594    Buffer/clock
    SLICE_X10Y102        FDRE                                         r  Buffer/ram1_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  Buffer/ram1_addra_reg[2]/Q
                         net (fo=2, routed)           0.255    -0.175    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y42         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=668, routed)         0.874    -0.798    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.073    -0.450    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.267    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.092    





