============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 23 2025  01:57:43 pm
  Module:                 Top
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (42870 ps) Late External Delay Assertion at pin test_pad[0]
          Group: I2O
     Startpoint: (F) clk_pad
          Clock: (F) clk
       Endpoint: (F) test_pad[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000        50000     
        Drv Adjust:+       0            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200        50200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1300                  
     Required Time:=   98490                  
      Launch Clock:-   50200                  
       Input Delay:-       0                  
         Data Path:-    5420                  
             Slack:=   42870                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                              
  input_delay               0              create_clock_delay_domain_1_clk_F_0 
  output_delay             400             cons.sdc_line_71_38_1               

#--------------------------------------------------------------------------------------------
# Timing Point   Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                         (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  clk_pad        -       -        F     (arrival)      1 3538.0     0     0   50200    (-,-) 
  CLK_3DPAD/CIN  -       PAD->CIN F     pc3d01         1  180.0   955  1410   51610    (-,-) 
  CLK_3CPAD/CP   (i,u)   CCLK->CP F     pc3c01       310    0.0     0   796   52406    (-,-) 
  TEST_PAD1/PAD  -       I->PAD   F     pc3o05         1 5000.0  2064  3214   55620    (-,-) 
  test_pad[0]    -       -        F     (port)         -      -     -     0   55620    (-,-) 
#--------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(i) : Net is ideal.



Path 2: MET (93065 ps) Late External Delay Assertion at pin test_pad[1]
          Group: I2O
     Startpoint: (F) reset_pad
          Clock: (R) clk
       Endpoint: (F) test_pad[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1300                  
     Required Time:=   98490                  
      Launch Clock:-     200                  
       Input Delay:-     400                  
         Data Path:-    4825                  
             Slack:=   93065                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                
  input_delay              400             cons.sdc_line_64      
  output_delay             400             cons.sdc_line_71_37_1 

#--------------------------------------------------------------------------------------------
# Timing Point   Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                         (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reset_pad      -       -        F     (arrival)      1 3538.0   200     0     600    (-,-) 
  RST_PAD/CIN    (u)     PAD->CIN F     pc3d01       194  271.7   708  1510    2110    (-,-) 
  TEST_PAD2/PAD  -       I->PAD   F     pc3o05         1 5000.0  2089  3315    5425    (-,-) 
  test_pad[1]    -       -        F     (port)         -      -     -     0    5425    (-,-) 
#--------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (93484 ps) Late External Delay Assertion at pin test_pad[2]
          Group: R2O
     Startpoint: (R) u_input_taker/key_out_reg[50]/clk
          Clock: (R) clk
       Endpoint: (R) test_pad[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4606                  
             Slack:=   93484                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_36_1 

#-------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                                (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_input_taker/key_out_reg[50]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_input_taker/key_out_reg[50]/q   (u)     clk->q R     unmapped_d_flop      4  196.4     0   997    1197    (-,-) 
  TEST_PAD3/PAD                     -       I->PAD R     pc3o05               1 5000.0  1439  3609    4806    (-,-) 
  test_pad[2]                       -       -      R     (port)               -      -     -     0    4806    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (93484 ps) Late External Delay Assertion at pin test_pad[3]
          Group: R2O
     Startpoint: (R) u_input_taker/key_out_reg[51]/clk
          Clock: (R) clk
       Endpoint: (R) test_pad[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4606                  
             Slack:=   93484                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_35_1 

#-------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                                (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_input_taker/key_out_reg[51]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_input_taker/key_out_reg[51]/q   (u)     clk->q R     unmapped_d_flop      4  196.4     0   997    1197    (-,-) 
  TEST_PAD4/PAD                     -       I->PAD R     pc3o05               1 5000.0  1439  3609    4806    (-,-) 
  test_pad[3]                       -       -      R     (port)               -      -     -     0    4806    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (93484 ps) Late External Delay Assertion at pin test_pad[4]
          Group: R2O
     Startpoint: (R) u_input_taker/key_out_reg[52]/clk
          Clock: (R) clk
       Endpoint: (R) test_pad[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4606                  
             Slack:=   93484                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_34_1 

#-------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                                (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_input_taker/key_out_reg[52]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_input_taker/key_out_reg[52]/q   (u)     clk->q R     unmapped_d_flop      4  196.4     0   997    1197    (-,-) 
  TEST_PAD5/PAD                     -       I->PAD R     pc3o05               1 5000.0  1439  3609    4806    (-,-) 
  test_pad[4]                       -       -      R     (port)               -      -     -     0    4806    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (93484 ps) Late External Delay Assertion at pin test_pad[5]
          Group: R2O
     Startpoint: (R) u_input_taker/key_out_reg[53]/clk
          Clock: (R) clk
       Endpoint: (R) test_pad[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4606                  
             Slack:=   93484                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_33_1 

#-------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                                (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_input_taker/key_out_reg[53]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_input_taker/key_out_reg[53]/q   (u)     clk->q R     unmapped_d_flop      4  196.4     0   997    1197    (-,-) 
  TEST_PAD6/PAD                     -       I->PAD R     pc3o05               1 5000.0  1439  3609    4806    (-,-) 
  test_pad[5]                       -       -      R     (port)               -      -     -     0    4806    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (93489 ps) Late External Delay Assertion at pin txt_done_final_pad
          Group: R2O
     Startpoint: (R) u_input_checker/done_reg/clk
          Clock: (R) clk
       Endpoint: (R) txt_done_final_pad
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4601                  
             Slack:=   93489                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_39_1 

#--------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                           (fF)   (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  u_input_checker/done_reg/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_input_checker/done_reg/q   (u)     clk->q R     unmapped_d_flop      1  179.9     0   992    1192    (-,-) 
  TXT_DONE_PAD/PAD             -       I->PAD R     pc3o05               1 5000.0  1439  3609    4801    (-,-) 
  txt_done_final_pad           -       -      R     (port)               -      -     -     0    4801    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (93489 ps) Late External Delay Assertion at pin out_txt_pad[0]
          Group: R2O
     Startpoint: (R) u_input_checker/cipher_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) out_txt_pad[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4601                  
             Slack:=   93489                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_32_1 

#-------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                                (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_input_checker/cipher_reg[0]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_input_checker/cipher_reg[0]/q   (u)     clk->q R     unmapped_d_flop      1  179.9     0   992    1192    (-,-) 
  TXT_OUTPUT_0_PAD/PAD              -       I->PAD R     pc3o05               1 5000.0  1439  3609    4801    (-,-) 
  out_txt_pad[0]                    -       -      R     (port)               -      -     -     0    4801    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (93489 ps) Late External Delay Assertion at pin out_txt_pad[1]
          Group: R2O
     Startpoint: (R) u_input_checker/cipher_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) out_txt_pad[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4601                  
             Slack:=   93489                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_31_1 

#-------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                                (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_input_checker/cipher_reg[1]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_input_checker/cipher_reg[1]/q   (u)     clk->q R     unmapped_d_flop      1  179.9     0   992    1192    (-,-) 
  TXT_OUTPUT_1_PAD/PAD              -       I->PAD R     pc3o05               1 5000.0  1439  3609    4801    (-,-) 
  out_txt_pad[1]                    -       -      R     (port)               -      -     -     0    4801    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (93489 ps) Late External Delay Assertion at pin out_txt_pad[2]
          Group: R2O
     Startpoint: (R) u_input_checker/cipher_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) out_txt_pad[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4601                  
             Slack:=   93489                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_30_1 

#-------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                                (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_input_checker/cipher_reg[2]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_input_checker/cipher_reg[2]/q   (u)     clk->q R     unmapped_d_flop      1  179.9     0   992    1192    (-,-) 
  TXT_OUTPUT_2_PAD/PAD              -       I->PAD R     pc3o05               1 5000.0  1439  3609    4801    (-,-) 
  out_txt_pad[2]                    -       -      R     (port)               -      -     -     0    4801    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (93489 ps) Late External Delay Assertion at pin out_txt_pad[3]
          Group: R2O
     Startpoint: (R) u_input_checker/cipher_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) out_txt_pad[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4601                  
             Slack:=   93489                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_29_1 

#-------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                                (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_input_checker/cipher_reg[3]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_input_checker/cipher_reg[3]/q   (u)     clk->q R     unmapped_d_flop      1  179.9     0   992    1192    (-,-) 
  TXT_OUTPUT_3_PAD/PAD              -       I->PAD R     pc3o05               1 5000.0  1439  3609    4801    (-,-) 
  out_txt_pad[3]                    -       -      R     (port)               -      -     -     0    4801    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (93489 ps) Late External Delay Assertion at pin done_final_pad
          Group: R2O
     Startpoint: (R) u_output_giver/done_reg/clk
          Clock: (R) clk
       Endpoint: (R) done_final_pad
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4601                  
             Slack:=   93489                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_28_1 

#-------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                          (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  u_output_giver/done_reg/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_output_giver/done_reg/q   (u)     clk->q R     unmapped_d_flop      1  179.9     0   992    1192    (-,-) 
  DONE_PAD/PAD                -       I->PAD R     pc3o05               1 5000.0  1439  3609    4801    (-,-) 
  done_final_pad              -       -      R     (port)               -      -     -     0    4801    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (93489 ps) Late External Delay Assertion at pin cipher_pad[0]
          Group: R2O
     Startpoint: (R) u_output_giver/cipher_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) cipher_pad[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4601                  
             Slack:=   93489                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_27_1 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                               (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_output_giver/cipher_reg[0]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_output_giver/cipher_reg[0]/q   (u)     clk->q R     unmapped_d_flop      1  179.9     0   992    1192    (-,-) 
  OUTPUT_0_PAD/PAD                 -       I->PAD R     pc3o05               1 5000.0  1439  3609    4801    (-,-) 
  cipher_pad[0]                    -       -      R     (port)               -      -     -     0    4801    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (93489 ps) Late External Delay Assertion at pin cipher_pad[1]
          Group: R2O
     Startpoint: (R) u_output_giver/cipher_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) cipher_pad[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4601                  
             Slack:=   93489                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_26_1 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                               (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_output_giver/cipher_reg[1]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_output_giver/cipher_reg[1]/q   (u)     clk->q R     unmapped_d_flop      1  179.9     0   992    1192    (-,-) 
  OUTPUT_1_PAD/PAD                 -       I->PAD R     pc3o05               1 5000.0  1439  3609    4801    (-,-) 
  cipher_pad[1]                    -       -      R     (port)               -      -     -     0    4801    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (93489 ps) Late External Delay Assertion at pin cipher_pad[2]
          Group: R2O
     Startpoint: (R) u_output_giver/cipher_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) cipher_pad[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4601                  
             Slack:=   93489                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                
  output_delay             400             cons.sdc_line_71_25_1 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                               (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_output_giver/cipher_reg[2]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_output_giver/cipher_reg[2]/q   (u)     clk->q R     unmapped_d_flop      1  179.9     0   992    1192    (-,-) 
  OUTPUT_2_PAD/PAD                 -       I->PAD R     pc3o05               1 5000.0  1439  3609    4801    (-,-) 
  cipher_pad[2]                    -       -      R     (port)               -      -     -     0    4801    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (93489 ps) Late External Delay Assertion at pin cipher_pad[3]
          Group: R2O
     Startpoint: (R) u_output_giver/cipher_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) cipher_pad[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
      Output Delay:-     400                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98290                  
      Launch Clock:-     200                  
         Data Path:-    4601                  
             Slack:=   93489                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O           
  output_delay             400             cons.sdc_line_71 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                               (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_output_giver/cipher_reg[3]/clk -       -      R     (arrival)          310      - 20000     0     200    (-,-) 
  u_output_giver/cipher_reg[3]/q   (u)     clk->q R     unmapped_d_flop      1  179.9     0   992    1192    (-,-) 
  OUTPUT_3_PAD/PAD                 -       I->PAD R     pc3o05               1 5000.0  1439  3609    4801    (-,-) 
  cipher_pad[3]                    -       -      R     (port)               -      -     -     0    4801    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[15]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk          -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q            (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                      (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                   (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g982/z                    (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g952/z                    (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g904/z                    (u)     in_1->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g883/z                    (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1680/z         (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1681/z         (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1492/z         (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1493/z         (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1463/z         (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1346/z         (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1321/z         (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[15]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[14]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk          -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q            (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                      (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                   (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g991/z                    (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g938/z                    (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g897/z                    (u)     in_1->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g890/z                    (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1677/z         (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1678/z         (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1510/z         (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1511/z         (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1466/z         (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1337/z         (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1324/z         (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[14]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[13]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk          -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q            (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                      (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                   (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g987/z                    (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g933/z                    (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g907/z                    (u)     in_0->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g879/z                    (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1674/z         (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1675/z         (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1498/z         (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1499/z         (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1467/z         (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1331/z         (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1288/z         (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[13]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[12]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk          -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q            (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                      (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                   (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g967/z                    (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g960/z                    (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g913/z                    (u)     in_0->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g880/z                    (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1671/z         (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1672/z         (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1513/z         (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1514/z         (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1464/z         (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1358/z         (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1319/z         (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[12]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[11]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk          -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q            (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                      (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                   (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g1027/z                   (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g948/z                    (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g901/z                    (u)     in_0->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g885/z                    (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1668/z         (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1669/z         (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1504/z         (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1505/z         (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1461/z         (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1332/z         (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1316/z         (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[11]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[10]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk          -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q            (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                      (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                   (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g1019/z                   (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g945/z                    (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g921/z                    (u)     in_1->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g889/z                    (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1665/z         (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1666/z         (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1485/z         (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1486/z         (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1468/z         (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1326/z         (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1307/z         (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[10]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[9]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q           (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                     (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g1003/z                  (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g929/z                   (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g914/z                   (u)     in_0->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g877/z                   (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1662/z        (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1663/z        (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1488/z        (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1489/z        (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1459/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1360/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1310/z        (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[9]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[8]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q           (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                     (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g1009/z                  (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g922/z                   (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g896/z                   (u)     in_0->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g875/z                   (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1659/z        (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1660/z        (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1476/z        (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1477/z        (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1465/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1342/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1322/z        (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[8]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[7]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q           (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                     (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g1000/z                  (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g928/z                   (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g906/z                   (u)     in_0->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g884/z                   (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1656/z        (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1657/z        (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1495/z        (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1496/z        (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1460/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1345/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1313/z        (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[7]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[5]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q           (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                     (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g983/z                   (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g942/z                   (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g898/z                   (u)     in_0->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g888/z                   (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1650/z        (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1651/z        (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1473/z        (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1474/z        (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1470/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1341/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1323/z        (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[5]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[4]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q           (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                     (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g1018/z                  (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g930/z                   (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g911/z                   (u)     in_0->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g878/z                   (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1647/z        (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1648/z        (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1519/z        (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1520/z        (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1456/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1350/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1300/z        (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[2]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q           (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                     (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g975/z                   (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g951/z                   (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g894/z                   (u)     in_0->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g892/z                   (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1641/z        (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1642/z        (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1507/z        (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1508/z        (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1457/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1362/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1303/z        (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (95363 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[1]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2989                  
             Slack:=   95363                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q           (u)     clk->q  R     unmapped_d_flop        9 49.5     0   955    1155    (-,-) 
  u_simon/g4/z                     (u)     in_1->z R     unmapped_or2           3 16.5     0   198    1353    (-,-) 
  u_simon/g1047/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1761    (-,-) 
  u_simon/g1011/z                  (u)     in_0->z R     unmapped_complex2      1  5.5     0   125    1886    (-,-) 
  u_simon/g935/z                   (u)     in_0->z F     unmapped_nand2         1  5.1     0   125    2011    (-,-) 
  u_simon/g905/z                   (u)     in_1->z F     unmapped_complex2      1  5.1     0   125    2136    (-,-) 
  u_simon/g893/z                   (u)     in_1->z F     unmapped_or2           2 10.2     0   163    2299    (-,-) 
  u_simon/u_encrypt/g1638/z        (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2421    (-,-) 
  u_simon/u_encrypt/g1639/z        (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2580    (-,-) 
  u_simon/u_encrypt/g1516/z        (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2702    (-,-) 
  u_simon/u_encrypt/g1517/z        (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2824    (-,-) 
  u_simon/u_encrypt/g1462/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2946    (-,-) 
  u_simon/u_encrypt/g1351/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3067    (-,-) 
  u_simon/u_encrypt/g1320/z        (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3189    (-,-) 
  u_simon/u_encrypt/x_cur_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0    3189    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (95382 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[6]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2971                  
             Slack:=   95382                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q           (u)     clk->q  F     unmapped_d_flop        9 45.9     0   955    1155    (-,-) 
  u_simon/g4/z                     (u)     in_1->z F     unmapped_or2           3 15.3     0   198    1353    (-,-) 
  u_simon/g1042/z                  (u)     in_0->z R     unmapped_nand2         1  5.5     0   125    1478    (-,-) 
  u_simon/g1028/z                  (u)     in_0->z F     unmapped_nand2        16 81.6     0   390    1868    (-,-) 
  u_simon/g961/z                   (u)     in_0->z R     unmapped_nand2         1  5.5     0   125    1993    (-,-) 
  u_simon/g919/z                   (u)     in_1->z F     unmapped_nand2         1  5.1     0   125    2118    (-,-) 
  u_simon/g891/z                   (u)     in_0->z F     unmapped_or2           2 10.2     0   163    2281    (-,-) 
  u_simon/u_encrypt/g1653/z        (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2402    (-,-) 
  u_simon/u_encrypt/g1654/z        (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2562    (-,-) 
  u_simon/u_encrypt/g1479/z        (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2684    (-,-) 
  u_simon/u_encrypt/g1480/z        (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2805    (-,-) 
  u_simon/u_encrypt/g1458/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2927    (-,-) 
  u_simon/u_encrypt/g1340/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3049    (-,-) 
  u_simon/u_encrypt/g1306/z        (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3171    (-,-) 
  u_simon/u_encrypt/x_cur_reg[6]/d -       -       R     unmapped_d_flop        1    -     -     0    3171    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (95382 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[3]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2971                  
             Slack:=   95382                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q           (u)     clk->q  F     unmapped_d_flop        9 45.9     0   955    1155    (-,-) 
  u_simon/g4/z                     (u)     in_1->z F     unmapped_or2           3 15.3     0   198    1353    (-,-) 
  u_simon/g1042/z                  (u)     in_0->z R     unmapped_nand2         1  5.5     0   125    1478    (-,-) 
  u_simon/g1028/z                  (u)     in_0->z F     unmapped_nand2        16 81.6     0   390    1868    (-,-) 
  u_simon/g926/z                   (u)     in_0->z R     unmapped_nand2         1  5.5     0   125    1993    (-,-) 
  u_simon/g917/z                   (u)     in_1->z F     unmapped_nand2         1  5.1     0   125    2118    (-,-) 
  u_simon/g882/z                   (u)     in_0->z F     unmapped_or2           2 10.2     0   163    2281    (-,-) 
  u_simon/u_encrypt/g1644/z        (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2402    (-,-) 
  u_simon/u_encrypt/g1645/z        (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2562    (-,-) 
  u_simon/u_encrypt/g1482/z        (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2684    (-,-) 
  u_simon/u_encrypt/g1483/z        (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2805    (-,-) 
  u_simon/u_encrypt/g1454/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2927    (-,-) 
  u_simon/u_encrypt/g1328/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3049    (-,-) 
  u_simon/u_encrypt/g1292/z        (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3171    (-,-) 
  u_simon/u_encrypt/x_cur_reg[3]/d -       -       R     unmapped_d_flop        1    -     -     0    3171    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (95382 ps) Setup Check with Pin u_simon/u_encrypt/x_cur_reg[0]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/x_cur_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2971                  
             Slack:=   95382                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[1]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[1]/q           (u)     clk->q  F     unmapped_d_flop        9 45.9     0   955    1155    (-,-) 
  u_simon/g4/z                     (u)     in_1->z F     unmapped_or2           3 15.3     0   198    1353    (-,-) 
  u_simon/g1042/z                  (u)     in_0->z R     unmapped_nand2         1  5.5     0   125    1478    (-,-) 
  u_simon/g1028/z                  (u)     in_0->z F     unmapped_nand2        16 81.6     0   390    1868    (-,-) 
  u_simon/g950/z                   (u)     in_0->z R     unmapped_nand2         1  5.5     0   125    1993    (-,-) 
  u_simon/g899/z                   (u)     in_1->z F     unmapped_nand2         1  5.1     0   125    2118    (-,-) 
  u_simon/g887/z                   (u)     in_0->z F     unmapped_or2           2 10.2     0   163    2281    (-,-) 
  u_simon/u_encrypt/g1635/z        (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2402    (-,-) 
  u_simon/u_encrypt/g1636/z        (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2562    (-,-) 
  u_simon/u_encrypt/g1501/z        (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2684    (-,-) 
  u_simon/u_encrypt/g1502/z        (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2805    (-,-) 
  u_simon/u_encrypt/g1455/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2927    (-,-) 
  u_simon/u_encrypt/g1348/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3049    (-,-) 
  u_simon/u_encrypt/g1297/z        (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    3171    (-,-) 
  u_simon/u_encrypt/x_cur_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0    3171    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (95460 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[0]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/u_key_gen/i_cur_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2893                  
             Slack:=   95460                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  u_simon/u_key_gen/i_cur_reg[3]/clk -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/u_key_gen/i_cur_reg[3]/q   (u)     clk->q  F     unmapped_d_flop        7 35.7     0   916    1116    (-,-) 
  u_simon/u_key_gen/g2725/z          (u)     in_1->z F     unmapped_complex2      2 10.2     0   159    1275    (-,-) 
  u_simon/u_key_gen/g2593/z          (u)     in_0->z F     unmapped_or2           1  5.1     0   122    1397    (-,-) 
  u_simon/u_key_gen/g2470/z          (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    1518    (-,-) 
  u_simon/u_key_gen/g2400/z          (u)     in_0->z F     unmapped_nand2         1  5.1     0   122    1640    (-,-) 
  u_simon/u_key_gen/g2381/z          (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    1762    (-,-) 
  u_simon/u_key_gen/g2373/z          (u)     in_1->z F     unmapped_nand2         1  5.1     0   122    1884    (-,-) 
  u_simon/u_key_gen/g2352/z          (u)     in_1->z R     unmapped_nand2         2 11.0     0   159    2043    (-,-) 
  u_simon/u_key_gen/g2346/z          (u)     in_1->z F     unmapped_complex2      1  5.1     0   122    2165    (-,-) 
  u_simon/u_key_gen/g2347/z          (u)     in_1->z R     unmapped_nand2         2 11.0     0   159    2324    (-,-) 
  u_simon/u_key_gen/g2343/z          (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    2446    (-,-) 
  u_simon/u_key_gen/g2344/z          (u)     in_1->z F     unmapped_nand2         2 10.2     0   159    2605    (-,-) 
  u_simon/u_key_gen/g2340/z          (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2727    (-,-) 
  u_simon/u_key_gen/g2341/z          (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2849    (-,-) 
  u_simon/u_key_gen/g2338/z          (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2971    (-,-) 
  u_simon/u_key_gen/g2337/z          (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3093    (-,-) 
  u_simon/u_key_gen/key3_reg[0]/d    -       -       R     unmapped_d_flop        1    -     -     0    3093    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[15]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q           (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                  (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                  (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z        (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z        (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2379/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2374/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[15]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[14]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q           (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                  (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                  (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z        (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z        (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2382/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2368/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[14]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[13]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q           (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                  (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                  (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z        (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z        (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2388/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2353/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[13]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[12]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q           (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                  (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                  (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z        (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z        (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2393/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2376/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[12]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[11]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q           (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                  (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                  (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z        (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z        (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2377/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2375/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[11]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[10]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk         -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q           (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                  (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                  (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                  (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z        (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z        (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2387/z        (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2365/z        (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[10]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[9]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk        -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q          (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                 (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                 (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                 (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z       (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z       (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2394/z       (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2358/z       (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[9]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[8]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk        -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q          (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                 (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                 (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                 (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z       (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z       (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2378/z       (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2372/z       (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[8]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[7]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk        -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q          (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                 (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                 (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                 (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z       (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z       (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2395/z       (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2356/z       (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[7]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[6]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk        -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q          (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                 (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                 (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                 (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z       (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z       (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2383/z       (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2364/z       (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[6]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[5]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk        -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q          (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                 (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                 (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                 (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z       (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z       (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2396/z       (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2357/z       (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[5]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[4]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk        -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q          (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                 (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                 (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                 (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z       (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z       (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2389/z       (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2359/z       (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[3]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk        -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q          (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                 (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                 (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                 (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z       (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z       (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2390/z       (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2363/z       (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[3]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[2]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk        -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q          (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                 (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                 (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                 (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z       (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z       (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2380/z       (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2367/z       (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[2]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (95529 ps) Setup Check with Pin u_simon/u_key_gen/key3_reg[1]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/j_cur_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_key_gen/key3_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2824                  
             Slack:=   95529                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  u_simon/j_cur_reg[0]/clk        -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/j_cur_reg[0]/q          (u)     clk->q  F     unmapped_d_flop        8 40.8     0   944    1144    (-,-) 
  u_simon/g1051/z                 (u)     in_0->z R     unmapped_complex2      2 11.0     0   163    1307    (-,-) 
  u_simon/g1040/z                 (u)     in_0->z R     unmapped_complex2     18 99.0     0   408    1716    (-,-) 
  u_simon/g1052/z                 (u)     in_1->z F     unmapped_complex2      4 20.4     0   240    1956    (-,-) 
  u_simon/u_key_gen/g1759/z       (u)     in_1->z F     unmapped_or2          53 40.8     0   448    2404    (-,-) 
  u_simon/u_key_gen/g2399/z       (u)     in_0->z F     unmapped_or2          16 81.6     0   376    2780    (-,-) 
  u_simon/u_key_gen/g2397/z       (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2902    (-,-) 
  u_simon/u_key_gen/g2366/z       (u)     in_0->z R     unmapped_nand2         1  5.5     0   122    3024    (-,-) 
  u_simon/u_key_gen/key3_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0    3024    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (95563 ps) Setup Check with Pin u_simon/u_encrypt/i_cur_reg[5]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/i_cur_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2789                  
             Slack:=   95563                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[3]/clk -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[3]/q   (u)     clk->q  F     unmapped_d_flop        4 20.4     0   863    1063    (-,-) 
  u_simon/u_encrypt/g1682/z          (u)     in_1->z F     unmapped_or2           1  5.1     0   122    1184    (-,-) 
  u_simon/u_encrypt/g1547/z          (u)     in_0->z F     unmapped_or2           1  5.1     0   122    1306    (-,-) 
  u_simon/u_encrypt/g1490/z          (u)     in_0->z F     unmapped_or2           2 10.2     0   159    1466    (-,-) 
  u_simon/u_encrypt/g1471/z          (u)     in_0->z F     unmapped_or2           3 15.3     0   193    1659    (-,-) 
  u_simon/u_encrypt/g1453/z          (u)     in_0->z R     unmapped_nand2         3 16.5     0   193    1852    (-,-) 
  u_simon/u_encrypt/g1448/z          (u)     in_0->z F     unmapped_nand2         3 15.3     0   193    2045    (-,-) 
  u_simon/u_encrypt/g1412/z          (u)     in_0->z F     unmapped_complex2      3 15.3     0   193    2238    (-,-) 
  u_simon/u_encrypt/g1364/z          (u)     in_0->z F     unmapped_complex2      3 15.3     0   193    2431    (-,-) 
  u_simon/u_encrypt/g808/z           (u)     in_0->z F     unmapped_complex2      3 15.3     0   193    2624    (-,-) 
  u_simon/u_encrypt/g1015/z          (u)     in_0->z F     unmapped_complex2      1  5.1     0   122    2745    (-,-) 
  u_simon/u_encrypt/g1723/z          (u)     in_0->z R     unmapped_complex2      1  5.5     0   122    2867    (-,-) 
  u_simon/u_encrypt/g1721/z          (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2989    (-,-) 
  u_simon/u_encrypt/i_cur_reg[5]/d   -       -       R     unmapped_d_flop        1    -     -     0    2989    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (95563 ps) Setup Check with Pin u_simon/u_encrypt/i_cur_reg[4]/clk->d
          Group: R2R
     Startpoint: (R) u_simon/u_encrypt/i_cur_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) u_simon/u_encrypt/i_cur_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+     200          200     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100200          200     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
       Path Adjust:+   -1500                  
     Required Time:=   98552                  
      Launch Clock:-     200                  
         Data Path:-    2789                  
             Slack:=   95563                  

Exceptions/Constraints:
  path_adjust            -1500            PA_C2C 

#---------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  u_simon/u_encrypt/i_cur_reg[3]/clk -       -       R     (arrival)            310    - 20000     0     200    (-,-) 
  u_simon/u_encrypt/i_cur_reg[3]/q   (u)     clk->q  F     unmapped_d_flop        4 20.4     0   863    1063    (-,-) 
  u_simon/u_encrypt/g1682/z          (u)     in_1->z F     unmapped_or2           1  5.1     0   122    1184    (-,-) 
  u_simon/u_encrypt/g1547/z          (u)     in_0->z F     unmapped_or2           1  5.1     0   122    1306    (-,-) 
  u_simon/u_encrypt/g1490/z          (u)     in_0->z F     unmapped_or2           2 10.2     0   159    1466    (-,-) 
  u_simon/u_encrypt/g1471/z          (u)     in_0->z F     unmapped_or2           3 15.3     0   193    1659    (-,-) 
  u_simon/u_encrypt/g1453/z          (u)     in_0->z R     unmapped_nand2         3 16.5     0   193    1852    (-,-) 
  u_simon/u_encrypt/g1448/z          (u)     in_0->z F     unmapped_nand2         3 15.3     0   193    2045    (-,-) 
  u_simon/u_encrypt/g1412/z          (u)     in_0->z F     unmapped_complex2      3 15.3     0   193    2238    (-,-) 
  u_simon/u_encrypt/g1364/z          (u)     in_0->z F     unmapped_complex2      3 15.3     0   193    2431    (-,-) 
  u_simon/u_encrypt/g808/z           (u)     in_0->z F     unmapped_complex2      3 15.3     0   193    2624    (-,-) 
  u_simon/u_encrypt/g1290/z          (u)     in_0->z F     unmapped_or2           1  5.1     0   122    2745    (-,-) 
  u_simon/u_encrypt/g1291/z          (u)     in_1->z R     unmapped_nand2         1  5.5     0   122    2867    (-,-) 
  u_simon/u_encrypt/g1720/z          (u)     in_1->z R     unmapped_complex2      1  5.5     0   122    2989    (-,-) 
  u_simon/u_encrypt/i_cur_reg[4]/d   -       -       R     unmapped_d_flop        1    -     -     0    2989    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

