// Seed: 3727152334
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  type_10(
      id_2, 1, !id_1 > id_3
  );
  logic id_3;
  logic id_4;
  assign id_3 = 1'b0;
  logic id_5;
  assign id_5 = 1 == id_3;
  logic id_6;
  logic id_7 = 1;
  logic id_8;
  always @(posedge id_4);
  logic id_9;
endmodule
