library IEEE;
use IEEE.std_logic_1164.all;

entity Reg is 
	generic (n: integer :=4);
	port (
		D_IN: in std_logic_vector (n-1 downto 0);
		SI, CLK, RST, SLOAD, ENABLE: in std_logic;
		SO:out std_logic;
		D_OUT: out std_logic_vector (n-1 downto 0));
	end Reg;