============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Mar 31 2025  05:28:19 pm
  Module:                 ripple_carry_adder_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (193240 ps) Path Delay Check
     Startpoint: (F) A[1]
       Endpoint: (R) S[15]

                   Capture    Launch  
      Path Delay:+  200000         -  
      Drv Adjust:+       0         0  
         Arrival:=  200000            
                                      
   Required Time:=  200000            
       Data Path:-    6760            
           Slack:=  193240            

Exceptions/Constraints:
  max_delay            200000           constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags     Arc     Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  A[1]                                  -       -         F     (arrival)                  1  7.2  1000     0       0    (-,-) 
  full_adder_loop[1].FA/g65__2398/COUT  -       B->COUT   F     sky130_fd_sc_hd__fa_1      1  5.8    96   786     786    (-,-) 
  full_adder_loop[2].FA/g65__5107/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    1182    (-,-) 
  full_adder_loop[3].FA/g65__6260/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    1579    (-,-) 
  full_adder_loop[4].FA/g65__4319/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    1975    (-,-) 
  full_adder_loop[5].FA/g65__8428/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    2371    (-,-) 
  full_adder_loop[6].FA/g65__5526/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    2768    (-,-) 
  full_adder_loop[7].FA/g65__6783/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    3164    (-,-) 
  full_adder_loop[8].FA/g65__3680/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    3560    (-,-) 
  full_adder_loop[9].FA/g65__1617/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    3956    (-,-) 
  full_adder_loop[10].FA/g65__2802/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    4353    (-,-) 
  full_adder_loop[11].FA/g65__1705/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    4749    (-,-) 
  full_adder_loop[12].FA/g65__5122/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    5145    (-,-) 
  full_adder_loop[13].FA/g65__8246/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    5542    (-,-) 
  full_adder_loop[14].FA/g65__7098/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    5938    (-,-) 
  full_adder_loop[15].FA/g65__6131/SUM  -       CIN->SUM  R     sky130_fd_sc_hd__fa_1      1 51.3   506   822    6760    (-,-) 
  S[15]                                 <<<     -         R     (port)                     -    -     -     0    6760    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------

