

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Mon Apr 13 18:57:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       default
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.086|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  200545|  200545|  200545|  200545|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- conv_layer1_neurons_loop          |  200544|  200544|     33424|          -|          -|     6|    no    |
        | + conv_layer1_kernel_1_loop        |   31560|   31560|      1052|          -|          -|    30|    no    |
        |  ++ conv_layer1_kernel_2_loop      |    1050|    1050|        35|          -|          -|    30|    no    |
        |   +++ conv_layer1_kernel_3_loop    |      33|      33|        11|          -|          -|     3|    no    |
        |    ++++ conv_layer1_kernel_4_loop  |       9|       9|         3|          -|          -|     3|    no    |
        | + conv_layer1_relu_outer_loop      |    1860|    1860|        62|          -|          -|    30|    no    |
        |  ++ conv_layer1_relu_inner_loop    |      60|      60|         2|          -|          -|    30|    no    |
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     695|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       7|       5|
|Multiplexer      |        -|      -|       -|     173|
|Register         |        -|      -|     168|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     175|     873|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |        Memory        |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |conv_1_biases_V_U     |conv_layer1_conv_1_biases_V     |        0|  3|   1|     6|    3|     1|           18|
    |conv_1_weights_V_0_U  |conv_layer1_conv_1_weights_V_0  |        0|  4|   4|    54|    4|     1|          216|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                 |                                |        0|  7|   5|    60|    7|     2|          234|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_s_fu_658_p2                  |     *    |      0|  0|  41|           4|           8|
    |accumulation_V_fu_745_p2         |     +    |      0|  0|  15|           8|           8|
    |col_3_fu_869_p2                  |     +    |      0|  0|  15|           5|           1|
    |col_4_fu_596_p2                  |     +    |      0|  0|  15|           5|           1|
    |i_6_fu_464_p2                    |     +    |      0|  0|  12|           1|           3|
    |j_3_fu_630_p2                    |     +    |      0|  0|  12|           3|           1|
    |p_5_fu_280_p2                    |     +    |      0|  0|  12|           3|           1|
    |p_Val2_23_fu_528_p2              |     +    |      0|  0|  15|           8|           8|
    |p_Val2_26_fu_694_p2              |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_371_p2               |     +    |      0|  0|  10|           2|           2|
    |ret_V_7_fu_515_p2                |     +    |      0|  0|  16|           9|           9|
    |ret_V_fu_731_p2                  |     +    |      0|  0|  16|           9|           9|
    |row_3_fu_818_p2                  |     +    |      0|  0|  15|           5|           1|
    |row_4_fu_442_p2                  |     +    |      0|  0|  15|           5|           1|
    |tmp_39_fu_391_p2                 |     +    |      0|  0|  15|           2|           5|
    |tmp_43_fu_491_p2                 |     +    |      0|  0|  15|           5|           2|
    |tmp_46_fu_458_p2                 |     +    |      0|  0|  15|           5|           5|
    |tmp_48_fu_612_p2                 |     +    |      0|  0|  15|           5|           5|
    |tmp_62_fu_401_p2                 |     +    |      0|  0|  17|          10|          10|
    |tmp_64_fu_828_p2                 |     +    |      0|  0|  17|          10|          10|
    |tmp_66_fu_879_p2                 |     +    |      0|  0|  21|          14|          14|
    |tmp_73_fu_501_p2                 |     +    |      0|  0|  21|          14|          14|
    |tmp_76_fu_474_p2                 |     +    |      0|  0|  15|           7|           7|
    |tmp_81_fu_640_p2                 |     +    |      0|  0|  15|           7|           7|
    |tmp_58_fu_307_p2                 |     -    |      0|  0|  15|           6|           6|
    |tmp_61_fu_341_p2                 |     -    |      0|  0|  16|           9|           9|
    |tmp_63_fu_430_p2                 |     -    |      0|  0|  21|          14|          14|
    |tmp_65_fu_857_p2                 |     -    |      0|  0|  21|          14|          14|
    |tmp_78_fu_485_p2                 |     -    |      0|  0|  15|           7|           7|
    |underflow_fu_764_p2              |    and   |      0|  0|   6|           1|           1|
    |underflow_s_fu_547_p2            |    and   |      0|  0|   6|           1|           1|
    |exitcond3_fu_274_p2              |   icmp   |      0|  0|   9|           3|           3|
    |exitcond5_fu_812_p2              |   icmp   |      0|  0|  11|           5|           3|
    |exitcond6_fu_385_p2              |   icmp   |      0|  0|  11|           5|           2|
    |exitcond7_fu_436_p2              |   icmp   |      0|  0|  11|           5|           2|
    |exitcond8_fu_452_p2              |   icmp   |      0|  0|   9|           3|           2|
    |exitcond9_fu_606_p2              |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_fu_863_p2               |   icmp   |      0|  0|  11|           5|           3|
    |tmp_42_fu_893_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |brmerge20_fu_565_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge22_fu_782_p2              |    or    |      0|  0|   6|           1|           1|
    |output_V_load_s_fu_899_p3        |  select  |      0|  0|   7|           1|           7|
    |p_0306_1_fu_587_p3               |  select  |      0|  0|   8|           1|           8|
    |p_5_55_fu_796_p3                 |  select  |      0|  0|   9|           1|           9|
    |p_Val2_27_fu_716_p3              |  select  |      0|  0|   8|           1|           8|
    |p_Val2_47_be_fu_804_p3           |  select  |      0|  0|   8|           1|           8|
    |p_Val2_cast_fu_359_p3            |  select  |      0|  0|   2|           1|           2|
    |p_mux7_fu_788_p3                 |  select  |      0|  0|   8|           1|           7|
    |p_mux_fu_571_p3                  |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_579_p3                    |  select  |      0|  0|   9|           1|           9|
    |phitmp_fu_708_p3                 |  select  |      0|  0|   8|           1|           8|
    |brmerge21_fu_770_p2              |    xor   |      0|  0|   6|           1|           1|
    |brmerge_fu_553_p2                |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i122_0_not_fu_776_p2   |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i_i_i77_0_s_fu_559_p2  |    xor   |      0|  0|   6|           1|           2|
    |tmp_45_fu_541_p2                 |    xor   |      0|  0|   6|           1|           2|
    |tmp_51_fu_758_p2                 |    xor   |      0|  0|   6|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 695|         261|         295|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  56|         13|    1|         13|
    |col2_reg_263       |   9|          2|    5|         10|
    |col_reg_194        |   9|          2|    5|         10|
    |i_reg_218          |   9|          2|    3|          6|
    |j_reg_241          |   9|          2|    3|          6|
    |output_V_address0  |  21|          4|   13|         52|
    |output_V_d0        |  15|          3|    8|         24|
    |p_Val2_22_reg_206  |   9|          2|    8|         16|
    |p_Val2_24_reg_229  |   9|          2|    8|         16|
    |p_reg_170          |   9|          2|    3|          6|
    |row1_reg_252       |   9|          2|    5|         10|
    |row_reg_182        |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 173|         38|   67|        179|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  12|   0|   12|          0|
    |col2_reg_263            |   5|   0|    5|          0|
    |col_3_reg_1030          |   5|   0|    5|          0|
    |col_reg_194             |   5|   0|    5|          0|
    |i_6_reg_970             |   3|   0|    3|          0|
    |i_reg_218               |   3|   0|    3|          0|
    |j_3_reg_993             |   3|   0|    3|          0|
    |j_reg_241               |   3|   0|    3|          0|
    |lhs_V_reg_941           |   9|   0|    9|          0|
    |output_V_addr_reg_1035  |  13|   0|   13|          0|
    |p_5_reg_915             |   3|   0|    3|          0|
    |p_Val2_22_reg_206       |   8|   0|    8|          0|
    |p_Val2_24_reg_229       |   8|   0|    8|          0|
    |p_Val2_26_cast_reg_936  |   8|   0|    8|          0|
    |p_Val2_27_reg_1003      |   8|   0|    8|          0|
    |p_reg_170               |   3|   0|    3|          0|
    |row1_reg_252            |   5|   0|    5|          0|
    |row_3_reg_1017          |   5|   0|    5|          0|
    |row_reg_182             |   5|   0|    5|          0|
    |tmp_46_reg_965          |   5|   0|    5|          0|
    |tmp_63_reg_949          |  13|   0|   14|          1|
    |tmp_65_reg_1022         |  13|   0|   14|          1|
    |tmp_68_cast_reg_925     |   7|   0|    7|          0|
    |tmp_71_cast_reg_930     |   9|   0|   10|          1|
    |tmp_78_reg_975          |   7|   0|    7|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 168|   0|  171|          3|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|input_V_address0   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    8|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   13|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |    8|  ap_memory |   output_V   |     array    |
|output_V_q0        |  in |    8|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

