#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23bd6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23bd830 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x23cc240 .functor NOT 1, L_0x23f90a0, C4<0>, C4<0>, C4<0>;
L_0x23f8e00 .functor XOR 1, L_0x23f8ca0, L_0x23f8d60, C4<0>, C4<0>;
L_0x23f8f90 .functor XOR 1, L_0x23f8e00, L_0x23f8ec0, C4<0>, C4<0>;
v0x23f38d0_0 .net *"_ivl_10", 0 0, L_0x23f8ec0;  1 drivers
v0x23f39d0_0 .net *"_ivl_12", 0 0, L_0x23f8f90;  1 drivers
v0x23f3ab0_0 .net *"_ivl_2", 0 0, L_0x23f5680;  1 drivers
v0x23f3b70_0 .net *"_ivl_4", 0 0, L_0x23f8ca0;  1 drivers
v0x23f3c50_0 .net *"_ivl_6", 0 0, L_0x23f8d60;  1 drivers
v0x23f3d80_0 .net *"_ivl_8", 0 0, L_0x23f8e00;  1 drivers
v0x23f3e60_0 .net "a", 0 0, v0x23ef8b0_0;  1 drivers
v0x23f3f00_0 .net "b", 0 0, v0x23ef950_0;  1 drivers
v0x23f3fa0_0 .net "c", 0 0, v0x23ef9f0_0;  1 drivers
v0x23f4040_0 .var "clk", 0 0;
v0x23f40e0_0 .net "d", 0 0, v0x23efb30_0;  1 drivers
v0x23f4180_0 .net "q_dut", 0 0, L_0x23f8980;  1 drivers
v0x23f4220_0 .net "q_ref", 0 0, L_0x23a8ea0;  1 drivers
v0x23f42c0_0 .var/2u "stats1", 159 0;
v0x23f4360_0 .var/2u "strobe", 0 0;
v0x23f4400_0 .net "tb_match", 0 0, L_0x23f90a0;  1 drivers
v0x23f44c0_0 .net "tb_mismatch", 0 0, L_0x23cc240;  1 drivers
v0x23f4580_0 .net "wavedrom_enable", 0 0, v0x23efc20_0;  1 drivers
v0x23f4620_0 .net "wavedrom_title", 511 0, v0x23efcc0_0;  1 drivers
L_0x23f5680 .concat [ 1 0 0 0], L_0x23a8ea0;
L_0x23f8ca0 .concat [ 1 0 0 0], L_0x23a8ea0;
L_0x23f8d60 .concat [ 1 0 0 0], L_0x23f8980;
L_0x23f8ec0 .concat [ 1 0 0 0], L_0x23a8ea0;
L_0x23f90a0 .cmp/eeq 1, L_0x23f5680, L_0x23f8f90;
S_0x23bd9c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x23bd830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23a8ea0 .functor OR 1, v0x23ef9f0_0, v0x23ef950_0, C4<0>, C4<0>;
v0x23cc4b0_0 .net "a", 0 0, v0x23ef8b0_0;  alias, 1 drivers
v0x23cc550_0 .net "b", 0 0, v0x23ef950_0;  alias, 1 drivers
v0x23a8ff0_0 .net "c", 0 0, v0x23ef9f0_0;  alias, 1 drivers
v0x23a9090_0 .net "d", 0 0, v0x23efb30_0;  alias, 1 drivers
v0x23eeeb0_0 .net "q", 0 0, L_0x23a8ea0;  alias, 1 drivers
S_0x23ef060 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x23bd830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23ef8b0_0 .var "a", 0 0;
v0x23ef950_0 .var "b", 0 0;
v0x23ef9f0_0 .var "c", 0 0;
v0x23efa90_0 .net "clk", 0 0, v0x23f4040_0;  1 drivers
v0x23efb30_0 .var "d", 0 0;
v0x23efc20_0 .var "wavedrom_enable", 0 0;
v0x23efcc0_0 .var "wavedrom_title", 511 0;
E_0x23b8800/0 .event negedge, v0x23efa90_0;
E_0x23b8800/1 .event posedge, v0x23efa90_0;
E_0x23b8800 .event/or E_0x23b8800/0, E_0x23b8800/1;
E_0x23b8a50 .event posedge, v0x23efa90_0;
E_0x23a19f0 .event negedge, v0x23efa90_0;
S_0x23ef3b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23ef060;
 .timescale -12 -12;
v0x23ef5b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23ef6b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23ef060;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23efe20 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x23bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23be120 .functor NOT 1, v0x23ef950_0, C4<0>, C4<0>, C4<0>;
L_0x23cc2b0 .functor AND 1, v0x23ef8b0_0, L_0x23be120, C4<1>, C4<1>;
L_0x23f48d0 .functor NOT 1, v0x23ef9f0_0, C4<0>, C4<0>, C4<0>;
L_0x23f4940 .functor AND 1, L_0x23cc2b0, L_0x23f48d0, C4<1>, C4<1>;
L_0x23f4a10 .functor AND 1, L_0x23f4940, v0x23efb30_0, C4<1>, C4<1>;
L_0x23f4b60 .functor NOT 1, v0x23ef8b0_0, C4<0>, C4<0>, C4<0>;
L_0x23f4c10 .functor AND 1, L_0x23f4b60, v0x23ef950_0, C4<1>, C4<1>;
L_0x23f4c80 .functor NOT 1, v0x23ef9f0_0, C4<0>, C4<0>, C4<0>;
L_0x23f4d40 .functor AND 1, L_0x23f4c10, L_0x23f4c80, C4<1>, C4<1>;
L_0x23f4e50 .functor NOT 1, v0x23efb30_0, C4<0>, C4<0>, C4<0>;
L_0x23f4f20 .functor AND 1, L_0x23f4d40, L_0x23f4e50, C4<1>, C4<1>;
L_0x23f4fe0 .functor OR 1, L_0x23f4a10, L_0x23f4f20, C4<0>, C4<0>;
L_0x23f5160 .functor NOT 1, v0x23ef8b0_0, C4<0>, C4<0>, C4<0>;
L_0x23f51d0 .functor AND 1, L_0x23f5160, v0x23ef950_0, C4<1>, C4<1>;
L_0x23f50f0 .functor AND 1, L_0x23f51d0, v0x23ef9f0_0, C4<1>, C4<1>;
L_0x23f5360 .functor NOT 1, v0x23efb30_0, C4<0>, C4<0>, C4<0>;
L_0x23f5460 .functor AND 1, L_0x23f50f0, L_0x23f5360, C4<1>, C4<1>;
L_0x23f5570 .functor OR 1, L_0x23f4fe0, L_0x23f5460, C4<0>, C4<0>;
L_0x23f5720 .functor NOT 1, v0x23ef8b0_0, C4<0>, C4<0>, C4<0>;
L_0x23f5790 .functor AND 1, L_0x23f5720, v0x23ef950_0, C4<1>, C4<1>;
L_0x23f5a10 .functor AND 1, L_0x23f5790, v0x23ef9f0_0, C4<1>, C4<1>;
L_0x23f5be0 .functor AND 1, L_0x23f5a10, v0x23efb30_0, C4<1>, C4<1>;
L_0x23f5d60 .functor OR 1, L_0x23f5570, L_0x23f5be0, C4<0>, C4<0>;
L_0x23f5e70 .functor NOT 1, v0x23ef950_0, C4<0>, C4<0>, C4<0>;
L_0x23f5fb0 .functor AND 1, v0x23ef8b0_0, L_0x23f5e70, C4<1>, C4<1>;
L_0x23f6180 .functor AND 1, L_0x23f5fb0, v0x23ef9f0_0, C4<1>, C4<1>;
L_0x23f6320 .functor NOT 1, v0x23efb30_0, C4<0>, C4<0>, C4<0>;
L_0x23f64a0 .functor AND 1, L_0x23f6180, L_0x23f6320, C4<1>, C4<1>;
L_0x23f66a0 .functor OR 1, L_0x23f5d60, L_0x23f64a0, C4<0>, C4<0>;
L_0x23f67b0 .functor NOT 1, v0x23ef950_0, C4<0>, C4<0>, C4<0>;
L_0x23f6920 .functor AND 1, v0x23ef8b0_0, L_0x23f67b0, C4<1>, C4<1>;
L_0x23f69e0 .functor AND 1, L_0x23f6920, v0x23ef9f0_0, C4<1>, C4<1>;
L_0x23f6bb0 .functor AND 1, L_0x23f69e0, v0x23efb30_0, C4<1>, C4<1>;
L_0x23f6c70 .functor OR 1, L_0x23f66a0, L_0x23f6bb0, C4<0>, C4<0>;
L_0x23f6ea0 .functor AND 1, v0x23ef8b0_0, v0x23ef950_0, C4<1>, C4<1>;
L_0x23f6f10 .functor NOT 1, v0x23ef9f0_0, C4<0>, C4<0>, C4<0>;
L_0x23f70b0 .functor AND 1, L_0x23f6ea0, L_0x23f6f10, C4<1>, C4<1>;
L_0x23f71c0 .functor NOT 1, v0x23efb30_0, C4<0>, C4<0>, C4<0>;
L_0x23f7370 .functor AND 1, L_0x23f70b0, L_0x23f71c0, C4<1>, C4<1>;
L_0x23f7480 .functor OR 1, L_0x23f6c70, L_0x23f7370, C4<0>, C4<0>;
L_0x23f76e0 .functor AND 1, v0x23ef8b0_0, v0x23ef950_0, C4<1>, C4<1>;
L_0x23f7750 .functor NOT 1, v0x23ef9f0_0, C4<0>, C4<0>, C4<0>;
L_0x23f7920 .functor AND 1, L_0x23f76e0, L_0x23f7750, C4<1>, C4<1>;
L_0x23f7a30 .functor AND 1, L_0x23f7920, v0x23efb30_0, C4<1>, C4<1>;
L_0x23f7c60 .functor OR 1, L_0x23f7480, L_0x23f7a30, C4<0>, C4<0>;
L_0x23f7d70 .functor AND 1, v0x23ef8b0_0, v0x23ef950_0, C4<1>, C4<1>;
L_0x23f7f60 .functor AND 1, L_0x23f7d70, v0x23ef9f0_0, C4<1>, C4<1>;
L_0x23f8020 .functor NOT 1, v0x23efb30_0, C4<0>, C4<0>, C4<0>;
L_0x23f8220 .functor AND 1, L_0x23f7f60, L_0x23f8020, C4<1>, C4<1>;
L_0x23f8330 .functor OR 1, L_0x23f7c60, L_0x23f8220, C4<0>, C4<0>;
L_0x23f85e0 .functor AND 1, v0x23ef8b0_0, v0x23ef950_0, C4<1>, C4<1>;
L_0x23f8650 .functor AND 1, L_0x23f85e0, v0x23ef9f0_0, C4<1>, C4<1>;
L_0x23f88c0 .functor AND 1, L_0x23f8650, v0x23efb30_0, C4<1>, C4<1>;
L_0x23f8980 .functor OR 1, L_0x23f8330, L_0x23f88c0, C4<0>, C4<0>;
v0x23f0110_0 .net *"_ivl_0", 0 0, L_0x23be120;  1 drivers
v0x23f01f0_0 .net *"_ivl_10", 0 0, L_0x23f4b60;  1 drivers
v0x23f02d0_0 .net *"_ivl_100", 0 0, L_0x23f85e0;  1 drivers
v0x23f03c0_0 .net *"_ivl_102", 0 0, L_0x23f8650;  1 drivers
v0x23f04a0_0 .net *"_ivl_104", 0 0, L_0x23f88c0;  1 drivers
v0x23f05d0_0 .net *"_ivl_12", 0 0, L_0x23f4c10;  1 drivers
v0x23f06b0_0 .net *"_ivl_14", 0 0, L_0x23f4c80;  1 drivers
v0x23f0790_0 .net *"_ivl_16", 0 0, L_0x23f4d40;  1 drivers
v0x23f0870_0 .net *"_ivl_18", 0 0, L_0x23f4e50;  1 drivers
v0x23f0950_0 .net *"_ivl_2", 0 0, L_0x23cc2b0;  1 drivers
v0x23f0a30_0 .net *"_ivl_20", 0 0, L_0x23f4f20;  1 drivers
v0x23f0b10_0 .net *"_ivl_22", 0 0, L_0x23f4fe0;  1 drivers
v0x23f0bf0_0 .net *"_ivl_24", 0 0, L_0x23f5160;  1 drivers
v0x23f0cd0_0 .net *"_ivl_26", 0 0, L_0x23f51d0;  1 drivers
v0x23f0db0_0 .net *"_ivl_28", 0 0, L_0x23f50f0;  1 drivers
v0x23f0e90_0 .net *"_ivl_30", 0 0, L_0x23f5360;  1 drivers
v0x23f0f70_0 .net *"_ivl_32", 0 0, L_0x23f5460;  1 drivers
v0x23f1050_0 .net *"_ivl_34", 0 0, L_0x23f5570;  1 drivers
v0x23f1130_0 .net *"_ivl_36", 0 0, L_0x23f5720;  1 drivers
v0x23f1210_0 .net *"_ivl_38", 0 0, L_0x23f5790;  1 drivers
v0x23f12f0_0 .net *"_ivl_4", 0 0, L_0x23f48d0;  1 drivers
v0x23f13d0_0 .net *"_ivl_40", 0 0, L_0x23f5a10;  1 drivers
v0x23f14b0_0 .net *"_ivl_42", 0 0, L_0x23f5be0;  1 drivers
v0x23f1590_0 .net *"_ivl_44", 0 0, L_0x23f5d60;  1 drivers
v0x23f1670_0 .net *"_ivl_46", 0 0, L_0x23f5e70;  1 drivers
v0x23f1750_0 .net *"_ivl_48", 0 0, L_0x23f5fb0;  1 drivers
v0x23f1830_0 .net *"_ivl_50", 0 0, L_0x23f6180;  1 drivers
v0x23f1910_0 .net *"_ivl_52", 0 0, L_0x23f6320;  1 drivers
v0x23f19f0_0 .net *"_ivl_54", 0 0, L_0x23f64a0;  1 drivers
v0x23f1ad0_0 .net *"_ivl_56", 0 0, L_0x23f66a0;  1 drivers
v0x23f1bb0_0 .net *"_ivl_58", 0 0, L_0x23f67b0;  1 drivers
v0x23f1c90_0 .net *"_ivl_6", 0 0, L_0x23f4940;  1 drivers
v0x23f1d70_0 .net *"_ivl_60", 0 0, L_0x23f6920;  1 drivers
v0x23f2060_0 .net *"_ivl_62", 0 0, L_0x23f69e0;  1 drivers
v0x23f2140_0 .net *"_ivl_64", 0 0, L_0x23f6bb0;  1 drivers
v0x23f2220_0 .net *"_ivl_66", 0 0, L_0x23f6c70;  1 drivers
v0x23f2300_0 .net *"_ivl_68", 0 0, L_0x23f6ea0;  1 drivers
v0x23f23e0_0 .net *"_ivl_70", 0 0, L_0x23f6f10;  1 drivers
v0x23f24c0_0 .net *"_ivl_72", 0 0, L_0x23f70b0;  1 drivers
v0x23f25a0_0 .net *"_ivl_74", 0 0, L_0x23f71c0;  1 drivers
v0x23f2680_0 .net *"_ivl_76", 0 0, L_0x23f7370;  1 drivers
v0x23f2760_0 .net *"_ivl_78", 0 0, L_0x23f7480;  1 drivers
v0x23f2840_0 .net *"_ivl_8", 0 0, L_0x23f4a10;  1 drivers
v0x23f2920_0 .net *"_ivl_80", 0 0, L_0x23f76e0;  1 drivers
v0x23f2a00_0 .net *"_ivl_82", 0 0, L_0x23f7750;  1 drivers
v0x23f2ae0_0 .net *"_ivl_84", 0 0, L_0x23f7920;  1 drivers
v0x23f2bc0_0 .net *"_ivl_86", 0 0, L_0x23f7a30;  1 drivers
v0x23f2ca0_0 .net *"_ivl_88", 0 0, L_0x23f7c60;  1 drivers
v0x23f2d80_0 .net *"_ivl_90", 0 0, L_0x23f7d70;  1 drivers
v0x23f2e60_0 .net *"_ivl_92", 0 0, L_0x23f7f60;  1 drivers
v0x23f2f40_0 .net *"_ivl_94", 0 0, L_0x23f8020;  1 drivers
v0x23f3020_0 .net *"_ivl_96", 0 0, L_0x23f8220;  1 drivers
v0x23f3100_0 .net *"_ivl_98", 0 0, L_0x23f8330;  1 drivers
v0x23f31e0_0 .net "a", 0 0, v0x23ef8b0_0;  alias, 1 drivers
v0x23f3280_0 .net "b", 0 0, v0x23ef950_0;  alias, 1 drivers
v0x23f3370_0 .net "c", 0 0, v0x23ef9f0_0;  alias, 1 drivers
v0x23f3460_0 .net "d", 0 0, v0x23efb30_0;  alias, 1 drivers
v0x23f3550_0 .net "q", 0 0, L_0x23f8980;  alias, 1 drivers
S_0x23f36b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x23bd830;
 .timescale -12 -12;
E_0x23b85a0 .event anyedge, v0x23f4360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23f4360_0;
    %nor/r;
    %assign/vec4 v0x23f4360_0, 0;
    %wait E_0x23b85a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23ef060;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23efb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ef9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ef950_0, 0;
    %assign/vec4 v0x23ef8b0_0, 0;
    %wait E_0x23a19f0;
    %wait E_0x23b8a50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23efb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ef9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ef950_0, 0;
    %assign/vec4 v0x23ef8b0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b8800;
    %load/vec4 v0x23ef8b0_0;
    %load/vec4 v0x23ef950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23ef9f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23efb30_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23efb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ef9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ef950_0, 0;
    %assign/vec4 v0x23ef8b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23ef6b0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b8800;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23efb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ef9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23ef950_0, 0;
    %assign/vec4 v0x23ef8b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23bd830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23f4040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23f4360_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23bd830;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23f4040_0;
    %inv;
    %store/vec4 v0x23f4040_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23bd830;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23efa90_0, v0x23f44c0_0, v0x23f3e60_0, v0x23f3f00_0, v0x23f3fa0_0, v0x23f40e0_0, v0x23f4220_0, v0x23f4180_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23bd830;
T_7 ;
    %load/vec4 v0x23f42c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23f42c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23f42c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23f42c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23f42c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23f42c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23f42c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23bd830;
T_8 ;
    %wait E_0x23b8800;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23f42c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f42c0_0, 4, 32;
    %load/vec4 v0x23f4400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23f42c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f42c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23f42c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f42c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23f4220_0;
    %load/vec4 v0x23f4220_0;
    %load/vec4 v0x23f4180_0;
    %xor;
    %load/vec4 v0x23f4220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23f42c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f42c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23f42c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f42c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit4/iter0/response5/top_module.sv";
