{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646777190658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646777190659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  8 17:06:30 2022 " "Processing started: Tue Mar  8 17:06:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646777190659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777190659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataMemoryUnit -c DataMemoryUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataMemoryUnit -c DataMemoryUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777190659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646777190938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646777190938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMemoryUnit.sv(10) " "Verilog HDL information at DataMemoryUnit.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646777196657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemoryunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemoryunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemoryUnit " "Found entity 1: DataMemoryUnit" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646777196657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataMemoryUnit " "Elaborating entity \"DataMemoryUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646777196676 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMWr DataMemoryUnit.sv(12) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(12): variable \"DMWr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646777196677 "|DataMemoryUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMCtrl DataMemoryUnit.sv(14) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(14): variable \"DMCtrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646777196677 "|DataMemoryUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataWr DataMemoryUnit.sv(29) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(29): variable \"DataWr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646777196677 "|DataMemoryUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataWr DataMemoryUnit.sv(30) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(30): variable \"DataWr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646777196677 "|DataMemoryUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataWr DataMemoryUnit.sv(31) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(31): variable \"DataWr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646777196677 "|DataMemoryUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataWr DataMemoryUnit.sv(32) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(32): variable \"DataWr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646777196677 "|DataMemoryUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataWr DataMemoryUnit.sv(38) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(38): variable \"DataWr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646777196677 "|DataMemoryUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataWr DataMemoryUnit.sv(39) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(39): variable \"DataWr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646777196677 "|DataMemoryUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataWr DataMemoryUnit.sv(44) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(44): variable \"DataWr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646777196678 "|DataMemoryUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DataMemoryUnit.sv(14) " "Verilog HDL Case Statement warning at DataMemoryUnit.sv(14): incomplete case statement has no default case item" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646777196678 "|DataMemoryUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMCtrl DataMemoryUnit.sv(51) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(51): variable \"DMCtrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1646777196678 "|DataMemoryUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DataMemoryUnit.sv(51) " "Verilog HDL Case Statement warning at DataMemoryUnit.sv(51): incomplete case statement has no default case item" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646777196678 "|DataMemoryUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataRd DataMemoryUnit.sv(10) " "Verilog HDL Always Construct warning at DataMemoryUnit.sv(10): inferring latch(es) for variable \"DataRd\", which holds its previous value in one or more paths through the always construct" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646777196678 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[0\] DataMemoryUnit.sv(10) " "Inferred latch for \"DataRd\[0\]\" at DataMemoryUnit.sv(10)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196679 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[1\] DataMemoryUnit.sv(10) " "Inferred latch for \"DataRd\[1\]\" at DataMemoryUnit.sv(10)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196679 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[2\] DataMemoryUnit.sv(10) " "Inferred latch for \"DataRd\[2\]\" at DataMemoryUnit.sv(10)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196679 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRd\[3\] DataMemoryUnit.sv(10) " "Inferred latch for \"DataRd\[3\]\" at DataMemoryUnit.sv(10)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196679 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[0\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[0\]\[0\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196679 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[1\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[0\]\[1\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196679 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[2\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[0\]\[2\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196679 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[3\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[0\]\[3\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196679 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[0\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[1\]\[0\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196679 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[1\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[1\]\[1\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[2\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[1\]\[2\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[3\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[1\]\[3\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[0\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[2\]\[0\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[1\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[2\]\[1\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[2\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[2\]\[2\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[3\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[2\]\[3\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[0\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[3\]\[0\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[1\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[3\]\[1\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[2\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[3\]\[2\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[3\] DataMemoryUnit.sv(12) " "Inferred latch for \"Memory\[3\]\[3\]\" at DataMemoryUnit.sv(12)" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777196680 "|DataMemoryUnit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataRd\[0\]\$latch " "Latch DataRd\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[0\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataRd\[1\]\$latch " "Latch DataRd\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[0\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataRd\[2\]\$latch " "Latch DataRd\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[1\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataRd\[3\]\$latch " "Latch DataRd\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[1\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[0\]\[0\] " "Latch Memory\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[1\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[1\]\[0\] " "Latch Memory\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[1\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[2\]\[2\] " "Latch Memory\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[0\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[3\]\[2\] " "Latch Memory\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[0\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[0\]\[1\] " "Latch Memory\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[1\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[1\]\[1\] " "Latch Memory\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[1\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[2\]\[1\] " "Latch Memory\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[1\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[3\]\[1\] " "Latch Memory\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[1\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[0\]\[3\] " "Latch Memory\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[0\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[1\]\[3\] " "Latch Memory\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[0\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[2\]\[3\] " "Latch Memory\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[0\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[3\]\[3\] " "Latch Memory\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[0\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[2\]\[0\] " "Latch Memory\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[1\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[3\]\[0\] " "Latch Memory\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[1\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[1\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196981 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[0\]\[2\] " "Latch Memory\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[0\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196982 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory\[1\]\[2\] " "Latch Memory\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DMCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal DMCtrl\[0\]" {  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646777196982 ""}  } { { "DataMemoryUnit.sv" "" { Text "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/DataMemoryUnit.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646777196982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646777197079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/output_files/DataMemoryUnit.map.smsg " "Generated suppressed messages file C:/Users/utp.INFERNOCRIE/Downloads/CPU/Memory Unit/Data Memory/output_files/DataMemoryUnit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777197245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646777197315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646777197315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646777197365 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646777197365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646777197365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646777197365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646777197376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  8 17:06:37 2022 " "Processing ended: Tue Mar  8 17:06:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646777197376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646777197376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646777197376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646777197376 ""}
