<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/msp430/include/x1xx/periph_cpu.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('msp430_2include_2x1xx_2periph__cpu_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__msp430.html">TI MSP430</a> &raquo; <a class="el" href="group__cpu__msp430__x1xx.html">MSP430 x1xx MCU family</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CPU specific definitions for internal peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU specific definitions for internal peripheral handling. </p>
<dl class="section author"><dt>Author</dt><dd>Hauke Petersen <a href="#" onclick="location.href='mai'+'lto:'+'hau'+'ke'+'.pe'+'te'+'rse'+'n@'+'fu-'+'be'+'rli'+'n.'+'de'; return false;">hauke<span style="display: none;">.nosp@m.</span>.pet<span style="display: none;">.nosp@m.</span>ersen<span style="display: none;">.nosp@m.</span>@fu-<span style="display: none;">.nosp@m.</span>berli<span style="display: none;">.nosp@m.</span>n.de</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;<a class="el" href="compiler__hints_8h_source.html">compiler_hints.h</a>&quot;</code><br />
<code>#include &quot;periph_cpu_common.h&quot;</code><br />
<code>#include &quot;<a class="el" href="units_8h_source.html">macros/units.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="msp430_2include_2x1xx_2periph__cpu_8h__incl.svg" width="566" height="276"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx USART configuration.  <a href="structmsp430__usart__params__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmsp430__usart__prescaler__t.html">msp430_usart_prescaler_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx USART prescaler configuration.  <a href="structmsp430__usart__prescaler__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmsp430__usart__conf__t.html">msp430_usart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx USART configuration registers.  <a href="structmsp430__usart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmsp430__usart__uart__params__t.html">msp430_usart_uart_params_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx UART configuration, CPU level.  <a href="structmsp430__usart__uart__params__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device configuration.  <a href="structuart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmsp430__usart__spi__params__t.html">msp430_usart_spi_params_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx SPI configuration, CPU level.  <a href="structmsp430__usart__spi__params__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html">spi_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device configuration.  <a href="structspi__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aaa6267b396da421aa9d1ff601e58db2b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#aaa6267b396da421aa9d1ff601e58db2b">msp430_usart_clk_t</a> { <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#aaa6267b396da421aa9d1ff601e58db2ba0bf8578c2e417a4f4d288377fc5d69e2">USART_CLK_UCLKI</a> = UXTCTL_SSEL_UCLKI, 
<a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#aaa6267b396da421aa9d1ff601e58db2ba8f163627f6c9d2f5684ee4ff1eba1c87">USART_CLK_AUX</a> = UXTCTL_SSEL_ACLK, 
<a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#aaa6267b396da421aa9d1ff601e58db2bac4f425e1e90dd8b775cddef49d2dd87d">USART_CLK_SUBMAIN</a> = UXTCTL_SSEL_SMCLK
 }</td></tr>
<tr class="memdesc:aaa6267b396da421aa9d1ff601e58db2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx USART clock source.  <a href="msp430_2include_2x1xx_2periph__cpu_8h.html#aaa6267b396da421aa9d1ff601e58db2b">More...</a><br /></td></tr>
<tr class="separator:aaa6267b396da421aa9d1ff601e58db2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a4659f6d80d1fabd11f7139519e59c6ad"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a4659f6d80d1fabd11f7139519e59c6ad">msp430_usart_enable_tx_irq</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *usart_conf)</td></tr>
<tr class="memdesc:a4659f6d80d1fabd11f7139519e59c6ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the TX interrupt on the given USART.  <a href="#a4659f6d80d1fabd11f7139519e59c6ad">More...</a><br /></td></tr>
<tr class="separator:a4659f6d80d1fabd11f7139519e59c6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca5ed7d1989ecd1738616b298743daf"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#abca5ed7d1989ecd1738616b298743daf">msp430_usart_enable_rx_irq</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *usart_conf)</td></tr>
<tr class="memdesc:abca5ed7d1989ecd1738616b298743daf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the RX interrupt on the given USART.  <a href="#abca5ed7d1989ecd1738616b298743daf">More...</a><br /></td></tr>
<tr class="separator:abca5ed7d1989ecd1738616b298743daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac757c232231a796011f1f18afbb0ff77"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#ac757c232231a796011f1f18afbb0ff77">msp430_usart_disable_tx_irq</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *usart_conf)</td></tr>
<tr class="memdesc:ac757c232231a796011f1f18afbb0ff77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the TX interrupt on the given USART.  <a href="#ac757c232231a796011f1f18afbb0ff77">More...</a><br /></td></tr>
<tr class="separator:ac757c232231a796011f1f18afbb0ff77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07c2d4a470111ae0a5df6954ec766ef"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#ab07c2d4a470111ae0a5df6954ec766ef">msp430_usart_disable_rx_irq</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *usart_conf)</td></tr>
<tr class="memdesc:ab07c2d4a470111ae0a5df6954ec766ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the RX interrupt on the given USART.  <a href="#ab07c2d4a470111ae0a5df6954ec766ef">More...</a><br /></td></tr>
<tr class="separator:ab07c2d4a470111ae0a5df6954ec766ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4963bb6278d6d310d6f5e99efc75b151"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a4963bb6278d6d310d6f5e99efc75b151">msp430_usart_get_tx_irq_flag</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *usart_conf)</td></tr>
<tr class="memdesc:a4963bb6278d6d310d6f5e99efc75b151"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX IRQ flag of the given USART.  <a href="#a4963bb6278d6d310d6f5e99efc75b151">More...</a><br /></td></tr>
<tr class="separator:a4963bb6278d6d310d6f5e99efc75b151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e36142d18effa0fab37b9d16e9412a5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a5e36142d18effa0fab37b9d16e9412a5">msp430_usart_get_rx_irq_flag</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *usart_conf)</td></tr>
<tr class="memdesc:a5e36142d18effa0fab37b9d16e9412a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RX IRQ flag of the given USART.  <a href="#a5e36142d18effa0fab37b9d16e9412a5">More...</a><br /></td></tr>
<tr class="separator:a5e36142d18effa0fab37b9d16e9412a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7cb2c7ce0fbea39a7fd029f37e39c4c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#ac7cb2c7ce0fbea39a7fd029f37e39c4c">msp430_usart_are_both_irq_flags_set</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *usart_conf)</td></tr>
<tr class="memdesc:ac7cb2c7ce0fbea39a7fd029f37e39c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if both TX <em>and</em> RX IRQ flags are set on the given USART.  <a href="#ac7cb2c7ce0fbea39a7fd029f37e39c4c">More...</a><br /></td></tr>
<tr class="separator:ac7cb2c7ce0fbea39a7fd029f37e39c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413e1e34d0d928340a983e820a1112fc"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a413e1e34d0d928340a983e820a1112fc">msp430_usart_clear_tx_irq_flag</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *usart_conf)</td></tr>
<tr class="memdesc:a413e1e34d0d928340a983e820a1112fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the TX IRQ flag of the given USART.  <a href="#a413e1e34d0d928340a983e820a1112fc">More...</a><br /></td></tr>
<tr class="separator:a413e1e34d0d928340a983e820a1112fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c323c6d707c116c53bc4fcd93cac0b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#ac6c323c6d707c116c53bc4fcd93cac0b">msp430_usart_clear_rx_irq_flag</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *usart_conf)</td></tr>
<tr class="memdesc:ac6c323c6d707c116c53bc4fcd93cac0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RX IRQ flag of the given USART.  <a href="#ac6c323c6d707c116c53bc4fcd93cac0b">More...</a><br /></td></tr>
<tr class="separator:ac6c323c6d707c116c53bc4fcd93cac0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e1e73857ddf6bc3948d495932b0244"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#aa6e1e73857ddf6bc3948d495932b0244">msp430_usart_acquire</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *params, const <a class="el" href="structmsp430__usart__conf__t.html">msp430_usart_conf_t</a> *conf, uint8_t enable_mask)</td></tr>
<tr class="memdesc:aa6e1e73857ddf6bc3948d495932b0244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get exclusive access to an USART peripheral and initialize it for operation as configured.  <a href="#aa6e1e73857ddf6bc3948d495932b0244">More...</a><br /></td></tr>
<tr class="separator:aa6e1e73857ddf6bc3948d495932b0244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffafc6018d49148f8c5577bf6ce8140"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a8ffafc6018d49148f8c5577bf6ce8140">msp430_usart_release</a> (const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *params)</td></tr>
<tr class="memdesc:a8ffafc6018d49148f8c5577bf6ce8140"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release exclusive access to an USART peripheral and turn it off again.  <a href="#a8ffafc6018d49148f8c5577bf6ce8140">More...</a><br /></td></tr>
<tr class="separator:a8ffafc6018d49148f8c5577bf6ce8140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c5dab3b4ad3acdde529b0913f7e709"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structmsp430__usart__prescaler__t.html">msp430_usart_prescaler_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#af9c5dab3b4ad3acdde529b0913f7e709">msp430_usart_prescale</a> (uint32_t clock, uint16_t min_br)</td></tr>
<tr class="memdesc:af9c5dab3b4ad3acdde529b0913f7e709"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute a suitable prescaler.  <a href="#af9c5dab3b4ad3acdde529b0913f7e709">More...</a><br /></td></tr>
<tr class="separator:af9c5dab3b4ad3acdde529b0913f7e709"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a9e0a232af2f7f071de414a458a4f2962"><td class="memItemLeft" align="right" valign="top"><a id="a9e0a232af2f7f071de414a458a4f2962"></a>
const <a class="el" href="structmsp430__usart__uart__params__t.html">msp430_usart_uart_params_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a9e0a232af2f7f071de414a458a4f2962">usart0_as_uart</a></td></tr>
<tr class="memdesc:a9e0a232af2f7f071de414a458a4f2962"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx USART0 in UART configuration. <br /></td></tr>
<tr class="separator:a9e0a232af2f7f071de414a458a4f2962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb4e4b002ba7c8be729a9c1c7246a64"><td class="memItemLeft" align="right" valign="top"><a id="a2cb4e4b002ba7c8be729a9c1c7246a64"></a>
const <a class="el" href="structmsp430__usart__uart__params__t.html">msp430_usart_uart_params_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a2cb4e4b002ba7c8be729a9c1c7246a64">usart1_as_uart</a></td></tr>
<tr class="memdesc:a2cb4e4b002ba7c8be729a9c1c7246a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx USART1 in UART configuration. <br /></td></tr>
<tr class="separator:a2cb4e4b002ba7c8be729a9c1c7246a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d50b3776c3c1cbd80eb7f8bf5604dc7"><td class="memItemLeft" align="right" valign="top"><a id="a7d50b3776c3c1cbd80eb7f8bf5604dc7"></a>
const <a class="el" href="structmsp430__usart__spi__params__t.html">msp430_usart_spi_params_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a7d50b3776c3c1cbd80eb7f8bf5604dc7">usart0_as_spi</a></td></tr>
<tr class="memdesc:a7d50b3776c3c1cbd80eb7f8bf5604dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx USART0 in SPI configuration. <br /></td></tr>
<tr class="separator:a7d50b3776c3c1cbd80eb7f8bf5604dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192fab455851e02217d1787ccdd7e8b9"><td class="memItemLeft" align="right" valign="top"><a id="a192fab455851e02217d1787ccdd7e8b9"></a>
const <a class="el" href="structmsp430__usart__spi__params__t.html">msp430_usart_spi_params_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a192fab455851e02217d1787ccdd7e8b9">usart1_as_spi</a></td></tr>
<tr class="memdesc:a192fab455851e02217d1787ccdd7e8b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx USART1 in SPI configuration. <br /></td></tr>
<tr class="separator:a192fab455851e02217d1787ccdd7e8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9feed47f6ca362496a8c4e6940bcd53"><td class="memItemLeft" align="right" valign="top"><a id="ad9feed47f6ca362496a8c4e6940bcd53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#ad9feed47f6ca362496a8c4e6940bcd53">USART_NUMOF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ad9feed47f6ca362496a8c4e6940bcd53"><td class="mdescLeft">&#160;</td><td class="mdescRight">All MSP430 x1xx MCUs have two USART peripherals. <br /></td></tr>
<tr class="separator:ad9feed47f6ca362496a8c4e6940bcd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646e2f2ccae6b6b2efc97e74becaf80c"><td class="memItemLeft" align="right" valign="top"><a id="a646e2f2ccae6b6b2efc97e74becaf80c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a646e2f2ccae6b6b2efc97e74becaf80c">USART_MIN_BR_SPI</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a646e2f2ccae6b6b2efc97e74becaf80c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The clock divider of the UASRT (BR register) must be at least 2 when in SPI mode. <br /></td></tr>
<tr class="separator:a646e2f2ccae6b6b2efc97e74becaf80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abace5f135cc36965f54acaa8c65b3c4c"><td class="memItemLeft" align="right" valign="top"><a id="abace5f135cc36965f54acaa8c65b3c4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#abace5f135cc36965f54acaa8c65b3c4c">USART_MIN_BR_UART</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:abace5f135cc36965f54acaa8c65b3c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The clock divider of the UASRT (BR register) must be at least 3 when in UART mode. <br /></td></tr>
<tr class="separator:abace5f135cc36965f54acaa8c65b3c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Override SPI mode selection values</h2></td></tr>
<tr class="memitem:a6295c43d9fc3374648577f74c9035f04"><td class="memItemLeft" align="right" valign="top"><a id="a6295c43d9fc3374648577f74c9035f04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a6295c43d9fc3374648577f74c9035f04">HAVE_SPI_MODE_T</a></td></tr>
<tr class="memdesc:a6295c43d9fc3374648577f74c9035f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx has a custom spi_mode_t. <br /></td></tr>
<tr class="separator:a6295c43d9fc3374648577f74c9035f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b206a51636d91c5cffcbcee458c3cb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cb">spi_mode_t</a> { <br />
&#160;&#160;<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">SPI_MODE_0</a> = (UCCKPH), 
<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba7c1990cc15e9d69621be8e0e757e634c">SPI_MODE_1</a> = 0, 
<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba4d350945d895a4acdc45ae96b0b82fc3">SPI_MODE_2</a> = (UCCKPL | UCCKPH), 
<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cbaf06ec36087996d6f328df39866ff5de6">SPI_MODE_3</a> = (UCCKPL), 
<br />
&#160;&#160;<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">SPI_MODE_0</a> = (CKPH), 
<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba7c1990cc15e9d69621be8e0e757e634c">SPI_MODE_1</a> = 0, 
<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba4d350945d895a4acdc45ae96b0b82fc3">SPI_MODE_2</a> = (CKPL | CKPH), 
<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cbaf06ec36087996d6f328df39866ff5de6">SPI_MODE_3</a> = (CKPL), 
<br />
&#160;&#160;<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673">SPI_MODE_0</a> = 0, 
<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba7c1990cc15e9d69621be8e0e757e634c">SPI_MODE_1</a>, 
<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cba4d350945d895a4acdc45ae96b0b82fc3">SPI_MODE_2</a>, 
<a class="el" href="group__drivers__periph__spi.html#ggac4b206a51636d91c5cffcbcee458c3cbaf06ec36087996d6f328df39866ff5de6">SPI_MODE_3</a>
<br />
 }</td></tr>
<tr class="memdesc:ac4b206a51636d91c5cffcbcee458c3cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Support SPI modes.  <a href="msp430_2include_2x1xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cb">More...</a><br /></td></tr>
<tr class="separator:ac4b206a51636d91c5cffcbcee458c3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Override SPI clock speed selection values</h2></td></tr>
<tr class="memitem:ad6d9d193934d2c1c598837398369a197"><td class="memItemLeft" align="right" valign="top"><a id="ad6d9d193934d2c1c598837398369a197"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#ad6d9d193934d2c1c598837398369a197">HAVE_SPI_CLK_T</a></td></tr>
<tr class="memdesc:ad6d9d193934d2c1c598837398369a197"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSP430 x1xx has a custom spi_clock_t. <br /></td></tr>
<tr class="separator:ad6d9d193934d2c1c598837398369a197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81cec9f03084065c25089e514a57337"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#ae81cec9f03084065c25089e514a57337">spi_clk_t</a> { <br />
&#160;&#160;<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a> = 100000U, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a> = 400000U, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a> = 1000000U, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a> = 5000000U, 
<br />
&#160;&#160;<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a> = 10000000U, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a> = KHZ(100), 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a> = KHZ(400), 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a> = MHZ(1), 
<br />
&#160;&#160;<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a> = MHZ(5), 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a> = MHZ(10), 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a> = 100000, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a> = 400000, 
<br />
&#160;&#160;<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a> = 1000000, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a> = 5000000, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a> = SPI_CLK_5MHZ, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a> = KHZ(100), 
<br />
&#160;&#160;<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a> = KHZ(400), 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a> = MHZ(1), 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a> = MHZ(5), 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a> = SPI_CLK_5MHZ, 
<br />
&#160;&#160;<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a> = 0, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a>, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a>, 
<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a>, 
<br />
&#160;&#160;<a class="el" href="group__drivers__periph__spi.html#ggae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a>
<br />
 }</td></tr>
<tr class="memdesc:ae81cec9f03084065c25089e514a57337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Support SPI clock frequencies.  <a href="msp430_2include_2x1xx_2periph__cpu_8h.html#ae81cec9f03084065c25089e514a57337">More...</a><br /></td></tr>
<tr class="separator:ae81cec9f03084065c25089e514a57337"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
declare needed generic SPI functions</h2></td></tr>
<tr class="memitem:a7bd1b3321b66208c3499e83d495333cd"><td class="memItemLeft" align="right" valign="top"><a id="a7bd1b3321b66208c3499e83d495333cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a7bd1b3321b66208c3499e83d495333cd">PERIPH_SPI_NEEDS_INIT_CS</a></td></tr>
<tr class="memdesc:a7bd1b3321b66208c3499e83d495333cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">use shared <a class="el" href="group__drivers__periph__spi.html#ga1ed20d7e5b67938bd35139a819a8c982" title="Initialize the given chip select pin. ">spi_init_cs()</a> <br /></td></tr>
<tr class="separator:a7bd1b3321b66208c3499e83d495333cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memItemLeft" align="right" valign="top"><a id="af3d9c2b9cf24ed0b13807d63f5e9b11f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#af3d9c2b9cf24ed0b13807d63f5e9b11f">PERIPH_SPI_NEEDS_TRANSFER_BYTE</a></td></tr>
<tr class="memdesc:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">use shared <a class="el" href="group__drivers__periph__spi.html#ga6e2f58f7b719d1e8ac5cb05bdeed7c9b" title="Transfer one byte on the given SPI bus. ">spi_transfer_byte()</a> <br /></td></tr>
<tr class="separator:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memItemLeft" align="right" valign="top"><a id="ac68c30cec18f4abf11cc4bb09c13df17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#ac68c30cec18f4abf11cc4bb09c13df17">PERIPH_SPI_NEEDS_TRANSFER_REG</a></td></tr>
<tr class="memdesc:ac68c30cec18f4abf11cc4bb09c13df17"><td class="mdescLeft">&#160;</td><td class="mdescRight">use shared <a class="el" href="group__drivers__periph__spi.html#ga2593203a71900ff6d8346398bc5241a1" title="Transfer one byte to/from a given register address. ">spi_transfer_reg()</a> <br /></td></tr>
<tr class="separator:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb6291046cbd0102e8c87af75e4200d"><td class="memItemLeft" align="right" valign="top"><a id="afeb6291046cbd0102e8c87af75e4200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#afeb6291046cbd0102e8c87af75e4200d">PERIPH_SPI_NEEDS_TRANSFER_REGS</a></td></tr>
<tr class="memdesc:afeb6291046cbd0102e8c87af75e4200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">use shared <a class="el" href="group__drivers__periph__spi.html#ga6577f294a7dd426badb3d69356bfc850" title="Transfer a number of bytes to/from a given register address. ">spi_transfer_regs()</a> <br /></td></tr>
<tr class="separator:afeb6291046cbd0102e8c87af75e4200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="aaa6267b396da421aa9d1ff601e58db2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa6267b396da421aa9d1ff601e58db2b">&#9670;&nbsp;</a></span>msp430_usart_clk_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#aaa6267b396da421aa9d1ff601e58db2b">msp430_usart_clk_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSP430 x1xx USART clock source. </p>
<p>The UC </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aaa6267b396da421aa9d1ff601e58db2ba0bf8578c2e417a4f4d288377fc5d69e2"></a>USART_CLK_UCLKI&#160;</td><td class="fielddoc"><p>UCLKI clock source (not supported yet) </p>
</td></tr>
<tr><td class="fieldname"><a id="aaa6267b396da421aa9d1ff601e58db2ba8f163627f6c9d2f5684ee4ff1eba1c87"></a>USART_CLK_AUX&#160;</td><td class="fielddoc"><p>auxiliary clock source </p>
</td></tr>
<tr><td class="fieldname"><a id="aaa6267b396da421aa9d1ff601e58db2bac4f425e1e90dd8b775cddef49d2dd87d"></a>USART_CLK_SUBMAIN&#160;</td><td class="fielddoc"><p>sub-system master clock source </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00107">107</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ae81cec9f03084065c25089e514a57337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81cec9f03084065c25089e514a57337">&#9670;&nbsp;</a></span>spi_clk_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="atxmega_2include_2periph__cpu_8h.html#ae81cec9f03084065c25089e514a57337">spi_clk_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Support SPI clock frequencies. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27"></a>SPI_CLK_100KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 100KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3"></a>SPI_CLK_400KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 400KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111"></a>SPI_CLK_1MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 1MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58"></a>SPI_CLK_5MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 5MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d"></a>SPI_CLK_10MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 10MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27"></a>SPI_CLK_100KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 100KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3"></a>SPI_CLK_400KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 400KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111"></a>SPI_CLK_1MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 1MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58"></a>SPI_CLK_5MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 5MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d"></a>SPI_CLK_10MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 10MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27"></a>SPI_CLK_100KHZ&#160;</td><td class="fielddoc"><p>100 kHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3"></a>SPI_CLK_400KHZ&#160;</td><td class="fielddoc"><p>400 kHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111"></a>SPI_CLK_1MHZ&#160;</td><td class="fielddoc"><p>1 MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58"></a>SPI_CLK_5MHZ&#160;</td><td class="fielddoc"><p>5 MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d"></a>SPI_CLK_10MHZ&#160;</td><td class="fielddoc"><p>10 MHz not supported, falling back to 5 MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27"></a>SPI_CLK_100KHZ&#160;</td><td class="fielddoc"><p>100 kHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3"></a>SPI_CLK_400KHZ&#160;</td><td class="fielddoc"><p>400 kHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111"></a>SPI_CLK_1MHZ&#160;</td><td class="fielddoc"><p>1 MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58"></a>SPI_CLK_5MHZ&#160;</td><td class="fielddoc"><p>5 MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d"></a>SPI_CLK_10MHZ&#160;</td><td class="fielddoc"><p>10 MHz not supported, falling back to 5 MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337ae6cc2c3387e4da1c7cb83aefb10f5d27"></a>SPI_CLK_100KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 100KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a8db155bff416a59ca71ce9b2a2568bf3"></a>SPI_CLK_400KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 400KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337abf727d641e5cceb12a58d29dc954c111"></a>SPI_CLK_1MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 1MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a4105210aa902203502e4392d4a3fbe58"></a>SPI_CLK_5MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 5MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae81cec9f03084065c25089e514a57337a1693f88bef873b11f7b85ce0bba8175d"></a>SPI_CLK_10MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 10MHz </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00078">78</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ac4b206a51636d91c5cffcbcee458c3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4b206a51636d91c5cffcbcee458c3cb">&#9670;&nbsp;</a></span>spi_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html#ac4b206a51636d91c5cffcbcee458c3cb">spi_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Support SPI modes. </p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Field  </th><th class="markdownTableHeadLeft">Name  </th><th class="markdownTableHeadLeft">Description   </th></tr>
<tr class="markdownTableBody" class="markdownTableRowOdd">
<td class="markdownTableBodyLeft">CKPH  </td><td class="markdownTableBodyLeft">Clock phase select  </td><td class="markdownTableBodyLeft">0 = capture on second edge, 1 = capture on first   </td></tr>
<tr class="markdownTableBody" class="markdownTableRowEven">
<td class="markdownTableBodyLeft">CKPL  </td><td class="markdownTableBodyLeft">Clock polarity select  </td><td class="markdownTableBodyLeft">0 = clock is idle-low, 1 = clock is high idle-high   </td></tr>
</table>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673"></a>SPI_MODE_0&#160;</td><td class="fielddoc"><p>CPOL=0, CPHA=0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cba7c1990cc15e9d69621be8e0e757e634c"></a>SPI_MODE_1&#160;</td><td class="fielddoc"><p>CPOL=0, CPHA=1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cba4d350945d895a4acdc45ae96b0b82fc3"></a>SPI_MODE_2&#160;</td><td class="fielddoc"><p>CPOL=1, CPHA=0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cbaf06ec36087996d6f328df39866ff5de6"></a>SPI_MODE_3&#160;</td><td class="fielddoc"><p>CPOL=1, CPHA=1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673"></a>SPI_MODE_0&#160;</td><td class="fielddoc"><p>CPOL=0, CPHA=0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cba7c1990cc15e9d69621be8e0e757e634c"></a>SPI_MODE_1&#160;</td><td class="fielddoc"><p>CPOL=0, CPHA=1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cba4d350945d895a4acdc45ae96b0b82fc3"></a>SPI_MODE_2&#160;</td><td class="fielddoc"><p>CPOL=1, CPHA=0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cbaf06ec36087996d6f328df39866ff5de6"></a>SPI_MODE_3&#160;</td><td class="fielddoc"><p>CPOL=1, CPHA=1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cba152359b11fb4b43ed0c5485eb0ab0673"></a>SPI_MODE_0&#160;</td><td class="fielddoc"><p>CPOL=0, CPHA=0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cba7c1990cc15e9d69621be8e0e757e634c"></a>SPI_MODE_1&#160;</td><td class="fielddoc"><p>CPOL=0, CPHA=1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cba4d350945d895a4acdc45ae96b0b82fc3"></a>SPI_MODE_2&#160;</td><td class="fielddoc"><p>CPOL=1, CPHA=0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4b206a51636d91c5cffcbcee458c3cbaf06ec36087996d6f328df39866ff5de6"></a>SPI_MODE_3&#160;</td><td class="fielddoc"><p>CPOL=1, CPHA=1. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00062">62</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa6e1e73857ddf6bc3948d495932b0244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e1e73857ddf6bc3948d495932b0244">&#9670;&nbsp;</a></span>msp430_usart_acquire()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void msp430_usart_acquire </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>params</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__conf__t.html">msp430_usart_conf_t</a> *&#160;</td>
          <td class="paramname"><em>conf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>enable_mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get exclusive access to an USART peripheral and initialize it for operation as configured. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">params</td><td>Static USART configuration </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">conf</td><td>Dynamic USART configuration </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable_mask</td><td>Bitmask to write to the SFR register to enable the peripheral in the intended mode.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>The freshly acquired USART will still be placed in software reset when this function returns. The caller is expected to finish configuration such as configuring GPIOs connected to the USART suitably, clearing error flags, setting up IRQ handlers etc. and finally releasing the USART from reset. </dd></dl>

</div>
</div>
<a id="ac7cb2c7ce0fbea39a7fd029f37e39c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7cb2c7ce0fbea39a7fd029f37e39c4c">&#9670;&nbsp;</a></span>msp430_usart_are_both_irq_flags_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool msp430_usart_are_both_irq_flags_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>usart_conf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if both TX <em>and</em> RX IRQ flags are set on the given USART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart_conf</td><td>USART config of the USART to disable the RX IRQ on </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The interrupt flag <em>both</em> TX and RX is set </td></tr>
    <tr><td class="paramname">false</td><td>Either TX IRQ flag <em>not</em> set, or RX <em>not</em> set, or <em>neither</em> set </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00317">317</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ac6c323c6d707c116c53bc4fcd93cac0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c323c6d707c116c53bc4fcd93cac0b">&#9670;&nbsp;</a></span>msp430_usart_clear_rx_irq_flag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void msp430_usart_clear_rx_irq_flag </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>usart_conf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear the RX IRQ flag of the given USART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart_conf</td><td>USART config of the USART to disable the RX IRQ on </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00336">336</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a413e1e34d0d928340a983e820a1112fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413e1e34d0d928340a983e820a1112fc">&#9670;&nbsp;</a></span>msp430_usart_clear_tx_irq_flag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void msp430_usart_clear_tx_irq_flag </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>usart_conf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear the TX IRQ flag of the given USART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart_conf</td><td>USART config of the USART to disable the RX IRQ on </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00327">327</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ab07c2d4a470111ae0a5df6954ec766ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab07c2d4a470111ae0a5df6954ec766ef">&#9670;&nbsp;</a></span>msp430_usart_disable_rx_irq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void msp430_usart_disable_rx_irq </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>usart_conf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disable the RX interrupt on the given USART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart_conf</td><td>USART config of the USART to disable the RX IRQ on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>This will not work while the peripheral is still under reset, as the IRQ configuration is constantly reset while the software reset bit is set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00284">284</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ac757c232231a796011f1f18afbb0ff77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac757c232231a796011f1f18afbb0ff77">&#9670;&nbsp;</a></span>msp430_usart_disable_tx_irq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void msp430_usart_disable_tx_irq </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>usart_conf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disable the TX interrupt on the given USART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart_conf</td><td>USART config of the USART to disable the TX IRQ on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>This will not work while the peripheral is still under reset, as the IRQ configuration is constantly reset while the software reset bit is set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00271">271</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="abca5ed7d1989ecd1738616b298743daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca5ed7d1989ecd1738616b298743daf">&#9670;&nbsp;</a></span>msp430_usart_enable_rx_irq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void msp430_usart_enable_rx_irq </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>usart_conf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable the RX interrupt on the given USART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart_conf</td><td>USART config of the USART to enable the RX IRQ on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>This will not work while the peripheral is still under reset, as the IRQ configuration is constantly reset while the software reset bit is set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00258">258</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a4659f6d80d1fabd11f7139519e59c6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4659f6d80d1fabd11f7139519e59c6ad">&#9670;&nbsp;</a></span>msp430_usart_enable_tx_irq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void msp430_usart_enable_tx_irq </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>usart_conf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable the TX interrupt on the given USART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart_conf</td><td>USART config of the USART to enable the TX IRQ on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>This will not work while the peripheral is still under reset, as the IRQ configuration is constantly reset while the software reset bit is set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00245">245</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a5e36142d18effa0fab37b9d16e9412a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e36142d18effa0fab37b9d16e9412a5">&#9670;&nbsp;</a></span>msp430_usart_get_rx_irq_flag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool msp430_usart_get_rx_irq_flag </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>usart_conf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the RX IRQ flag of the given USART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart_conf</td><td>USART config of the USART to disable the RX IRQ on </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The interrupt flag is set </td></tr>
    <tr><td class="paramname">false</td><td>The interrupt flag is <b>NOT</b> set </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00306">306</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a4963bb6278d6d310d6f5e99efc75b151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4963bb6278d6d310d6f5e99efc75b151">&#9670;&nbsp;</a></span>msp430_usart_get_tx_irq_flag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool msp430_usart_get_tx_irq_flag </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>usart_conf</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the TX IRQ flag of the given USART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usart_conf</td><td>USART config of the USART to disable the RX IRQ on </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The interrupt flag is set </td></tr>
    <tr><td class="paramname">false</td><td>The interrupt flag is <b>NOT</b> set </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html#l00295">295</a> of file <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="af9c5dab3b4ad3acdde529b0913f7e709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c5dab3b4ad3acdde529b0913f7e709">&#9670;&nbsp;</a></span>msp430_usart_prescale()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structmsp430__usart__prescaler__t.html">msp430_usart_prescaler_t</a> msp430_usart_prescale </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>min_br</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute a suitable prescaler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clock</td><td>SPI clock in Hz or UART symbol rate in Baud </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">min_br</td><td>Smallest BR0/BR1 value supported by hardware (<a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#a646e2f2ccae6b6b2efc97e74becaf80c">USART_MIN_BR_SPI</a> or <a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html#abace5f135cc36965f54acaa8c65b3c4c">USART_MIN_BR_UART</a>) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Suitable prescaler config </dd></dl>
<dl class="section note"><dt>Note</dt><dd>If the board has an auxiliary clock generated from a 32,678 Hz watch crystal with no clock divider, the auxiliary clock is used for symbol rates of 9,600 Bd, 4,800 Bd, 2,400 Bd, and 1,200 Bd. For every other symbol rate the subsystem main clock is used instead. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This will compute the prescaler generating the frequency <em>closest</em> to <code>clock</code>. It may generate a frequency higher than requested, if this is closer to the target frequency than the next lower frequency. This makes bit-timings better in UART </dd>
<dd>
The mctl <code>struct</code> field in the result may be non-zero. Callers must clear this, if the intend to use the USART in modes other than UART. </dd></dl>

</div>
</div>
<a id="a8ffafc6018d49148f8c5577bf6ce8140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ffafc6018d49148f8c5577bf6ce8140">&#9670;&nbsp;</a></span>msp430_usart_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void msp430_usart_release </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structmsp430__usart__params__t.html">msp430_usart_params_t</a> *&#160;</td>
          <td class="paramname"><em>params</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release exclusive access to an USART peripheral and turn it off again. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">params</td><td>Configuration specifying the USART to release </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Mar 13 2025 10:38:25 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
