// Generated by CIRCT e2b32a42e
module _$paramod5Cbsg_decode5Cnum_out_p3Ds322700000000000000000000000000010000(	// design.cleaned.mlir:2:3
  input  [3:0]  i,	// design.cleaned.mlir:2:96
  output [15:0] o	// design.cleaned.mlir:2:109
);

  wire _01_ = i[0] | i[1];	// design.cleaned.mlir:6:10, :7:10, :8:10
  wire _02_ = _01_ | i[2];	// design.cleaned.mlir:8:10, :9:10, :10:10
  wire _03_ = i[1] | ~(i[0]);	// design.cleaned.mlir:6:10, :7:10, :13:10, :14:11
  wire _04_ = _03_ | i[2];	// design.cleaned.mlir:9:10, :14:11, :15:11
  wire _05_ = i[0] | ~(i[1]);	// design.cleaned.mlir:6:10, :7:10, :18:11, :19:11
  wire _06_ = _05_ | i[2];	// design.cleaned.mlir:9:10, :19:11, :20:11
  wire _GEN = i[0] & i[1];	// design.cleaned.mlir:6:10, :7:10, :23:11
  wire _08_ = ~_GEN | i[2];	// design.cleaned.mlir:9:10, :23:11, :24:11, :25:11
  wire _10_ = _01_ | ~(i[2]);	// design.cleaned.mlir:8:10, :9:10, :28:11, :29:11
  wire _11_ = _03_ | ~(i[2]);	// design.cleaned.mlir:9:10, :14:11, :28:11, :32:11
  wire _12_ = _05_ | ~(i[2]);	// design.cleaned.mlir:9:10, :19:11, :28:11, :35:11
  wire _13_ = ~_GEN | ~(i[2]);	// design.cleaned.mlir:9:10, :23:11, :24:11, :28:11, :38:11
  assign o =
    {i[3] & ~_13_,
     i[3] & ~_12_,
     i[3] & ~_11_,
     i[3] & ~_10_,
     i[3] & ~_08_,
     i[3] & ~_06_,
     i[3] & ~_04_,
     i[3] & ~_02_,
     ~(i[3]) & ~_13_,
     ~(i[3]) & ~_12_,
     ~(i[3]) & ~_11_,
     ~(i[3]) & ~_10_,
     ~(i[3]) & ~_08_,
     ~(i[3]) & ~_06_,
     ~(i[3]) & ~_04_,
     ~(i[3]) & ~_02_};	// design.cleaned.mlir:4:10, :5:10, :10:10, :11:10, :12:10, :15:11, :16:11, :17:11, :20:11, :21:11, :22:11, :25:11, :26:11, :27:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:5
endmodule

module bsg_decode_with_v(	// design.cleaned.mlir:52:3
  input  [3:0]  i,	// design.cleaned.mlir:52:35
  input         v_i,	// design.cleaned.mlir:52:47
  output [15:0] o	// design.cleaned.mlir:52:62
);

  wire [15:0] _bd_o;	// design.cleaned.mlir:53:13
  _$paramod5Cbsg_decode5Cnum_out_p3Ds322700000000000000000000000000010000 bd (	// design.cleaned.mlir:53:13
    .i (i),
    .o (_bd_o)
  );	// design.cleaned.mlir:53:13
  assign o = _bd_o & {16{v_i}};	// design.cleaned.mlir:53:13, :54:10, :55:10, :56:5
endmodule

