// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_scores_target (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        layer,
        scoring_fn_target_V_0_address0,
        scoring_fn_target_V_0_ce0,
        scoring_fn_target_V_0_q0,
        scoring_fn_target_V_1_address0,
        scoring_fn_target_V_1_ce0,
        scoring_fn_target_V_1_q0,
        scoring_fn_target_V_2_address0,
        scoring_fn_target_V_2_ce0,
        scoring_fn_target_V_2_q0,
        scoring_fn_target_V_3_address0,
        scoring_fn_target_V_3_ce0,
        scoring_fn_target_V_3_q0,
        scoring_fn_target_V_4_address0,
        scoring_fn_target_V_4_ce0,
        scoring_fn_target_V_4_q0,
        scoring_fn_target_V_5_address0,
        scoring_fn_target_V_5_ce0,
        scoring_fn_target_V_5_q0,
        scoring_fn_target_V_6_address0,
        scoring_fn_target_V_6_ce0,
        scoring_fn_target_V_6_q0,
        scoring_fn_target_V_7_address0,
        scoring_fn_target_V_7_ce0,
        scoring_fn_target_V_7_q0,
        scoring_fn_target_V_8_address0,
        scoring_fn_target_V_8_ce0,
        scoring_fn_target_V_8_q0,
        scoring_fn_target_V_9_address0,
        scoring_fn_target_V_9_ce0,
        scoring_fn_target_V_9_q0,
        scoring_fn_target_V_10_address0,
        scoring_fn_target_V_10_ce0,
        scoring_fn_target_V_10_q0,
        scoring_fn_target_V_11_address0,
        scoring_fn_target_V_11_ce0,
        scoring_fn_target_V_11_q0,
        scoring_fn_target_V_12_address0,
        scoring_fn_target_V_12_ce0,
        scoring_fn_target_V_12_q0,
        scoring_fn_target_V_13_address0,
        scoring_fn_target_V_13_ce0,
        scoring_fn_target_V_13_q0,
        scoring_fn_target_V_14_address0,
        scoring_fn_target_V_14_ce0,
        scoring_fn_target_V_14_q0,
        scoring_fn_target_V_15_address0,
        scoring_fn_target_V_15_ce0,
        scoring_fn_target_V_15_q0,
        nodes_features_proj_V_0_address0,
        nodes_features_proj_V_0_ce0,
        nodes_features_proj_V_0_q0,
        nodes_features_proj_V_1_address0,
        nodes_features_proj_V_1_ce0,
        nodes_features_proj_V_1_q0,
        nodes_features_proj_V_2_address0,
        nodes_features_proj_V_2_ce0,
        nodes_features_proj_V_2_q0,
        nodes_features_proj_V_3_address0,
        nodes_features_proj_V_3_ce0,
        nodes_features_proj_V_3_q0,
        nodes_features_proj_V_4_address0,
        nodes_features_proj_V_4_ce0,
        nodes_features_proj_V_4_q0,
        nodes_features_proj_V_5_address0,
        nodes_features_proj_V_5_ce0,
        nodes_features_proj_V_5_q0,
        nodes_features_proj_V_6_address0,
        nodes_features_proj_V_6_ce0,
        nodes_features_proj_V_6_q0,
        nodes_features_proj_V_7_address0,
        nodes_features_proj_V_7_ce0,
        nodes_features_proj_V_7_q0,
        nodes_features_proj_V_8_address0,
        nodes_features_proj_V_8_ce0,
        nodes_features_proj_V_8_q0,
        nodes_features_proj_V_9_address0,
        nodes_features_proj_V_9_ce0,
        nodes_features_proj_V_9_q0,
        nodes_features_proj_V_10_address0,
        nodes_features_proj_V_10_ce0,
        nodes_features_proj_V_10_q0,
        nodes_features_proj_V_11_address0,
        nodes_features_proj_V_11_ce0,
        nodes_features_proj_V_11_q0,
        nodes_features_proj_V_12_address0,
        nodes_features_proj_V_12_ce0,
        nodes_features_proj_V_12_q0,
        nodes_features_proj_V_13_address0,
        nodes_features_proj_V_13_ce0,
        nodes_features_proj_V_13_q0,
        nodes_features_proj_V_14_address0,
        nodes_features_proj_V_14_ce0,
        nodes_features_proj_V_14_q0,
        nodes_features_proj_V_15_address0,
        nodes_features_proj_V_15_ce0,
        nodes_features_proj_V_15_q0,
        scores_target_V_address1,
        scores_target_V_ce1,
        scores_target_V_we1,
        scores_target_V_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] layer;
output  [4:0] scoring_fn_target_V_0_address0;
output   scoring_fn_target_V_0_ce0;
input  [27:0] scoring_fn_target_V_0_q0;
output  [4:0] scoring_fn_target_V_1_address0;
output   scoring_fn_target_V_1_ce0;
input  [27:0] scoring_fn_target_V_1_q0;
output  [4:0] scoring_fn_target_V_2_address0;
output   scoring_fn_target_V_2_ce0;
input  [27:0] scoring_fn_target_V_2_q0;
output  [4:0] scoring_fn_target_V_3_address0;
output   scoring_fn_target_V_3_ce0;
input  [27:0] scoring_fn_target_V_3_q0;
output  [4:0] scoring_fn_target_V_4_address0;
output   scoring_fn_target_V_4_ce0;
input  [27:0] scoring_fn_target_V_4_q0;
output  [4:0] scoring_fn_target_V_5_address0;
output   scoring_fn_target_V_5_ce0;
input  [27:0] scoring_fn_target_V_5_q0;
output  [4:0] scoring_fn_target_V_6_address0;
output   scoring_fn_target_V_6_ce0;
input  [27:0] scoring_fn_target_V_6_q0;
output  [4:0] scoring_fn_target_V_7_address0;
output   scoring_fn_target_V_7_ce0;
input  [27:0] scoring_fn_target_V_7_q0;
output  [4:0] scoring_fn_target_V_8_address0;
output   scoring_fn_target_V_8_ce0;
input  [27:0] scoring_fn_target_V_8_q0;
output  [4:0] scoring_fn_target_V_9_address0;
output   scoring_fn_target_V_9_ce0;
input  [27:0] scoring_fn_target_V_9_q0;
output  [4:0] scoring_fn_target_V_10_address0;
output   scoring_fn_target_V_10_ce0;
input  [27:0] scoring_fn_target_V_10_q0;
output  [4:0] scoring_fn_target_V_11_address0;
output   scoring_fn_target_V_11_ce0;
input  [27:0] scoring_fn_target_V_11_q0;
output  [4:0] scoring_fn_target_V_12_address0;
output   scoring_fn_target_V_12_ce0;
input  [27:0] scoring_fn_target_V_12_q0;
output  [4:0] scoring_fn_target_V_13_address0;
output   scoring_fn_target_V_13_ce0;
input  [27:0] scoring_fn_target_V_13_q0;
output  [4:0] scoring_fn_target_V_14_address0;
output   scoring_fn_target_V_14_ce0;
input  [27:0] scoring_fn_target_V_14_q0;
output  [4:0] scoring_fn_target_V_15_address0;
output   scoring_fn_target_V_15_ce0;
input  [27:0] scoring_fn_target_V_15_q0;
output  [8:0] nodes_features_proj_V_0_address0;
output   nodes_features_proj_V_0_ce0;
input  [27:0] nodes_features_proj_V_0_q0;
output  [8:0] nodes_features_proj_V_1_address0;
output   nodes_features_proj_V_1_ce0;
input  [27:0] nodes_features_proj_V_1_q0;
output  [8:0] nodes_features_proj_V_2_address0;
output   nodes_features_proj_V_2_ce0;
input  [27:0] nodes_features_proj_V_2_q0;
output  [8:0] nodes_features_proj_V_3_address0;
output   nodes_features_proj_V_3_ce0;
input  [27:0] nodes_features_proj_V_3_q0;
output  [8:0] nodes_features_proj_V_4_address0;
output   nodes_features_proj_V_4_ce0;
input  [27:0] nodes_features_proj_V_4_q0;
output  [8:0] nodes_features_proj_V_5_address0;
output   nodes_features_proj_V_5_ce0;
input  [27:0] nodes_features_proj_V_5_q0;
output  [8:0] nodes_features_proj_V_6_address0;
output   nodes_features_proj_V_6_ce0;
input  [27:0] nodes_features_proj_V_6_q0;
output  [8:0] nodes_features_proj_V_7_address0;
output   nodes_features_proj_V_7_ce0;
input  [27:0] nodes_features_proj_V_7_q0;
output  [8:0] nodes_features_proj_V_8_address0;
output   nodes_features_proj_V_8_ce0;
input  [27:0] nodes_features_proj_V_8_q0;
output  [8:0] nodes_features_proj_V_9_address0;
output   nodes_features_proj_V_9_ce0;
input  [27:0] nodes_features_proj_V_9_q0;
output  [8:0] nodes_features_proj_V_10_address0;
output   nodes_features_proj_V_10_ce0;
input  [27:0] nodes_features_proj_V_10_q0;
output  [8:0] nodes_features_proj_V_11_address0;
output   nodes_features_proj_V_11_ce0;
input  [27:0] nodes_features_proj_V_11_q0;
output  [8:0] nodes_features_proj_V_12_address0;
output   nodes_features_proj_V_12_ce0;
input  [27:0] nodes_features_proj_V_12_q0;
output  [8:0] nodes_features_proj_V_13_address0;
output   nodes_features_proj_V_13_ce0;
input  [27:0] nodes_features_proj_V_13_q0;
output  [8:0] nodes_features_proj_V_14_address0;
output   nodes_features_proj_V_14_ce0;
input  [27:0] nodes_features_proj_V_14_q0;
output  [8:0] nodes_features_proj_V_15_address0;
output   nodes_features_proj_V_15_ce0;
input  [27:0] nodes_features_proj_V_15_q0;
output  [8:0] scores_target_V_address1;
output   scores_target_V_ce1;
output   scores_target_V_we1;
output  [27:0] scores_target_V_d1;

reg ap_idle;
reg scoring_fn_target_V_0_ce0;
reg scoring_fn_target_V_1_ce0;
reg scoring_fn_target_V_2_ce0;
reg scoring_fn_target_V_3_ce0;
reg scoring_fn_target_V_4_ce0;
reg scoring_fn_target_V_5_ce0;
reg scoring_fn_target_V_6_ce0;
reg scoring_fn_target_V_7_ce0;
reg scoring_fn_target_V_8_ce0;
reg scoring_fn_target_V_9_ce0;
reg scoring_fn_target_V_10_ce0;
reg scoring_fn_target_V_11_ce0;
reg scoring_fn_target_V_12_ce0;
reg scoring_fn_target_V_13_ce0;
reg scoring_fn_target_V_14_ce0;
reg scoring_fn_target_V_15_ce0;
reg nodes_features_proj_V_0_ce0;
reg nodes_features_proj_V_1_ce0;
reg nodes_features_proj_V_2_ce0;
reg nodes_features_proj_V_3_ce0;
reg nodes_features_proj_V_4_ce0;
reg nodes_features_proj_V_5_ce0;
reg nodes_features_proj_V_6_ce0;
reg nodes_features_proj_V_7_ce0;
reg nodes_features_proj_V_8_ce0;
reg nodes_features_proj_V_9_ce0;
reg nodes_features_proj_V_10_ce0;
reg nodes_features_proj_V_11_ce0;
reg nodes_features_proj_V_12_ce0;
reg nodes_features_proj_V_13_ce0;
reg nodes_features_proj_V_14_ce0;
reg nodes_features_proj_V_15_ce0;
reg scores_target_V_ce1;
reg scores_target_V_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln74_fu_611_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] select_ln74_fu_641_p3;
reg   [4:0] select_ln74_reg_1310;
reg   [4:0] select_ln74_reg_1310_pp0_iter1_reg;
reg   [4:0] select_ln74_reg_1310_pp0_iter2_reg;
reg   [4:0] select_ln74_reg_1310_pp0_iter3_reg;
reg   [4:0] select_ln74_reg_1310_pp0_iter4_reg;
reg   [4:0] select_ln74_reg_1310_pp0_iter5_reg;
reg   [4:0] select_ln74_reg_1310_pp0_iter6_reg;
wire   [2:0] select_ln74_1_fu_649_p3;
reg   [2:0] select_ln74_1_reg_1315;
reg   [2:0] select_ln74_1_reg_1315_pp0_iter1_reg;
reg   [2:0] select_ln74_1_reg_1315_pp0_iter2_reg;
reg   [2:0] select_ln74_1_reg_1315_pp0_iter3_reg;
reg   [2:0] select_ln74_1_reg_1315_pp0_iter4_reg;
wire   [63:0] zext_ln1171_fu_671_p1;
reg   [63:0] zext_ln1171_reg_1320;
reg   [63:0] zext_ln1171_reg_1320_pp0_iter1_reg;
reg   [63:0] zext_ln1171_reg_1320_pp0_iter2_reg;
reg   [63:0] zext_ln1171_reg_1320_pp0_iter3_reg;
reg   [63:0] zext_ln1171_reg_1320_pp0_iter4_reg;
wire   [63:0] zext_ln1169_4_fu_696_p1;
reg   [63:0] zext_ln1169_4_reg_1352;
reg   [63:0] zext_ln1169_4_reg_1352_pp0_iter1_reg;
reg   [63:0] zext_ln1169_4_reg_1352_pp0_iter2_reg;
reg   [63:0] zext_ln1169_4_reg_1352_pp0_iter3_reg;
reg   [63:0] zext_ln1169_4_reg_1352_pp0_iter4_reg;
reg  signed [27:0] scoring_fn_target_V_0_load_reg_1384;
reg  signed [27:0] scoring_fn_target_V_1_load_reg_1389;
reg  signed [27:0] scoring_fn_target_V_2_load_reg_1394;
reg  signed [27:0] nodes_features_proj_V_0_load_reg_1429;
reg  signed [27:0] nodes_features_proj_V_1_load_reg_1434;
reg  signed [27:0] nodes_features_proj_V_2_load_reg_1439;
reg  signed [27:0] scoring_fn_target_V_3_load_reg_1444;
reg  signed [27:0] scoring_fn_target_V_4_load_reg_1449;
reg  signed [27:0] scoring_fn_target_V_5_load_reg_1454;
wire   [45:0] mul_ln1171_64_fu_745_p2;
reg   [45:0] mul_ln1171_64_reg_1489;
reg   [27:0] tmp_63_reg_1494;
wire   [45:0] mul_ln1171_65_fu_764_p2;
reg   [45:0] mul_ln1171_65_reg_1499;
reg  signed [27:0] nodes_features_proj_V_3_load_reg_1504;
reg  signed [27:0] nodes_features_proj_V_4_load_reg_1509;
reg  signed [27:0] nodes_features_proj_V_5_load_reg_1514;
reg  signed [27:0] scoring_fn_target_V_6_load_reg_1519;
reg  signed [27:0] scoring_fn_target_V_7_load_reg_1524;
reg  signed [27:0] scoring_fn_target_V_8_load_reg_1529;
wire   [45:0] mul_ln1171_66_fu_817_p2;
reg   [45:0] mul_ln1171_66_reg_1564;
reg   [27:0] tmp_65_reg_1569;
wire   [45:0] mul_ln1171_67_fu_836_p2;
reg   [45:0] mul_ln1171_67_reg_1574;
wire   [45:0] mul_ln1171_68_fu_845_p2;
reg   [45:0] mul_ln1171_68_reg_1579;
reg  signed [27:0] nodes_features_proj_V_6_load_reg_1584;
reg  signed [27:0] nodes_features_proj_V_7_load_reg_1589;
reg  signed [27:0] nodes_features_proj_V_8_load_reg_1594;
reg  signed [27:0] scoring_fn_target_V_9_load_reg_1599;
reg  signed [27:0] scoring_fn_target_V_10_load_reg_1604;
reg  signed [27:0] scoring_fn_target_V_11_load_reg_1609;
wire   [45:0] mul_ln1171_69_fu_921_p2;
reg   [45:0] mul_ln1171_69_reg_1644;
reg   [27:0] tmp_68_reg_1649;
wire   [45:0] mul_ln1171_70_fu_940_p2;
reg   [45:0] mul_ln1171_70_reg_1654;
wire   [45:0] mul_ln1171_71_fu_949_p2;
reg   [45:0] mul_ln1171_71_reg_1659;
reg  signed [27:0] nodes_features_proj_V_9_load_reg_1664;
reg  signed [27:0] nodes_features_proj_V_10_load_reg_1669;
reg  signed [27:0] nodes_features_proj_V_11_load_reg_1674;
reg  signed [27:0] scoring_fn_target_V_12_load_reg_1684;
reg  signed [27:0] scoring_fn_target_V_13_load_reg_1689;
reg  signed [27:0] scoring_fn_target_V_14_load_reg_1694;
wire   [45:0] mul_ln1171_72_fu_1028_p2;
reg   [45:0] mul_ln1171_72_reg_1709;
reg   [27:0] tmp_71_reg_1714;
wire   [45:0] mul_ln1171_73_fu_1047_p2;
reg   [45:0] mul_ln1171_73_reg_1719;
wire   [45:0] mul_ln1171_74_fu_1056_p2;
reg   [45:0] mul_ln1171_74_reg_1724;
reg  signed [27:0] nodes_features_proj_V_12_load_reg_1729;
reg  signed [27:0] nodes_features_proj_V_13_load_reg_1734;
reg  signed [27:0] nodes_features_proj_V_14_load_reg_1739;
reg  signed [27:0] scoring_fn_target_V_15_load_reg_1744;
wire   [45:0] mul_ln1171_75_fu_1132_p2;
reg   [45:0] mul_ln1171_75_reg_1749;
reg   [27:0] tmp_74_reg_1754;
wire   [45:0] mul_ln1171_76_fu_1151_p2;
reg   [45:0] mul_ln1171_76_reg_1759;
wire   [45:0] mul_ln1171_77_fu_1160_p2;
reg   [45:0] mul_ln1171_77_reg_1764;
reg  signed [27:0] nodes_features_proj_V_15_load_reg_1769;
wire   [45:0] mul_ln1171_78_fu_1233_p2;
reg   [45:0] mul_ln1171_78_reg_1779;
reg   [27:0] tmp_77_reg_1784;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln80_1_fu_1249_p1;
reg   [4:0] n_fu_134;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_n_load;
wire   [4:0] add_ln75_fu_703_p2;
reg   [2:0] nh_fu_138;
reg   [2:0] ap_sig_allocacmp_nh_load;
reg   [6:0] indvar_flatten_fu_142;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [6:0] add_ln74_1_fu_617_p2;
wire   [0:0] icmp_ln75_fu_635_p2;
wire   [2:0] add_ln74_fu_629_p2;
wire   [4:0] tmp_fu_585_p3;
wire   [4:0] zext_ln74_1_fu_661_p1;
wire   [4:0] add_ln74_2_fu_665_p2;
wire   [6:0] tmp_s_fu_678_p3;
wire   [7:0] zext_ln1169_3_fu_686_p1;
wire   [7:0] zext_ln80_fu_657_p1;
wire   [7:0] add_ln1169_fu_690_p2;
wire   [45:0] mul_ln1171_fu_736_p2;
wire   [45:0] shl_ln_fu_779_p3;
wire   [45:0] add_ln1245_fu_786_p2;
wire   [27:0] tmp_64_fu_791_p4;
wire   [45:0] shl_ln737_s_fu_801_p3;
wire   [45:0] add_ln1245_64_fu_809_p2;
wire   [45:0] shl_ln737_63_fu_860_p3;
wire   [45:0] add_ln1245_65_fu_867_p2;
wire   [27:0] tmp_66_fu_872_p4;
wire   [45:0] shl_ln737_64_fu_882_p3;
wire   [45:0] add_ln1245_66_fu_890_p2;
wire   [27:0] tmp_67_fu_895_p4;
wire   [45:0] shl_ln737_65_fu_905_p3;
wire   [45:0] add_ln1245_67_fu_913_p2;
wire   [45:0] shl_ln737_66_fu_967_p3;
wire   [45:0] add_ln1245_68_fu_974_p2;
wire   [27:0] tmp_69_fu_979_p4;
wire   [45:0] shl_ln737_67_fu_989_p3;
wire   [45:0] add_ln1245_69_fu_997_p2;
wire   [27:0] tmp_70_fu_1002_p4;
wire   [45:0] shl_ln737_68_fu_1012_p3;
wire   [45:0] add_ln1245_70_fu_1020_p2;
wire   [45:0] shl_ln737_69_fu_1071_p3;
wire   [45:0] add_ln1245_71_fu_1078_p2;
wire   [27:0] tmp_72_fu_1083_p4;
wire   [45:0] shl_ln737_70_fu_1093_p3;
wire   [45:0] add_ln1245_72_fu_1101_p2;
wire   [27:0] tmp_73_fu_1106_p4;
wire   [45:0] shl_ln737_71_fu_1116_p3;
wire   [45:0] add_ln1245_73_fu_1124_p2;
wire   [45:0] shl_ln737_72_fu_1172_p3;
wire   [45:0] add_ln1245_74_fu_1179_p2;
wire   [27:0] tmp_75_fu_1184_p4;
wire   [45:0] shl_ln737_73_fu_1194_p3;
wire   [45:0] add_ln1245_75_fu_1202_p2;
wire   [27:0] tmp_76_fu_1207_p4;
wire   [45:0] shl_ln737_74_fu_1217_p3;
wire   [45:0] add_ln1245_76_fu_1225_p2;
wire   [8:0] grp_fu_1276_p3;
wire   [45:0] shl_ln737_75_fu_1253_p3;
wire   [45:0] add_ln1245_77_fu_1260_p2;
wire   [2:0] grp_fu_1276_p0;
wire   [6:0] grp_fu_1276_p1;
wire   [4:0] grp_fu_1276_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_1276_p00;
wire   [8:0] grp_fu_1276_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U947(
    .din0(scoring_fn_target_V_0_load_reg_1384),
    .din1(nodes_features_proj_V_0_load_reg_1429),
    .dout(mul_ln1171_fu_736_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U948(
    .din0(scoring_fn_target_V_1_load_reg_1389),
    .din1(nodes_features_proj_V_1_load_reg_1434),
    .dout(mul_ln1171_64_fu_745_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U949(
    .din0(scoring_fn_target_V_2_load_reg_1394),
    .din1(nodes_features_proj_V_2_load_reg_1439),
    .dout(mul_ln1171_65_fu_764_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U950(
    .din0(scoring_fn_target_V_3_load_reg_1444),
    .din1(nodes_features_proj_V_3_load_reg_1504),
    .dout(mul_ln1171_66_fu_817_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U951(
    .din0(scoring_fn_target_V_4_load_reg_1449),
    .din1(nodes_features_proj_V_4_load_reg_1509),
    .dout(mul_ln1171_67_fu_836_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U952(
    .din0(scoring_fn_target_V_5_load_reg_1454),
    .din1(nodes_features_proj_V_5_load_reg_1514),
    .dout(mul_ln1171_68_fu_845_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U953(
    .din0(scoring_fn_target_V_6_load_reg_1519),
    .din1(nodes_features_proj_V_6_load_reg_1584),
    .dout(mul_ln1171_69_fu_921_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U954(
    .din0(scoring_fn_target_V_7_load_reg_1524),
    .din1(nodes_features_proj_V_7_load_reg_1589),
    .dout(mul_ln1171_70_fu_940_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U955(
    .din0(scoring_fn_target_V_8_load_reg_1529),
    .din1(nodes_features_proj_V_8_load_reg_1594),
    .dout(mul_ln1171_71_fu_949_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U956(
    .din0(scoring_fn_target_V_9_load_reg_1599),
    .din1(nodes_features_proj_V_9_load_reg_1664),
    .dout(mul_ln1171_72_fu_1028_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U957(
    .din0(scoring_fn_target_V_10_load_reg_1604),
    .din1(nodes_features_proj_V_10_load_reg_1669),
    .dout(mul_ln1171_73_fu_1047_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U958(
    .din0(scoring_fn_target_V_11_load_reg_1609),
    .din1(nodes_features_proj_V_11_load_reg_1674),
    .dout(mul_ln1171_74_fu_1056_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U959(
    .din0(scoring_fn_target_V_12_load_reg_1684),
    .din1(nodes_features_proj_V_12_load_reg_1729),
    .dout(mul_ln1171_75_fu_1132_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U960(
    .din0(scoring_fn_target_V_13_load_reg_1689),
    .din1(nodes_features_proj_V_13_load_reg_1734),
    .dout(mul_ln1171_76_fu_1151_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U961(
    .din0(scoring_fn_target_V_14_load_reg_1694),
    .din1(nodes_features_proj_V_14_load_reg_1739),
    .dout(mul_ln1171_77_fu_1160_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U962(
    .din0(scoring_fn_target_V_15_load_reg_1744),
    .din1(nodes_features_proj_V_15_load_reg_1769),
    .dout(mul_ln1171_78_fu_1233_p2)
);

GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mac_muladd_3ns_7ns_5ns_9_4_1_U963(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1276_p0),
    .din1(grp_fu_1276_p1),
    .din2(grp_fu_1276_p2),
    .ce(1'b1),
    .dout(grp_fu_1276_p3)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln74_fu_611_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_142 <= add_ln74_1_fu_617_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_142 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln74_fu_611_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_134 <= add_ln75_fu_703_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_134 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln74_fu_611_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            nh_fu_138 <= select_ln74_1_fu_649_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nh_fu_138 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        nodes_features_proj_V_0_load_reg_1429 <= nodes_features_proj_V_0_q0;
        nodes_features_proj_V_1_load_reg_1434 <= nodes_features_proj_V_1_q0;
        nodes_features_proj_V_2_load_reg_1439 <= nodes_features_proj_V_2_q0;
        scoring_fn_target_V_0_load_reg_1384 <= scoring_fn_target_V_0_q0;
        scoring_fn_target_V_1_load_reg_1389 <= scoring_fn_target_V_1_q0;
        scoring_fn_target_V_2_load_reg_1394 <= scoring_fn_target_V_2_q0;
        select_ln74_1_reg_1315_pp0_iter1_reg <= select_ln74_1_reg_1315;
        select_ln74_reg_1310_pp0_iter1_reg <= select_ln74_reg_1310;
        zext_ln1169_4_reg_1352_pp0_iter1_reg[7 : 0] <= zext_ln1169_4_reg_1352[7 : 0];
        zext_ln1171_reg_1320_pp0_iter1_reg[4 : 0] <= zext_ln1171_reg_1320[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        mul_ln1171_64_reg_1489 <= mul_ln1171_64_fu_745_p2;
        mul_ln1171_65_reg_1499 <= mul_ln1171_65_fu_764_p2;
        mul_ln1171_66_reg_1564 <= mul_ln1171_66_fu_817_p2;
        mul_ln1171_67_reg_1574 <= mul_ln1171_67_fu_836_p2;
        mul_ln1171_68_reg_1579 <= mul_ln1171_68_fu_845_p2;
        mul_ln1171_69_reg_1644 <= mul_ln1171_69_fu_921_p2;
        mul_ln1171_70_reg_1654 <= mul_ln1171_70_fu_940_p2;
        mul_ln1171_71_reg_1659 <= mul_ln1171_71_fu_949_p2;
        mul_ln1171_72_reg_1709 <= mul_ln1171_72_fu_1028_p2;
        mul_ln1171_73_reg_1719 <= mul_ln1171_73_fu_1047_p2;
        mul_ln1171_74_reg_1724 <= mul_ln1171_74_fu_1056_p2;
        mul_ln1171_75_reg_1749 <= mul_ln1171_75_fu_1132_p2;
        mul_ln1171_76_reg_1759 <= mul_ln1171_76_fu_1151_p2;
        mul_ln1171_77_reg_1764 <= mul_ln1171_77_fu_1160_p2;
        mul_ln1171_78_reg_1779 <= mul_ln1171_78_fu_1233_p2;
        nodes_features_proj_V_10_load_reg_1669 <= nodes_features_proj_V_10_q0;
        nodes_features_proj_V_11_load_reg_1674 <= nodes_features_proj_V_11_q0;
        nodes_features_proj_V_12_load_reg_1729 <= nodes_features_proj_V_12_q0;
        nodes_features_proj_V_13_load_reg_1734 <= nodes_features_proj_V_13_q0;
        nodes_features_proj_V_14_load_reg_1739 <= nodes_features_proj_V_14_q0;
        nodes_features_proj_V_15_load_reg_1769 <= nodes_features_proj_V_15_q0;
        nodes_features_proj_V_3_load_reg_1504 <= nodes_features_proj_V_3_q0;
        nodes_features_proj_V_4_load_reg_1509 <= nodes_features_proj_V_4_q0;
        nodes_features_proj_V_5_load_reg_1514 <= nodes_features_proj_V_5_q0;
        nodes_features_proj_V_6_load_reg_1584 <= nodes_features_proj_V_6_q0;
        nodes_features_proj_V_7_load_reg_1589 <= nodes_features_proj_V_7_q0;
        nodes_features_proj_V_8_load_reg_1594 <= nodes_features_proj_V_8_q0;
        nodes_features_proj_V_9_load_reg_1664 <= nodes_features_proj_V_9_q0;
        scoring_fn_target_V_10_load_reg_1604 <= scoring_fn_target_V_10_q0;
        scoring_fn_target_V_11_load_reg_1609 <= scoring_fn_target_V_11_q0;
        scoring_fn_target_V_12_load_reg_1684 <= scoring_fn_target_V_12_q0;
        scoring_fn_target_V_13_load_reg_1689 <= scoring_fn_target_V_13_q0;
        scoring_fn_target_V_14_load_reg_1694 <= scoring_fn_target_V_14_q0;
        scoring_fn_target_V_15_load_reg_1744 <= scoring_fn_target_V_15_q0;
        scoring_fn_target_V_3_load_reg_1444 <= scoring_fn_target_V_3_q0;
        scoring_fn_target_V_4_load_reg_1449 <= scoring_fn_target_V_4_q0;
        scoring_fn_target_V_5_load_reg_1454 <= scoring_fn_target_V_5_q0;
        scoring_fn_target_V_6_load_reg_1519 <= scoring_fn_target_V_6_q0;
        scoring_fn_target_V_7_load_reg_1524 <= scoring_fn_target_V_7_q0;
        scoring_fn_target_V_8_load_reg_1529 <= scoring_fn_target_V_8_q0;
        scoring_fn_target_V_9_load_reg_1599 <= scoring_fn_target_V_9_q0;
        select_ln74_1_reg_1315_pp0_iter2_reg <= select_ln74_1_reg_1315_pp0_iter1_reg;
        select_ln74_1_reg_1315_pp0_iter3_reg <= select_ln74_1_reg_1315_pp0_iter2_reg;
        select_ln74_1_reg_1315_pp0_iter4_reg <= select_ln74_1_reg_1315_pp0_iter3_reg;
        select_ln74_reg_1310_pp0_iter2_reg <= select_ln74_reg_1310_pp0_iter1_reg;
        select_ln74_reg_1310_pp0_iter3_reg <= select_ln74_reg_1310_pp0_iter2_reg;
        select_ln74_reg_1310_pp0_iter4_reg <= select_ln74_reg_1310_pp0_iter3_reg;
        select_ln74_reg_1310_pp0_iter5_reg <= select_ln74_reg_1310_pp0_iter4_reg;
        select_ln74_reg_1310_pp0_iter6_reg <= select_ln74_reg_1310_pp0_iter5_reg;
        tmp_63_reg_1494 <= {{mul_ln1171_fu_736_p2[45:18]}};
        tmp_65_reg_1569 <= {{add_ln1245_64_fu_809_p2[45:18]}};
        tmp_68_reg_1649 <= {{add_ln1245_67_fu_913_p2[45:18]}};
        tmp_71_reg_1714 <= {{add_ln1245_70_fu_1020_p2[45:18]}};
        tmp_74_reg_1754 <= {{add_ln1245_73_fu_1124_p2[45:18]}};
        tmp_77_reg_1784 <= {{add_ln1245_76_fu_1225_p2[45:18]}};
        zext_ln1169_4_reg_1352_pp0_iter2_reg[7 : 0] <= zext_ln1169_4_reg_1352_pp0_iter1_reg[7 : 0];
        zext_ln1169_4_reg_1352_pp0_iter3_reg[7 : 0] <= zext_ln1169_4_reg_1352_pp0_iter2_reg[7 : 0];
        zext_ln1169_4_reg_1352_pp0_iter4_reg[7 : 0] <= zext_ln1169_4_reg_1352_pp0_iter3_reg[7 : 0];
        zext_ln1171_reg_1320_pp0_iter2_reg[4 : 0] <= zext_ln1171_reg_1320_pp0_iter1_reg[4 : 0];
        zext_ln1171_reg_1320_pp0_iter3_reg[4 : 0] <= zext_ln1171_reg_1320_pp0_iter2_reg[4 : 0];
        zext_ln1171_reg_1320_pp0_iter4_reg[4 : 0] <= zext_ln1171_reg_1320_pp0_iter3_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln74_fu_611_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln74_1_reg_1315 <= select_ln74_1_fu_649_p3;
        select_ln74_reg_1310 <= select_ln74_fu_641_p3;
        zext_ln1169_4_reg_1352[7 : 0] <= zext_ln1169_4_fu_696_p1[7 : 0];
        zext_ln1171_reg_1320[4 : 0] <= zext_ln1171_fu_671_p1[4 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln74_fu_611_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_142;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nh_load = 3'd0;
    end else begin
        ap_sig_allocacmp_nh_load = nh_fu_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_0_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_10_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_11_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_12_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_13_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_14_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_15_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_1_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_2_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_3_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_4_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_5_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_6_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_7_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_8_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_9_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        scores_target_V_ce1 = 1'b1;
    end else begin
        scores_target_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        scores_target_V_we1 = 1'b1;
    end else begin
        scores_target_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_0_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scoring_fn_target_V_10_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scoring_fn_target_V_11_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scoring_fn_target_V_12_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scoring_fn_target_V_13_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scoring_fn_target_V_14_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        scoring_fn_target_V_15_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_1_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_2_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_3_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_4_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_5_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        scoring_fn_target_V_6_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        scoring_fn_target_V_7_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        scoring_fn_target_V_8_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scoring_fn_target_V_9_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1169_fu_690_p2 = (zext_ln1169_3_fu_686_p1 + zext_ln80_fu_657_p1);

assign add_ln1245_64_fu_809_p2 = (shl_ln737_s_fu_801_p3 + mul_ln1171_65_reg_1499);

assign add_ln1245_65_fu_867_p2 = (shl_ln737_63_fu_860_p3 + mul_ln1171_66_reg_1564);

assign add_ln1245_66_fu_890_p2 = (shl_ln737_64_fu_882_p3 + mul_ln1171_67_reg_1574);

assign add_ln1245_67_fu_913_p2 = (shl_ln737_65_fu_905_p3 + mul_ln1171_68_reg_1579);

assign add_ln1245_68_fu_974_p2 = (shl_ln737_66_fu_967_p3 + mul_ln1171_69_reg_1644);

assign add_ln1245_69_fu_997_p2 = (shl_ln737_67_fu_989_p3 + mul_ln1171_70_reg_1654);

assign add_ln1245_70_fu_1020_p2 = (shl_ln737_68_fu_1012_p3 + mul_ln1171_71_reg_1659);

assign add_ln1245_71_fu_1078_p2 = (shl_ln737_69_fu_1071_p3 + mul_ln1171_72_reg_1709);

assign add_ln1245_72_fu_1101_p2 = (shl_ln737_70_fu_1093_p3 + mul_ln1171_73_reg_1719);

assign add_ln1245_73_fu_1124_p2 = (shl_ln737_71_fu_1116_p3 + mul_ln1171_74_reg_1724);

assign add_ln1245_74_fu_1179_p2 = (shl_ln737_72_fu_1172_p3 + mul_ln1171_75_reg_1749);

assign add_ln1245_75_fu_1202_p2 = (shl_ln737_73_fu_1194_p3 + mul_ln1171_76_reg_1759);

assign add_ln1245_76_fu_1225_p2 = (shl_ln737_74_fu_1217_p3 + mul_ln1171_77_reg_1764);

assign add_ln1245_77_fu_1260_p2 = (shl_ln737_75_fu_1253_p3 + mul_ln1171_78_reg_1779);

assign add_ln1245_fu_786_p2 = (shl_ln_fu_779_p3 + mul_ln1171_64_reg_1489);

assign add_ln74_1_fu_617_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln74_2_fu_665_p2 = (tmp_fu_585_p3 + zext_ln74_1_fu_661_p1);

assign add_ln74_fu_629_p2 = (ap_sig_allocacmp_nh_load + 3'd1);

assign add_ln75_fu_703_p2 = (select_ln74_fu_641_p3 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_1276_p0 = grp_fu_1276_p00;

assign grp_fu_1276_p00 = select_ln74_1_reg_1315_pp0_iter4_reg;

assign grp_fu_1276_p1 = 9'd100;

assign grp_fu_1276_p2 = grp_fu_1276_p20;

assign grp_fu_1276_p20 = select_ln74_reg_1310_pp0_iter6_reg;

assign icmp_ln74_fu_611_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd76) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_635_p2 = ((ap_sig_allocacmp_n_load == 5'd19) ? 1'b1 : 1'b0);

assign nodes_features_proj_V_0_address0 = zext_ln1169_4_fu_696_p1;

assign nodes_features_proj_V_10_address0 = zext_ln1169_4_reg_1352_pp0_iter2_reg;

assign nodes_features_proj_V_11_address0 = zext_ln1169_4_reg_1352_pp0_iter2_reg;

assign nodes_features_proj_V_12_address0 = zext_ln1169_4_reg_1352_pp0_iter3_reg;

assign nodes_features_proj_V_13_address0 = zext_ln1169_4_reg_1352_pp0_iter3_reg;

assign nodes_features_proj_V_14_address0 = zext_ln1169_4_reg_1352_pp0_iter3_reg;

assign nodes_features_proj_V_15_address0 = zext_ln1169_4_reg_1352_pp0_iter4_reg;

assign nodes_features_proj_V_1_address0 = zext_ln1169_4_fu_696_p1;

assign nodes_features_proj_V_2_address0 = zext_ln1169_4_fu_696_p1;

assign nodes_features_proj_V_3_address0 = zext_ln1169_4_reg_1352;

assign nodes_features_proj_V_4_address0 = zext_ln1169_4_reg_1352;

assign nodes_features_proj_V_5_address0 = zext_ln1169_4_reg_1352;

assign nodes_features_proj_V_6_address0 = zext_ln1169_4_reg_1352_pp0_iter1_reg;

assign nodes_features_proj_V_7_address0 = zext_ln1169_4_reg_1352_pp0_iter1_reg;

assign nodes_features_proj_V_8_address0 = zext_ln1169_4_reg_1352_pp0_iter1_reg;

assign nodes_features_proj_V_9_address0 = zext_ln1169_4_reg_1352_pp0_iter2_reg;

assign scores_target_V_address1 = zext_ln80_1_fu_1249_p1;

assign scores_target_V_d1 = {{add_ln1245_77_fu_1260_p2[45:18]}};

assign scoring_fn_target_V_0_address0 = zext_ln1171_fu_671_p1;

assign scoring_fn_target_V_10_address0 = zext_ln1171_reg_1320_pp0_iter2_reg;

assign scoring_fn_target_V_11_address0 = zext_ln1171_reg_1320_pp0_iter2_reg;

assign scoring_fn_target_V_12_address0 = zext_ln1171_reg_1320_pp0_iter3_reg;

assign scoring_fn_target_V_13_address0 = zext_ln1171_reg_1320_pp0_iter3_reg;

assign scoring_fn_target_V_14_address0 = zext_ln1171_reg_1320_pp0_iter3_reg;

assign scoring_fn_target_V_15_address0 = zext_ln1171_reg_1320_pp0_iter4_reg;

assign scoring_fn_target_V_1_address0 = zext_ln1171_fu_671_p1;

assign scoring_fn_target_V_2_address0 = zext_ln1171_fu_671_p1;

assign scoring_fn_target_V_3_address0 = zext_ln1171_reg_1320;

assign scoring_fn_target_V_4_address0 = zext_ln1171_reg_1320;

assign scoring_fn_target_V_5_address0 = zext_ln1171_reg_1320;

assign scoring_fn_target_V_6_address0 = zext_ln1171_reg_1320_pp0_iter1_reg;

assign scoring_fn_target_V_7_address0 = zext_ln1171_reg_1320_pp0_iter1_reg;

assign scoring_fn_target_V_8_address0 = zext_ln1171_reg_1320_pp0_iter1_reg;

assign scoring_fn_target_V_9_address0 = zext_ln1171_reg_1320_pp0_iter2_reg;

assign select_ln74_1_fu_649_p3 = ((icmp_ln75_fu_635_p2[0:0] == 1'b1) ? add_ln74_fu_629_p2 : ap_sig_allocacmp_nh_load);

assign select_ln74_fu_641_p3 = ((icmp_ln75_fu_635_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_n_load);

assign shl_ln737_63_fu_860_p3 = {{tmp_65_reg_1569}, {18'd0}};

assign shl_ln737_64_fu_882_p3 = {{tmp_66_fu_872_p4}, {18'd0}};

assign shl_ln737_65_fu_905_p3 = {{tmp_67_fu_895_p4}, {18'd0}};

assign shl_ln737_66_fu_967_p3 = {{tmp_68_reg_1649}, {18'd0}};

assign shl_ln737_67_fu_989_p3 = {{tmp_69_fu_979_p4}, {18'd0}};

assign shl_ln737_68_fu_1012_p3 = {{tmp_70_fu_1002_p4}, {18'd0}};

assign shl_ln737_69_fu_1071_p3 = {{tmp_71_reg_1714}, {18'd0}};

assign shl_ln737_70_fu_1093_p3 = {{tmp_72_fu_1083_p4}, {18'd0}};

assign shl_ln737_71_fu_1116_p3 = {{tmp_73_fu_1106_p4}, {18'd0}};

assign shl_ln737_72_fu_1172_p3 = {{tmp_74_reg_1754}, {18'd0}};

assign shl_ln737_73_fu_1194_p3 = {{tmp_75_fu_1184_p4}, {18'd0}};

assign shl_ln737_74_fu_1217_p3 = {{tmp_76_fu_1207_p4}, {18'd0}};

assign shl_ln737_75_fu_1253_p3 = {{tmp_77_reg_1784}, {18'd0}};

assign shl_ln737_s_fu_801_p3 = {{tmp_64_fu_791_p4}, {18'd0}};

assign shl_ln_fu_779_p3 = {{tmp_63_reg_1494}, {18'd0}};

assign tmp_64_fu_791_p4 = {{add_ln1245_fu_786_p2[45:18]}};

assign tmp_66_fu_872_p4 = {{add_ln1245_65_fu_867_p2[45:18]}};

assign tmp_67_fu_895_p4 = {{add_ln1245_66_fu_890_p2[45:18]}};

assign tmp_69_fu_979_p4 = {{add_ln1245_68_fu_974_p2[45:18]}};

assign tmp_70_fu_1002_p4 = {{add_ln1245_69_fu_997_p2[45:18]}};

assign tmp_72_fu_1083_p4 = {{add_ln1245_71_fu_1078_p2[45:18]}};

assign tmp_73_fu_1106_p4 = {{add_ln1245_72_fu_1101_p2[45:18]}};

assign tmp_75_fu_1184_p4 = {{add_ln1245_74_fu_1179_p2[45:18]}};

assign tmp_76_fu_1207_p4 = {{add_ln1245_75_fu_1202_p2[45:18]}};

assign tmp_fu_585_p3 = {{layer}, {2'd0}};

assign tmp_s_fu_678_p3 = {{select_ln74_fu_641_p3}, {2'd0}};

assign zext_ln1169_3_fu_686_p1 = tmp_s_fu_678_p3;

assign zext_ln1169_4_fu_696_p1 = add_ln1169_fu_690_p2;

assign zext_ln1171_fu_671_p1 = add_ln74_2_fu_665_p2;

assign zext_ln74_1_fu_661_p1 = select_ln74_1_fu_649_p3;

assign zext_ln80_1_fu_1249_p1 = grp_fu_1276_p3;

assign zext_ln80_fu_657_p1 = select_ln74_1_fu_649_p3;

always @ (posedge ap_clk) begin
    zext_ln1171_reg_1320[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_1320_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_1320_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_1320_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_1320_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1169_4_reg_1352[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln1169_4_reg_1352_pp0_iter1_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln1169_4_reg_1352_pp0_iter2_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln1169_4_reg_1352_pp0_iter3_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln1169_4_reg_1352_pp0_iter4_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //GAT_compute_one_graph_compute_scores_target
