# Design: Design lfsr64 already active.
# 
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -work lfsr64 -2002  $dsn/src/lfsr64.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Designs\lfsr64\lfsr64\src\lfsr64.vhd
# Compile Entity "lfsr"
# Compile Architecture "arch" of Entity "lfsr"
# Top-level unit(s) detected:
# Entity => lfsr
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+lfsr lfsr arch
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7164 kB (elbread=1023 elab2=5986 kernel=154 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\lfsr64\lfsr64\src\wave.asdb
#  6:26 PM, Thursday, January 07, 2016
#  Simulation has been initialized
#  Selected Top-Level: lfsr (arch)
# 8 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/lfsr64/lfsr64/src/wave.asdb'.
run @1000ns
# KERNEL: stopped at time: 1 us
endsim
#  Simulation has been stopped
# Adding file c:\My_Designs\lfsr64\lfsr64\src\lfsr64.asdb ... Done
# Adding file c:\My_Designs\lfsr64\lfsr64\src\lfsr64.awc ... Done
