{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@92:102@HdlStmAssign", "// }\n// %%stop_veriperl\nassign thread_id[5:0] = 6'd0;\nassign thread_id[11:6] = 6'd1;\nassign thread_id[17:12] = 6'd2;\nassign thread_id[23:18] = 6'd3;\nassign thread_id[29:24] = 6'd4;\nassign thread_id[35:30] = 6'd5;\nassign thread_id[41:36] = 6'd6;\nassign thread_id[47:42] = 6'd7;\nassign thread_id[53:48] = 6'd8;\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@98:108", "assign thread_id[29:24] = 6'd4;\nassign thread_id[35:30] = 6'd5;\nassign thread_id[41:36] = 6'd6;\nassign thread_id[47:42] = 6'd7;\nassign thread_id[53:48] = 6'd8;\nassign thread_id[59:54] = 6'd9;\nassign thread_id[65:60] = 6'd10;\nassign thread_id[71:66] = 6'd11;\nassign thread_id[77:72] = 6'd12;\nassign thread_id[83:78] = 6'd13;\nassign thread_id[89:84] = 6'd14;\n"], ["miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@93:103", "// %%stop_veriperl\nassign thread_id[5:0] = 6'd0;\nassign thread_id[11:6] = 6'd1;\nassign thread_id[17:12] = 6'd2;\nassign thread_id[23:18] = 6'd3;\nassign thread_id[29:24] = 6'd4;\nassign thread_id[35:30] = 6'd5;\nassign thread_id[41:36] = 6'd6;\nassign thread_id[47:42] = 6'd7;\nassign thread_id[53:48] = 6'd8;\nassign thread_id[59:54] = 6'd9;\n"], ["miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@95:105", "assign thread_id[11:6] = 6'd1;\nassign thread_id[17:12] = 6'd2;\nassign thread_id[23:18] = 6'd3;\nassign thread_id[29:24] = 6'd4;\nassign thread_id[35:30] = 6'd5;\nassign thread_id[41:36] = 6'd6;\nassign thread_id[47:42] = 6'd7;\nassign thread_id[53:48] = 6'd8;\nassign thread_id[59:54] = 6'd9;\nassign thread_id[65:60] = 6'd10;\nassign thread_id[71:66] = 6'd11;\n"], ["miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@96:106", "assign thread_id[17:12] = 6'd2;\nassign thread_id[23:18] = 6'd3;\nassign thread_id[29:24] = 6'd4;\nassign thread_id[35:30] = 6'd5;\nassign thread_id[41:36] = 6'd6;\nassign thread_id[47:42] = 6'd7;\nassign thread_id[53:48] = 6'd8;\nassign thread_id[59:54] = 6'd9;\nassign thread_id[65:60] = 6'd10;\nassign thread_id[71:66] = 6'd11;\nassign thread_id[77:72] = 6'd12;\n"], ["miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@97:107", "assign thread_id[23:18] = 6'd3;\nassign thread_id[29:24] = 6'd4;\nassign thread_id[35:30] = 6'd5;\nassign thread_id[41:36] = 6'd6;\nassign thread_id[47:42] = 6'd7;\nassign thread_id[53:48] = 6'd8;\nassign thread_id[59:54] = 6'd9;\nassign thread_id[65:60] = 6'd10;\nassign thread_id[71:66] = 6'd11;\nassign thread_id[77:72] = 6'd12;\nassign thread_id[83:78] = 6'd13;\n"], ["miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@91:101", "//   print \"assign thread_id[$high:$low] = 6'd$i;\\n\";\n// }\n// %%stop_veriperl\nassign thread_id[5:0] = 6'd0;\nassign thread_id[11:6] = 6'd1;\nassign thread_id[17:12] = 6'd2;\nassign thread_id[23:18] = 6'd3;\nassign thread_id[29:24] = 6'd4;\nassign thread_id[35:30] = 6'd5;\nassign thread_id[41:36] = 6'd6;\nassign thread_id[47:42] = 6'd7;\n"], ["miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@90:100", "//   $low = $i * 6;\n//   print \"assign thread_id[$high:$low] = 6'd$i;\\n\";\n// }\n// %%stop_veriperl\nassign thread_id[5:0] = 6'd0;\nassign thread_id[11:6] = 6'd1;\nassign thread_id[17:12] = 6'd2;\nassign thread_id[23:18] = 6'd3;\nassign thread_id[29:24] = 6'd4;\nassign thread_id[35:30] = 6'd5;\nassign thread_id[41:36] = 6'd6;\n"], ["miaow/src/verilog/rtl/lsu/lsu_addr_calculator.v@94:104", "assign thread_id[5:0] = 6'd0;\nassign thread_id[11:6] = 6'd1;\nassign thread_id[17:12] = 6'd2;\nassign thread_id[23:18] = 6'd3;\nassign thread_id[29:24] = 6'd4;\nassign thread_id[35:30] = 6'd5;\nassign thread_id[41:36] = 6'd6;\nassign thread_id[47:42] = 6'd7;\nassign thread_id[53:48] = 6'd8;\nassign thread_id[59:54] = 6'd9;\nassign thread_id[65:60] = 6'd10;\n"]], "Diff Content": {"Delete": [[97, "assign thread_id[23:18] = 6'd3;\n"]], "Add": []}}