

================================================================
== Vitis HLS Report for 'dense_and_write_Pipeline_VITIS_LOOP_88_5'
================================================================
* Date:           Sat Feb 14 12:50:40 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.651 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_5  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      42|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      54|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      40|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      40|     141|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_21_4_32_1_1_U206  |sparsemux_21_4_32_1_1  |        0|   0|  0|  54|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  54|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln88_fu_202_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln88_fu_196_p2        |      icmp|   0|  0|  12|           4|           4|
    |out_val_last_fu_256_p2     |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  42|          15|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_1     |   9|          2|    4|          8|
    |c_fu_94                  |   9|          2|    4|          8|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_fu_94                  |   4|   0|    4|          0|
    |converter_reg_281        |  32|   0|   32|          0|
    |out_val_last_reg_286     |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  dense_and_write_Pipeline_VITIS_LOOP_88_5|  return value|
|out_stream_TREADY  |   in|    1|        axis|                       out_stream_V_data_V|       pointer|
|out_stream_TDATA   |  out|   32|        axis|                       out_stream_V_data_V|       pointer|
|add9_reload        |   in|   32|     ap_none|                               add9_reload|        scalar|
|add_110_reload     |   in|   32|     ap_none|                            add_110_reload|        scalar|
|add_211_reload     |   in|   32|     ap_none|                            add_211_reload|        scalar|
|add_312_reload     |   in|   32|     ap_none|                            add_312_reload|        scalar|
|add_413_reload     |   in|   32|     ap_none|                            add_413_reload|        scalar|
|add_514_reload     |   in|   32|     ap_none|                            add_514_reload|        scalar|
|add_615_reload     |   in|   32|     ap_none|                            add_615_reload|        scalar|
|add_716_reload     |   in|   32|     ap_none|                            add_716_reload|        scalar|
|add_817_reload     |   in|   32|     ap_none|                            add_817_reload|        scalar|
|add_918_reload     |   in|   32|     ap_none|                            add_918_reload|        scalar|
|out_stream_TVALID  |  out|    1|        axis|                       out_stream_V_dest_V|       pointer|
|out_stream_TDEST   |  out|    1|        axis|                       out_stream_V_dest_V|       pointer|
|out_stream_TKEEP   |  out|    4|        axis|                       out_stream_V_keep_V|       pointer|
|out_stream_TSTRB   |  out|    4|        axis|                       out_stream_V_strb_V|       pointer|
|out_stream_TUSER   |  out|    1|        axis|                       out_stream_V_user_V|       pointer|
|out_stream_TLAST   |  out|    1|        axis|                       out_stream_V_last_V|       pointer|
|out_stream_TID     |  out|    1|        axis|                         out_stream_V_id_V|       pointer|
+-------------------+-----+-----+------------+------------------------------------------+--------------+

