#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 19 18:39:25 2023
# Process ID: 26092
# Current directory: C:/Users/Cesar/Desktop/6.2050/Lab 5
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/Users/Cesar/Desktop/6.2050/Lab 5/vivado.log
# Journal file: C:/Users/Cesar/Desktop/6.2050/Lab 5\vivado.jou
# Running On: DESKTOP-M3QN9GM, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 34056 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
read_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.559 ; gain = 160.309
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24768
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:53]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:54]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:56]
WARNING: [Synth 8-6901] identifier 'bto7s_led_out' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:57]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:64]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:65]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:66]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:67]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:68]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:69]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:70]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:71]
WARNING: [Synth 8-6901] identifier 'routed_vals' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/lab05_ssc.sv:72]
ERROR: [Synth 8-8891] 'v_count' is already declared [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/top_level.sv:402]
INFO: [Synth 8-6826] previous declaration of 'v_count' is from here [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/top_level.sv:391]
INFO: [Synth 8-10285] module 'top_level' is ignored due to previous errors [C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/top_level.sv:609]
INFO: [Synth 8-9084] Verilog file 'C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/top_level.sv' ignored due to errors
Failed to read verilog 'C:/Users/Cesar/Desktop/6.2050/Lab 5/hdl/top_level.sv'
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 13 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 18:40:04 2023...
