Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Oct  8 00:04:42 2021
| Host         : Sam-System-3000 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.800        0.000                      0                   56        0.198        0.000                      0                   56        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.800        0.000                      0                   56        0.198        0.000                      0                   56        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 display/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/smem_addr0/CED
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.021ns (27.477%)  route 2.695ns (72.523%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.704     5.306    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.478     5.784 r  display/timer/xy/x_reg[3]/Q
                         net (fo=3, routed)           1.112     6.896    display/timer/xy/x_reg_n_0_[3]
    SLICE_X78Y142        LUT5 (Prop_lut5_I0_O)        0.295     7.191 f  display/timer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.541     7.732    display/timer/xy/x[9]_i_3_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.124     7.856 f  display/timer/xy/x[4]_i_2/O
                         net (fo=5, routed)           0.484     8.340    display/timer/xy/x[4]_i_2_n_0
    SLICE_X79Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.464 r  display/timer/xy/y[9]_i_1/O
                         net (fo=11, routed)          0.558     9.022    display/timer_n_7
    DSP48_X2Y56          DSP48E1                                      r  display/smem_addr0/CED
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672    15.094    display/CLK
    DSP48_X2Y56          DSP48E1                                      r  display/smem_addr0/CLK
                         clock pessimism              0.276    15.371    
                         clock uncertainty           -0.035    15.335    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_CED)
                                                     -0.513    14.822    display/smem_addr0
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 display/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/smem_addr/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.925ns (26.267%)  route 2.596ns (73.733%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.704     5.306    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.478     5.784 f  display/timer/xy/x_reg[3]/Q
                         net (fo=3, routed)           1.112     6.896    display/timer/xy/x_reg_n_0_[3]
    SLICE_X78Y142        LUT5 (Prop_lut5_I0_O)        0.295     7.191 r  display/timer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.074     8.265    display/timer/xy/x[9]_i_3_n_0
    SLICE_X79Y141        LUT3 (Prop_lut3_I2_O)        0.152     8.417 r  display/timer/xy/x[6]_i_1/O
                         net (fo=2, routed)           0.410     8.828    display/xy/x[6]
    DSP48_X2Y57          DSP48E1                                      r  display/smem_addr/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.673    15.095    display/CLK
    DSP48_X2Y57          DSP48E1                                      r  display/smem_addr/CLK
                         clock pessimism              0.276    15.372    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y57          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.652    14.684    display/smem_addr
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/smem_addr0/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.966ns (26.140%)  route 2.729ns (73.860%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.707     5.309    display/timer/xy/CLK
    SLICE_X81Y141        FDRE                                         r  display/timer/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 f  display/timer/xy/y_reg[3]/Q
                         net (fo=5, routed)           0.876     6.604    display/timer/xy/y_reg_n_0_[3]
    SLICE_X78Y140        LUT5 (Prop_lut5_I1_O)        0.299     6.903 r  display/timer/xy/y[0]_i_2/O
                         net (fo=2, routed)           0.294     7.197    display/timer/xy/y[0]_i_2_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  display/timer/xy/y[9]_i_4/O
                         net (fo=9, routed)           0.659     7.980    display/timer/xy/y[9]_i_4_n_0
    SLICE_X78Y141        LUT5 (Prop_lut5_I3_O)        0.124     8.104 r  display/timer/xy/y[7]_i_1/O
                         net (fo=2, routed)           0.901     9.005    display/xy/y[7]
    DSP48_X2Y56          DSP48E1                                      r  display/smem_addr0/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672    15.094    display/CLK
    DSP48_X2Y56          DSP48E1                                      r  display/smem_addr0/CLK
                         clock pessimism              0.259    15.354    
                         clock uncertainty           -0.035    15.318    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -0.413    14.905    display/smem_addr0
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/smem_addr0/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.958ns (27.462%)  route 2.530ns (72.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.707     5.309    display/timer/xy/CLK
    SLICE_X81Y141        FDRE                                         r  display/timer/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 f  display/timer/xy/y_reg[3]/Q
                         net (fo=5, routed)           0.876     6.604    display/timer/xy/y_reg_n_0_[3]
    SLICE_X78Y140        LUT5 (Prop_lut5_I1_O)        0.299     6.903 r  display/timer/xy/y[0]_i_2/O
                         net (fo=2, routed)           0.294     7.197    display/timer/xy/y[0]_i_2_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  display/timer/xy/y[9]_i_4/O
                         net (fo=9, routed)           0.510     7.832    display/timer/xy/y[9]_i_4_n_0
    SLICE_X78Y141        LUT4 (Prop_lut4_I2_O)        0.116     7.948 r  display/timer/xy/y[6]_i_1/O
                         net (fo=2, routed)           0.850     8.798    display/xy/y[6]
    DSP48_X2Y56          DSP48E1                                      r  display/smem_addr0/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672    15.094    display/CLK
    DSP48_X2Y56          DSP48E1                                      r  display/smem_addr0/CLK
                         clock pessimism              0.259    15.354    
                         clock uncertainty           -0.035    15.318    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -0.617    14.701    display/smem_addr0
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 display/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/smem_addr/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.897ns (24.416%)  route 2.777ns (75.584%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.704     5.306    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.478     5.784 f  display/timer/xy/x_reg[3]/Q
                         net (fo=3, routed)           1.112     6.896    display/timer/xy/x_reg_n_0_[3]
    SLICE_X78Y142        LUT5 (Prop_lut5_I0_O)        0.295     7.191 r  display/timer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.074     8.265    display/timer/xy/x[9]_i_3_n_0
    SLICE_X79Y141        LUT4 (Prop_lut4_I2_O)        0.124     8.389 r  display/timer/xy/x[7]_i_1/O
                         net (fo=2, routed)           0.591     8.980    display/xy/x[7]
    DSP48_X2Y57          DSP48E1                                      r  display/smem_addr/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.673    15.095    display/CLK
    DSP48_X2Y57          DSP48E1                                      r  display/smem_addr/CLK
                         clock pessimism              0.276    15.372    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y57          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    14.886    display/smem_addr
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 display/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/smem_addr/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.897ns (24.654%)  route 2.741ns (75.346%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.704     5.306    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.478     5.784 f  display/timer/xy/x_reg[3]/Q
                         net (fo=3, routed)           1.112     6.896    display/timer/xy/x_reg_n_0_[3]
    SLICE_X78Y142        LUT5 (Prop_lut5_I0_O)        0.295     7.191 r  display/timer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.092     8.283    display/timer/xy/x[9]_i_3_n_0
    SLICE_X80Y141        LUT6 (Prop_lut6_I2_O)        0.124     8.407 r  display/timer/xy/x[5]_i_1/O
                         net (fo=2, routed)           0.538     8.945    display/xy/x[5]
    DSP48_X2Y57          DSP48E1                                      r  display/smem_addr/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.673    15.095    display/CLK
    DSP48_X2Y57          DSP48E1                                      r  display/smem_addr/CLK
                         clock pessimism              0.276    15.372    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y57          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    14.886    display/smem_addr
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/smem_addr0/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.966ns (26.521%)  route 2.676ns (73.479%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.707     5.309    display/timer/xy/CLK
    SLICE_X81Y141        FDRE                                         r  display/timer/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 f  display/timer/xy/y_reg[3]/Q
                         net (fo=5, routed)           0.876     6.604    display/timer/xy/y_reg_n_0_[3]
    SLICE_X78Y140        LUT5 (Prop_lut5_I1_O)        0.299     6.903 r  display/timer/xy/y[0]_i_2/O
                         net (fo=2, routed)           0.294     7.197    display/timer/xy/y[0]_i_2_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  display/timer/xy/y[9]_i_4/O
                         net (fo=9, routed)           0.626     7.947    display/timer/xy/y[9]_i_4_n_0
    SLICE_X79Y141        LUT4 (Prop_lut4_I2_O)        0.124     8.071 r  display/timer/xy/y[9]_i_2/O
                         net (fo=2, routed)           0.881     8.952    display/xy/y[9]
    DSP48_X2Y56          DSP48E1                                      r  display/smem_addr0/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672    15.094    display/CLK
    DSP48_X2Y56          DSP48E1                                      r  display/smem_addr0/CLK
                         clock pessimism              0.259    15.354    
                         clock uncertainty           -0.035    15.318    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.413    14.905    display/smem_addr0
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 display/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/smem_addr/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.021ns (28.469%)  route 2.565ns (71.531%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.704     5.306    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.478     5.784 f  display/timer/xy/x_reg[3]/Q
                         net (fo=3, routed)           1.112     6.896    display/timer/xy/x_reg_n_0_[3]
    SLICE_X78Y142        LUT5 (Prop_lut5_I0_O)        0.295     7.191 r  display/timer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.541     7.732    display/timer/xy/x[9]_i_3_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.124     7.856 r  display/timer/xy/x[4]_i_2/O
                         net (fo=5, routed)           0.384     8.239    display/timer/xy/x[4]_i_2_n_0
    SLICE_X78Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.363 r  display/timer/xy/x[4]_i_1/O
                         net (fo=2, routed)           0.530     8.893    display/xy/x[4]
    DSP48_X2Y57          DSP48E1                                      r  display/smem_addr/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.673    15.095    display/CLK
    DSP48_X2Y57          DSP48E1                                      r  display/smem_addr/CLK
                         clock pessimism              0.276    15.372    
                         clock uncertainty           -0.035    15.336    
    DSP48_X2Y57          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    14.886    display/smem_addr
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 display/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.021ns (27.428%)  route 2.701ns (72.572%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.704     5.306    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.478     5.784 r  display/timer/xy/x_reg[3]/Q
                         net (fo=3, routed)           1.112     6.896    display/timer/xy/x_reg_n_0_[3]
    SLICE_X78Y142        LUT5 (Prop_lut5_I0_O)        0.295     7.191 f  display/timer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.541     7.732    display/timer/xy/x[9]_i_3_n_0
    SLICE_X79Y142        LUT6 (Prop_lut6_I2_O)        0.124     7.856 f  display/timer/xy/x[4]_i_2/O
                         net (fo=5, routed)           0.484     8.340    display/timer/xy/x[4]_i_2_n_0
    SLICE_X79Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.464 r  display/timer/xy/y[9]_i_1/O
                         net (fo=11, routed)          0.565     9.029    display/timer/xy/E[0]
    SLICE_X78Y141        FDRE                                         r  display/timer/xy/y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.583    15.005    display/timer/xy/CLK
    SLICE_X78Y141        FDRE                                         r  display/timer/xy/y_reg[8]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X78Y141        FDRE (Setup_fdre_C_CE)      -0.169    15.077    display/timer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 display/timer/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/smem_addr0/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.966ns (27.552%)  route 2.540ns (72.448%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.707     5.309    display/timer/xy/CLK
    SLICE_X81Y141        FDRE                                         r  display/timer/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.419     5.728 f  display/timer/xy/y_reg[3]/Q
                         net (fo=5, routed)           0.876     6.604    display/timer/xy/y_reg_n_0_[3]
    SLICE_X78Y140        LUT5 (Prop_lut5_I1_O)        0.299     6.903 r  display/timer/xy/y[0]_i_2/O
                         net (fo=2, routed)           0.294     7.197    display/timer/xy/y[0]_i_2_n_0
    SLICE_X78Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.321 r  display/timer/xy/y[9]_i_4/O
                         net (fo=9, routed)           0.642     7.963    display/timer/xy/y[9]_i_4_n_0
    SLICE_X78Y141        LUT6 (Prop_lut6_I4_O)        0.124     8.087 r  display/timer/xy/y[8]_i_1/O
                         net (fo=2, routed)           0.729     8.815    display/xy/y[8]
    DSP48_X2Y56          DSP48E1                                      r  display/smem_addr0/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672    15.094    display/CLK
    DSP48_X2Y56          DSP48E1                                      r  display/smem_addr0/CLK
                         clock pessimism              0.259    15.354    
                         clock uncertainty           -0.035    15.318    
    DSP48_X2Y56          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -0.413    14.905    display/smem_addr0
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 display/timer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.512    display/timer/xy/CLK
    SLICE_X79Y140        FDRE                                         r  display/timer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display/timer/xy/y_reg[1]/Q
                         net (fo=8, routed)           0.145     1.798    display/timer/xy/y_reg_n_0_[1]
    SLICE_X78Y140        LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  display/timer/xy/y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    display/timer/xy/y[0]
    SLICE_X78Y140        FDRE                                         r  display/timer/xy/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     2.030    display/timer/xy/CLK
    SLICE_X78Y140        FDRE                                         r  display/timer/xy/y_reg[0]/C
                         clock pessimism             -0.504     1.525    
    SLICE_X78Y140        FDRE (Hold_fdre_C_D)         0.120     1.645    display/timer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 display/timer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.512    display/timer/xy/CLK
    SLICE_X78Y140        FDRE                                         r  display/timer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y140        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/timer/xy/y_reg[0]/Q
                         net (fo=7, routed)           0.116     1.793    display/timer/xy/y_reg_n_0_[0]
    SLICE_X79Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.838 r  display/timer/xy/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    display/timer/xy/y[1]
    SLICE_X79Y140        FDRE                                         r  display/timer/xy/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     2.030    display/timer/xy/CLK
    SLICE_X79Y140        FDRE                                         r  display/timer/xy/y_reg[1]/C
                         clock pessimism             -0.504     1.525    
    SLICE_X79Y140        FDRE (Hold_fdre_C_D)         0.091     1.616    display/timer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 display/timer/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.887%)  route 0.106ns (30.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.595     1.514    display/timer/xy/CLK
    SLICE_X80Y141        FDRE                                         r  display/timer/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDRE (Prop_fdre_C_Q)         0.148     1.662 f  display/timer/xy/x_reg[9]/Q
                         net (fo=8, routed)           0.106     1.768    display/timer/xy/x_reg_n_0_[9]
    SLICE_X80Y141        LUT6 (Prop_lut6_I5_O)        0.098     1.866 r  display/timer/xy/x[5]_i_1/O
                         net (fo=2, routed)           0.000     1.866    display/timer/xy/D[1]
    SLICE_X80Y141        FDRE                                         r  display/timer/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.866     2.032    display/timer/xy/CLK
    SLICE_X80Y141        FDRE                                         r  display/timer/xy/x_reg[5]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X80Y141        FDRE (Hold_fdre_C_D)         0.120     1.634    display/timer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display/timer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (48.961%)  route 0.197ns (51.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.512    display/timer/xy/CLK
    SLICE_X79Y140        FDRE                                         r  display/timer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display/timer/xy/y_reg[1]/Q
                         net (fo=8, routed)           0.197     1.850    display/timer/xy/y_reg_n_0_[1]
    SLICE_X81Y141        LUT5 (Prop_lut5_I0_O)        0.048     1.898 r  display/timer/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.898    display/timer/xy/y[3]
    SLICE_X81Y141        FDRE                                         r  display/timer/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.866     2.032    display/timer/xy/CLK
    SLICE_X81Y141        FDRE                                         r  display/timer/xy/y_reg[3]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X81Y141        FDRE (Hold_fdre_C_D)         0.107     1.659    display/timer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 display/timer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.512    display/timer/CLK
    SLICE_X79Y142        FDRE                                         r  display/timer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display/timer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.167     1.821    display/timer/clk_count[0]
    SLICE_X79Y142        LUT2 (Prop_lut2_I0_O)        0.042     1.863 r  display/timer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    display/timer/clk_count[1]_i_1_n_0
    SLICE_X79Y142        FDRE                                         r  display/timer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     2.030    display/timer/CLK
    SLICE_X79Y142        FDRE                                         r  display/timer/clk_count_reg[1]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X79Y142        FDRE (Hold_fdre_C_D)         0.107     1.619    display/timer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/timer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.562%)  route 0.197ns (51.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.512    display/timer/xy/CLK
    SLICE_X79Y140        FDRE                                         r  display/timer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display/timer/xy/y_reg[1]/Q
                         net (fo=8, routed)           0.197     1.850    display/timer/xy/y_reg_n_0_[1]
    SLICE_X81Y141        LUT4 (Prop_lut4_I2_O)        0.045     1.895 r  display/timer/xy/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    display/timer/xy/y[2]
    SLICE_X81Y141        FDRE                                         r  display/timer/xy/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.866     2.032    display/timer/xy/CLK
    SLICE_X81Y141        FDRE                                         r  display/timer/xy/y_reg[2]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X81Y141        FDRE (Hold_fdre_C_D)         0.091     1.643    display/timer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/timer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.212ns (55.015%)  route 0.173ns (44.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.512    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/timer/xy/x_reg[1]/Q
                         net (fo=5, routed)           0.173     1.850    display/timer/xy/x_reg_n_0_[1]
    SLICE_X78Y142        LUT5 (Prop_lut5_I3_O)        0.048     1.898 r  display/timer/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.898    display/timer/xy/x[3]
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     2.030    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[3]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X78Y142        FDRE (Hold_fdre_C_D)         0.131     1.643    display/timer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/timer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.512    display/timer/CLK
    SLICE_X79Y142        FDRE                                         r  display/timer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.141     1.653 f  display/timer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.167     1.821    display/timer/clk_count[0]
    SLICE_X79Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.866 r  display/timer/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    display/timer/clk_count[0]_i_1_n_0
    SLICE_X79Y142        FDRE                                         r  display/timer/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     2.030    display/timer/CLK
    SLICE_X79Y142        FDRE                                         r  display/timer/clk_count_reg[0]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X79Y142        FDRE (Hold_fdre_C_D)         0.091     1.603    display/timer/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/timer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.662%)  route 0.173ns (45.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.512    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/timer/xy/x_reg[1]/Q
                         net (fo=5, routed)           0.173     1.850    display/timer/xy/x_reg_n_0_[1]
    SLICE_X78Y142        LUT4 (Prop_lut4_I1_O)        0.045     1.895 r  display/timer/xy/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    display/timer/xy/x[2]
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     2.030    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[2]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X78Y142        FDRE (Hold_fdre_C_D)         0.120     1.632    display/timer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display/timer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/timer/xy/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.512    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        FDRE (Prop_fdre_C_Q)         0.164     1.676 f  display/timer/xy/x_reg[0]/Q
                         net (fo=6, routed)           0.243     1.920    display/timer/xy/x_reg_n_0_[0]
    SLICE_X78Y142        LUT1 (Prop_lut1_I0_O)        0.044     1.964 r  display/timer/xy/x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    display/timer/xy/x[0]
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.865     2.030    display/timer/xy/CLK
    SLICE_X78Y142        FDRE                                         r  display/timer/xy/x_reg[0]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X78Y142        FDRE (Hold_fdre_C_D)         0.133     1.645    display/timer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y142   display/timer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y142   display/timer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y142   display/timer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y142   display/timer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y142   display/timer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y142   display/timer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y142   display/timer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y141   display/timer/xy/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y141   display/timer/xy/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y142   display/timer/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y142   display/timer/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y142   display/timer/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y142   display/timer/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y142   display/timer/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y142   display/timer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y142   display/timer/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y142   display/timer/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   display/timer/xy/x_reg[2]/C



