--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml Pong.twx Pong.ncd -o Pong.twr Pong.pcf -ucf Pong.ucf

Design file:              Pong.ncd
Physical constraint file: Pong.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SW0         |    5.764(R)|   -0.009(R)|clk_BUFGP         |   0.000|
SW1         |    5.091(R)|   -0.234(R)|clk_BUFGP         |   0.000|
rst         |    3.739(R)|   -0.389(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Bout<0>     |    7.758(R)|clk_BUFGP         |   0.000|
Bout<1>     |    8.013(R)|clk_BUFGP         |   0.000|
Bout<2>     |    8.040(R)|clk_BUFGP         |   0.000|
Bout<3>     |    8.011(R)|clk_BUFGP         |   0.000|
Bout<4>     |    8.253(R)|clk_BUFGP         |   0.000|
Bout<5>     |    8.260(R)|clk_BUFGP         |   0.000|
Bout<6>     |    8.501(R)|clk_BUFGP         |   0.000|
Bout<7>     |    7.826(R)|clk_BUFGP         |   0.000|
DAC_CLK     |    7.392(R)|clk_BUFGP         |   0.000|
Gout<0>     |    7.416(R)|clk_BUFGP         |   0.000|
Gout<1>     |    7.875(R)|clk_BUFGP         |   0.000|
Gout<2>     |    7.648(R)|clk_BUFGP         |   0.000|
Gout<3>     |    7.650(R)|clk_BUFGP         |   0.000|
Gout<4>     |    7.408(R)|clk_BUFGP         |   0.000|
Gout<5>     |    7.647(R)|clk_BUFGP         |   0.000|
Gout<6>     |    7.399(R)|clk_BUFGP         |   0.000|
Gout<7>     |    7.313(R)|clk_BUFGP         |   0.000|
Rout<0>     |    8.810(R)|clk_BUFGP         |   0.000|
Rout<1>     |    9.247(R)|clk_BUFGP         |   0.000|
Rout<2>     |    9.294(R)|clk_BUFGP         |   0.000|
Rout<3>     |    8.602(R)|clk_BUFGP         |   0.000|
Rout<4>     |    9.296(R)|clk_BUFGP         |   0.000|
Rout<5>     |    8.606(R)|clk_BUFGP         |   0.000|
Rout<6>     |    8.848(R)|clk_BUFGP         |   0.000|
Rout<7>     |    7.604(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.672|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec  1 08:36:35 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



