module accumulator (clk, rst, d, q);
input clk, rst;
input [3:0] d;
output [3:0] q;
reg [3:0] tmp;
always @(posedge clk or negedge rst)
begin
if(rst)
temp <= 4â€™b0;
else
temp <= temp+d;
end
assign q = tmp;
endmodule