

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride'
================================================================
* Date:           Fri Dec 21 17:11:28 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.93|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  56257|  56257|  56257|  56257|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  56256|  56256|       586|          -|          -|    96|    no    |
        | + Loop 1.1              |    584|    584|       146|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    144|    144|        36|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     33|     33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      9|      9|         3|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	9  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_10 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1143
:0  br label %1


 <State 2>: 2.91ns
ST_2: co (30)  [1/1] 0.00ns
:0  %co = phi i7 [ 0, %0 ], [ %co_1, %5 ]

ST_2: phi_mul (31)  [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %0 ], [ %next_mul, %5 ]

ST_2: phi_urem (32)  [1/1] 0.00ns
:2  %phi_urem = phi i7 [ 0, %0 ], [ %idx_urem, %5 ]

ST_2: next_mul (33)  [1/1] 2.35ns
:3  %next_mul = add i15 %phi_mul, 171

ST_2: co_cast7 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:4  %co_cast7 = zext i7 %co to i32

ST_2: co_cast7_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:5  %co_cast7_cast = zext i7 %co to i10

ST_2: tmp_s (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:6  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl2_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:7  %p_shl2_cast = zext i9 %tmp_s to i10

ST_2: tmp_23 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
:8  %tmp_23 = sub i10 %p_shl2_cast, %co_cast7_cast

ST_2: tmp_28_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:9  %tmp_28_cast = sext i10 %tmp_23 to i11

ST_2: tmp_24 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:10  %tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:11  %p_shl_cast = zext i10 %tmp_24 to i11

ST_2: tmp_25 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:12  %tmp_25 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl1_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
:13  %p_shl1_cast = zext i8 %tmp_25 to i11

ST_2: tmp_26 (44)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1153
:14  %tmp_26 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: tmp_31_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
:15  %tmp_31_cast = sext i11 %tmp_26 to i12

ST_2: exitcond1 (46)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:1143
:16  %exitcond1 = icmp eq i7 %co, -32

ST_2: empty (47)  [1/1] 0.00ns
:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_1 (48)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1143
:18  %co_1 = add i7 %co, 1

ST_2: StgValue_30 (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:19  br i1 %exitcond1, label %6, label %.preheader70.preheader

ST_2: bias_V_addr (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1152
.preheader70.preheader:0  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast7

ST_2: arrayNo_cast (52)  [1/1] 0.00ns
.preheader70.preheader:1  %arrayNo_cast = zext i7 %phi_urem to i32

ST_2: tmp_20 (53)  [1/1] 0.00ns
.preheader70.preheader:2  %tmp_20 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %phi_mul, i32 12, i32 14)

ST_2: tmp_21 (54)  [1/1] 0.00ns
.preheader70.preheader:3  %tmp_21 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_20, i3 0)

ST_2: p_shl3_cast (55)  [1/1] 0.00ns
.preheader70.preheader:4  %p_shl3_cast = zext i6 %tmp_21 to i11

ST_2: tmp_22 (56)  [1/1] 0.00ns
.preheader70.preheader:5  %tmp_22 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_20, i1 false)

ST_2: p_shl4_cast (57)  [1/1] 0.00ns
.preheader70.preheader:6  %p_shl4_cast = zext i4 %tmp_22 to i11

ST_2: tmp_27 (58)  [1/1] 2.31ns
.preheader70.preheader:7  %tmp_27 = add i11 %p_shl3_cast, %p_shl4_cast

ST_2: StgValue_39 (59)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1144
.preheader70.preheader:8  br label %.preheader70

ST_2: StgValue_40 (197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1183
:0  ret void


 <State 3>: 7.30ns
ST_3: h (61)  [1/1] 0.00ns
.preheader70:0  %h = phi i3 [ %h_1, %4 ], [ 1, %.preheader70.preheader ]

ST_3: h_cast6_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:1  %h_cast6_cast = zext i3 %h to i12

ST_3: tmp_28 (63)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:2  %tmp_28 = add i12 %h_cast6_cast, %tmp_31_cast

ST_3: tmp_29 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:3  %tmp_29 = trunc i12 %tmp_28 to i10

ST_3: p_shl5_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_29, i3 0)

ST_3: p_shl6_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_28, i1 false)

ST_3: tmp_30 (67)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader70:6  %tmp_30 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond2 (68)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1144
.preheader70:7  %exitcond2 = icmp eq i3 %h, -3

ST_3: empty_33 (69)  [1/1] 0.00ns
.preheader70:8  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_50 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1144
.preheader70:9  br i1 %exitcond2, label %5, label %.preheader69.preheader

ST_3: tmp (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader69.preheader:0  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

ST_3: StgValue_52 (73)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1145
.preheader69.preheader:1  br label %.preheader69

ST_3: next_urem (192)  [1/1] 2.32ns
:0  %next_urem = add i7 %phi_urem, 1

ST_3: tmp_31 (193)  [1/1] 2.91ns
:1  %tmp_31 = icmp ult i7 %next_urem, 24

ST_3: idx_urem (194)  [1/1] 2.07ns
:2  %idx_urem = select i1 %tmp_31, i7 %next_urem, i7 0

ST_3: StgValue_56 (195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1143
:3  br label %1


 <State 4>: 2.34ns
ST_4: w (75)  [1/1] 0.00ns
.preheader69:0  %w = phi i3 [ %w_1, %3 ], [ 1, %.preheader69.preheader ]

ST_4: w_cast5_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:1  %w_cast5_cast = zext i3 %w to i13

ST_4: tmp_32 (77)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:2  %tmp_32 = add i13 %tmp_30, %w_cast5_cast

ST_4: tmp_41_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:3  %tmp_41_cast = zext i13 %tmp_32 to i32

ST_4: output_V_addr (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1153
.preheader69:4  %output_V_addr = getelementptr [3456 x i8]* %output_V, i32 0, i32 %tmp_41_cast

ST_4: exitcond3 (80)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1145
.preheader69:5  %exitcond3 = icmp eq i3 %w, -3

ST_4: empty_34 (81)  [1/1] 0.00ns
.preheader69:6  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_64 (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1145
.preheader69:7  br i1 %exitcond3, label %4, label %.preheader68.preheader

ST_4: tmp_2 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68.preheader:0  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

ST_4: StgValue_66 (85)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68.preheader:1  br label %.preheader68

ST_4: h_1 (189)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1144
:0  %h_1 = add i3 %h, 1

ST_4: StgValue_68 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1144
:1  br label %.preheader70


 <State 5>: 6.99ns
ST_5: p_s (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68:0  %p_s = phi i8 [ 0, %.preheader68.preheader ], [ %p_09_1, %.preheader68.loopexit ]

ST_5: m (88)  [1/1] 0.00ns
.preheader68:1  %m = phi i2 [ 0, %.preheader68.preheader ], [ %m_1, %.preheader68.loopexit ]

ST_5: m_cast4_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68:2  %m_cast4_cast = zext i2 %m to i11

ST_5: tmp_33 (90)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader68:3  %tmp_33 = add i11 %m_cast4_cast, %tmp_28_cast

ST_5: tmp_34 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_35)
.preheader68:4  %tmp_34 = shl i11 %tmp_33, 2

ST_5: tmp_35 (92)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1149 (out node of the LUT)
.preheader68:5  %tmp_35 = sub i11 %tmp_34, %tmp_33

ST_5: exitcond4 (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68:6  %exitcond4 = icmp eq i2 %m, -1

ST_5: empty_35 (94)  [1/1] 0.00ns
.preheader68:7  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_1 (95)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68:8  %m_1 = add i2 1, %m

ST_5: StgValue_78 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1147
.preheader68:9  br i1 %exitcond4, label %3, label %.preheader.preheader

ST_5: tmp1 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_5)
.preheader.preheader:0  %tmp1 = xor i2 %m, -2

ST_5: tmp1_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_5)
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i4

ST_5: tmp_5 (100)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:1149 (out node of the LUT)
.preheader.preheader:2  %tmp_5 = add i4 %tmp1_cast, %tmp

ST_5: tmp_5_cast_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:3  %tmp_5_cast_cast = zext i4 %tmp_5 to i11

ST_5: tmp_36 (102)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:4  %tmp_36 = add i11 %tmp_5_cast_cast, %tmp_27

ST_5: tmp_37 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:5  %tmp_37 = trunc i11 %tmp_36 to i7

ST_5: p_shl8_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:6  %p_shl8_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_37, i3 0)

ST_5: tmp_38 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:7  %tmp_38 = trunc i11 %tmp_36 to i9

ST_5: p_shl9_cast (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:8  %p_shl9_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_38, i1 false)

ST_5: tmp_39 (107)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader.preheader:9  %tmp_39 = add i10 %p_shl8_cast, %p_shl9_cast

ST_5: StgValue_89 (108)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader.preheader:10  br label %.preheader

ST_5: bias_V_load (183)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:1152
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_5: w_1 (186)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1145
:3  %w_1 = add i3 %w, 1


 <State 6>: 7.93ns
ST_6: p_09_1 (110)  [1/1] 0.00ns
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %2 ], [ %p_s, %.preheader.preheader ]

ST_6: n (111)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_1, %2 ], [ 0, %.preheader.preheader ]

ST_6: n_cast3_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:2  %n_cast3_cast = zext i2 %n to i11

ST_6: tmp_40 (113)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:3  %tmp_40 = add i11 %tmp_35, %n_cast3_cast

ST_6: tmp_49_cast (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:4  %tmp_49_cast = zext i11 %tmp_40 to i32

ST_6: weight_V_addr (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
.preheader:5  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i32 0, i32 %tmp_49_cast

ST_6: exitcond (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_36 (117)  [1/1] 0.00ns
.preheader:7  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_1 (118)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader:8  %n_1 = add i2 %n, 1

ST_6: StgValue_101 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1148
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %2

ST_6: tmp2 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_8)
:0  %tmp2 = xor i2 %n, -2

ST_6: tmp2_cast (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149 (grouped into LUT with out node tmp_8)
:1  %tmp2_cast = sext i2 %tmp2 to i4

ST_6: tmp_8 (123)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:1149 (out node of the LUT)
:2  %tmp_8 = add i4 %tmp_2, %tmp2_cast

ST_6: tmp_8_cast_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:3  %tmp_8_cast_cast = zext i4 %tmp_8 to i10

ST_6: tmp_41 (125)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1149
:4  %tmp_41 = add i10 %tmp_39, %tmp_8_cast_cast

ST_6: tmp_50_cast (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:5  %tmp_50_cast = zext i10 %tmp_41 to i32

ST_6: ShuffleConvs_2_Downs (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:6  %ShuffleConvs_2_Downs = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_16, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_25 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:7  %ShuffleConvs_2_Downs_25 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_26 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:8  %ShuffleConvs_2_Downs_26 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_27 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:9  %ShuffleConvs_2_Downs_27 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_28 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:10  %ShuffleConvs_2_Downs_28 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_17, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_29 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:11  %ShuffleConvs_2_Downs_29 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_30 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:12  %ShuffleConvs_2_Downs_30 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_21, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_31 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:13  %ShuffleConvs_2_Downs_31 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_19, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_32 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:14  %ShuffleConvs_2_Downs_32 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_33 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:15  %ShuffleConvs_2_Downs_33 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_34 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:16  %ShuffleConvs_2_Downs_34 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_22, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_35 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:17  %ShuffleConvs_2_Downs_35 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_18, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_36 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:18  %ShuffleConvs_2_Downs_36 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_20, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_37 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:19  %ShuffleConvs_2_Downs_37 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_38 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:20  %ShuffleConvs_2_Downs_38 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_39 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:21  %ShuffleConvs_2_Downs_39 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_23, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_40 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:22  %ShuffleConvs_2_Downs_40 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_41 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:23  %ShuffleConvs_2_Downs_41 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_42 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:24  %ShuffleConvs_2_Downs_42 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_15, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_43 (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:25  %ShuffleConvs_2_Downs_43 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_13, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_44 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:26  %ShuffleConvs_2_Downs_44 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_14, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_45 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:27  %ShuffleConvs_2_Downs_45 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_46 (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:28  %ShuffleConvs_2_Downs_46 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_12, i32 0, i32 %tmp_50_cast

ST_6: ShuffleConvs_2_Downs_47 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1149
:29  %ShuffleConvs_2_Downs_47 = getelementptr [400 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_50_cast

ST_6: weight_V_load (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: ShuffleConvs_2_Downs_48 (152)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:31  %ShuffleConvs_2_Downs_48 = load i8* %ShuffleConvs_2_Downs_39, align 1

ST_6: ShuffleConvs_2_Downs_49 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:32  %ShuffleConvs_2_Downs_49 = load i8* %ShuffleConvs_2_Downs_34, align 1

ST_6: ShuffleConvs_2_Downs_50 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:33  %ShuffleConvs_2_Downs_50 = load i8* %ShuffleConvs_2_Downs_41, align 1

ST_6: ShuffleConvs_2_Downs_51 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:34  %ShuffleConvs_2_Downs_51 = load i8* %ShuffleConvs_2_Downs_27, align 1

ST_6: ShuffleConvs_2_Downs_52 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:35  %ShuffleConvs_2_Downs_52 = load i8* %ShuffleConvs_2_Downs_37, align 1

ST_6: ShuffleConvs_2_Downs_53 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:36  %ShuffleConvs_2_Downs_53 = load i8* %ShuffleConvs_2_Downs_45, align 1

ST_6: ShuffleConvs_2_Downs_54 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:37  %ShuffleConvs_2_Downs_54 = load i8* %ShuffleConvs_2_Downs_25, align 1

ST_6: ShuffleConvs_2_Downs_55 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:38  %ShuffleConvs_2_Downs_55 = load i8* %ShuffleConvs_2_Downs_33, align 1

ST_6: ShuffleConvs_2_Downs_56 (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:39  %ShuffleConvs_2_Downs_56 = load i8* %ShuffleConvs_2_Downs_26, align 1

ST_6: ShuffleConvs_2_Downs_57 (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:40  %ShuffleConvs_2_Downs_57 = load i8* %ShuffleConvs_2_Downs_32, align 1

ST_6: ShuffleConvs_2_Downs_58 (162)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:41  %ShuffleConvs_2_Downs_58 = load i8* %ShuffleConvs_2_Downs_30, align 1

ST_6: ShuffleConvs_2_Downs_59 (163)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:42  %ShuffleConvs_2_Downs_59 = load i8* %ShuffleConvs_2_Downs_36, align 1

ST_6: ShuffleConvs_2_Downs_60 (164)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:43  %ShuffleConvs_2_Downs_60 = load i8* %ShuffleConvs_2_Downs_31, align 1

ST_6: ShuffleConvs_2_Downs_61 (165)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:44  %ShuffleConvs_2_Downs_61 = load i8* %ShuffleConvs_2_Downs_35, align 1

ST_6: ShuffleConvs_2_Downs_62 (166)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:45  %ShuffleConvs_2_Downs_62 = load i8* %ShuffleConvs_2_Downs_28, align 1

ST_6: ShuffleConvs_2_Downs_63 (167)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:46  %ShuffleConvs_2_Downs_63 = load i8* %ShuffleConvs_2_Downs, align 1

ST_6: ShuffleConvs_2_Downs_64 (168)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:47  %ShuffleConvs_2_Downs_64 = load i8* %ShuffleConvs_2_Downs_42, align 1

ST_6: ShuffleConvs_2_Downs_65 (169)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:48  %ShuffleConvs_2_Downs_65 = load i8* %ShuffleConvs_2_Downs_44, align 1

ST_6: ShuffleConvs_2_Downs_66 (170)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:49  %ShuffleConvs_2_Downs_66 = load i8* %ShuffleConvs_2_Downs_43, align 1

ST_6: ShuffleConvs_2_Downs_67 (171)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:50  %ShuffleConvs_2_Downs_67 = load i8* %ShuffleConvs_2_Downs_46, align 1

ST_6: ShuffleConvs_2_Downs_68 (172)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:51  %ShuffleConvs_2_Downs_68 = load i8* %ShuffleConvs_2_Downs_47, align 1

ST_6: ShuffleConvs_2_Downs_69 (173)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:52  %ShuffleConvs_2_Downs_69 = load i8* %ShuffleConvs_2_Downs_38, align 1

ST_6: ShuffleConvs_2_Downs_70 (174)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:53  %ShuffleConvs_2_Downs_70 = load i8* %ShuffleConvs_2_Downs_29, align 1

ST_6: ShuffleConvs_2_Downs_71 (175)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:54  %ShuffleConvs_2_Downs_71 = load i8* %ShuffleConvs_2_Downs_40, align 1

ST_6: StgValue_157 (181)  [1/1] 0.00ns
.preheader68.loopexit:0  br label %.preheader68


 <State 7>: 6.46ns
ST_7: weight_V_load (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: ShuffleConvs_2_Downs_48 (152)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:31  %ShuffleConvs_2_Downs_48 = load i8* %ShuffleConvs_2_Downs_39, align 1

ST_7: ShuffleConvs_2_Downs_49 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:32  %ShuffleConvs_2_Downs_49 = load i8* %ShuffleConvs_2_Downs_34, align 1

ST_7: ShuffleConvs_2_Downs_50 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:33  %ShuffleConvs_2_Downs_50 = load i8* %ShuffleConvs_2_Downs_41, align 1

ST_7: ShuffleConvs_2_Downs_51 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:34  %ShuffleConvs_2_Downs_51 = load i8* %ShuffleConvs_2_Downs_27, align 1

ST_7: ShuffleConvs_2_Downs_52 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:35  %ShuffleConvs_2_Downs_52 = load i8* %ShuffleConvs_2_Downs_37, align 1

ST_7: ShuffleConvs_2_Downs_53 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:36  %ShuffleConvs_2_Downs_53 = load i8* %ShuffleConvs_2_Downs_45, align 1

ST_7: ShuffleConvs_2_Downs_54 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:37  %ShuffleConvs_2_Downs_54 = load i8* %ShuffleConvs_2_Downs_25, align 1

ST_7: ShuffleConvs_2_Downs_55 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:38  %ShuffleConvs_2_Downs_55 = load i8* %ShuffleConvs_2_Downs_33, align 1

ST_7: ShuffleConvs_2_Downs_56 (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:39  %ShuffleConvs_2_Downs_56 = load i8* %ShuffleConvs_2_Downs_26, align 1

ST_7: ShuffleConvs_2_Downs_57 (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:40  %ShuffleConvs_2_Downs_57 = load i8* %ShuffleConvs_2_Downs_32, align 1

ST_7: ShuffleConvs_2_Downs_58 (162)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:41  %ShuffleConvs_2_Downs_58 = load i8* %ShuffleConvs_2_Downs_30, align 1

ST_7: ShuffleConvs_2_Downs_59 (163)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:42  %ShuffleConvs_2_Downs_59 = load i8* %ShuffleConvs_2_Downs_36, align 1

ST_7: ShuffleConvs_2_Downs_60 (164)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:43  %ShuffleConvs_2_Downs_60 = load i8* %ShuffleConvs_2_Downs_31, align 1

ST_7: ShuffleConvs_2_Downs_61 (165)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:44  %ShuffleConvs_2_Downs_61 = load i8* %ShuffleConvs_2_Downs_35, align 1

ST_7: ShuffleConvs_2_Downs_62 (166)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:45  %ShuffleConvs_2_Downs_62 = load i8* %ShuffleConvs_2_Downs_28, align 1

ST_7: ShuffleConvs_2_Downs_63 (167)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:46  %ShuffleConvs_2_Downs_63 = load i8* %ShuffleConvs_2_Downs, align 1

ST_7: ShuffleConvs_2_Downs_64 (168)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:47  %ShuffleConvs_2_Downs_64 = load i8* %ShuffleConvs_2_Downs_42, align 1

ST_7: ShuffleConvs_2_Downs_65 (169)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:48  %ShuffleConvs_2_Downs_65 = load i8* %ShuffleConvs_2_Downs_44, align 1

ST_7: ShuffleConvs_2_Downs_66 (170)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:49  %ShuffleConvs_2_Downs_66 = load i8* %ShuffleConvs_2_Downs_43, align 1

ST_7: ShuffleConvs_2_Downs_67 (171)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:50  %ShuffleConvs_2_Downs_67 = load i8* %ShuffleConvs_2_Downs_46, align 1

ST_7: ShuffleConvs_2_Downs_68 (172)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:51  %ShuffleConvs_2_Downs_68 = load i8* %ShuffleConvs_2_Downs_47, align 1

ST_7: ShuffleConvs_2_Downs_69 (173)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:52  %ShuffleConvs_2_Downs_69 = load i8* %ShuffleConvs_2_Downs_38, align 1

ST_7: ShuffleConvs_2_Downs_70 (174)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:53  %ShuffleConvs_2_Downs_70 = load i8* %ShuffleConvs_2_Downs_29, align 1

ST_7: ShuffleConvs_2_Downs_71 (175)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1149
:54  %ShuffleConvs_2_Downs_71 = load i8* %ShuffleConvs_2_Downs_40, align 1

ST_7: tmp_1 (176)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:1149
:55  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %ShuffleConvs_2_Downs_48, i8 %ShuffleConvs_2_Downs_49, i8 %ShuffleConvs_2_Downs_50, i8 %ShuffleConvs_2_Downs_51, i8 %ShuffleConvs_2_Downs_52, i8 %ShuffleConvs_2_Downs_53, i8 %ShuffleConvs_2_Downs_54, i8 %ShuffleConvs_2_Downs_55, i8 %ShuffleConvs_2_Downs_56, i8 %ShuffleConvs_2_Downs_57, i8 %ShuffleConvs_2_Downs_58, i8 %ShuffleConvs_2_Downs_59, i8 %ShuffleConvs_2_Downs_60, i8 %ShuffleConvs_2_Downs_61, i8 %ShuffleConvs_2_Downs_62, i8 %ShuffleConvs_2_Downs_63, i8 %ShuffleConvs_2_Downs_64, i8 %ShuffleConvs_2_Downs_65, i8 %ShuffleConvs_2_Downs_66, i8 %ShuffleConvs_2_Downs_67, i8 %ShuffleConvs_2_Downs_68, i8 %ShuffleConvs_2_Downs_69, i8 %ShuffleConvs_2_Downs_70, i8 %ShuffleConvs_2_Downs_71, i32 %arrayNo_cast)


 <State 8>: 6.38ns
ST_8: tmp_9 (177)  [1/1] 3.36ns  loc: acceleartor_hls_padding/components.cpp:1149
:56  %tmp_9 = mul i8 %tmp_1, %weight_V_load

ST_8: sum_V (178)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:1149
:57  %sum_V = add i8 %p_09_1, %tmp_9

ST_8: StgValue_186 (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1148
:58  br label %.preheader


 <State 9>: 7.88ns
ST_9: bias_V_load (183)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:1152
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_9: result_V (184)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1152
:1  %result_V = add i8 %bias_V_load, %p_s

ST_9: StgValue_189 (185)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1153
:2  store i8 %result_V, i8* %output_V_addr, align 1

ST_9: StgValue_190 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1145
:4  br label %.preheader69



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10             (br               ) [ 0111111111]
co                      (phi              ) [ 0010000000]
phi_mul                 (phi              ) [ 0010000000]
phi_urem                (phi              ) [ 0011111111]
next_mul                (add              ) [ 0111111111]
co_cast7                (zext             ) [ 0000000000]
co_cast7_cast           (zext             ) [ 0000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000]
p_shl2_cast             (zext             ) [ 0000000000]
tmp_23                  (sub              ) [ 0000000000]
tmp_28_cast             (sext             ) [ 0001111111]
tmp_24                  (bitconcatenate   ) [ 0000000000]
p_shl_cast              (zext             ) [ 0000000000]
tmp_25                  (bitconcatenate   ) [ 0000000000]
p_shl1_cast             (zext             ) [ 0000000000]
tmp_26                  (sub              ) [ 0000000000]
tmp_31_cast             (sext             ) [ 0001111111]
exitcond1               (icmp             ) [ 0011111111]
empty                   (speclooptripcount) [ 0000000000]
co_1                    (add              ) [ 0111111111]
StgValue_30             (br               ) [ 0000000000]
bias_V_addr             (getelementptr    ) [ 0001111111]
arrayNo_cast            (zext             ) [ 0001111111]
tmp_20                  (partselect       ) [ 0000000000]
tmp_21                  (bitconcatenate   ) [ 0000000000]
p_shl3_cast             (zext             ) [ 0000000000]
tmp_22                  (bitconcatenate   ) [ 0000000000]
p_shl4_cast             (zext             ) [ 0000000000]
tmp_27                  (add              ) [ 0001111111]
StgValue_39             (br               ) [ 0011111111]
StgValue_40             (ret              ) [ 0000000000]
h                       (phi              ) [ 0001111111]
h_cast6_cast            (zext             ) [ 0000000000]
tmp_28                  (add              ) [ 0000000000]
tmp_29                  (trunc            ) [ 0000000000]
p_shl5_cast             (bitconcatenate   ) [ 0000000000]
p_shl6_cast             (bitconcatenate   ) [ 0000000000]
tmp_30                  (sub              ) [ 0000111111]
exitcond2               (icmp             ) [ 0011111111]
empty_33                (speclooptripcount) [ 0000000000]
StgValue_50             (br               ) [ 0000000000]
tmp                     (bitconcatenate   ) [ 0000111111]
StgValue_52             (br               ) [ 0011111111]
next_urem               (add              ) [ 0000000000]
tmp_31                  (icmp             ) [ 0000000000]
idx_urem                (select           ) [ 0111111111]
StgValue_56             (br               ) [ 0111111111]
w                       (phi              ) [ 0000111110]
w_cast5_cast            (zext             ) [ 0000000000]
tmp_32                  (add              ) [ 0000000000]
tmp_41_cast             (zext             ) [ 0000000000]
output_V_addr           (getelementptr    ) [ 0000011111]
exitcond3               (icmp             ) [ 0011111111]
empty_34                (speclooptripcount) [ 0000000000]
StgValue_64             (br               ) [ 0000000000]
tmp_2                   (bitconcatenate   ) [ 0000011110]
StgValue_66             (br               ) [ 0011111111]
h_1                     (add              ) [ 0011111111]
StgValue_68             (br               ) [ 0011111111]
p_s                     (phi              ) [ 0000011111]
m                       (phi              ) [ 0000010000]
m_cast4_cast            (zext             ) [ 0000000000]
tmp_33                  (add              ) [ 0000000000]
tmp_34                  (shl              ) [ 0000000000]
tmp_35                  (sub              ) [ 0000001110]
exitcond4               (icmp             ) [ 0011111111]
empty_35                (speclooptripcount) [ 0000000000]
m_1                     (add              ) [ 0011111111]
StgValue_78             (br               ) [ 0000000000]
tmp1                    (xor              ) [ 0000000000]
tmp1_cast               (sext             ) [ 0000000000]
tmp_5                   (add              ) [ 0000000000]
tmp_5_cast_cast         (zext             ) [ 0000000000]
tmp_36                  (add              ) [ 0000000000]
tmp_37                  (trunc            ) [ 0000000000]
p_shl8_cast             (bitconcatenate   ) [ 0000000000]
tmp_38                  (trunc            ) [ 0000000000]
p_shl9_cast             (bitconcatenate   ) [ 0000000000]
tmp_39                  (add              ) [ 0000001110]
StgValue_89             (br               ) [ 0011111111]
w_1                     (add              ) [ 0011100001]
p_09_1                  (phi              ) [ 0011111111]
n                       (phi              ) [ 0000001000]
n_cast3_cast            (zext             ) [ 0000000000]
tmp_40                  (add              ) [ 0000000000]
tmp_49_cast             (zext             ) [ 0000000000]
weight_V_addr           (getelementptr    ) [ 0000000100]
exitcond                (icmp             ) [ 0011111111]
empty_36                (speclooptripcount) [ 0000000000]
n_1                     (add              ) [ 0011111111]
StgValue_101            (br               ) [ 0000000000]
tmp2                    (xor              ) [ 0000000000]
tmp2_cast               (sext             ) [ 0000000000]
tmp_8                   (add              ) [ 0000000000]
tmp_8_cast_cast         (zext             ) [ 0000000000]
tmp_41                  (add              ) [ 0000000000]
tmp_50_cast             (zext             ) [ 0000000000]
ShuffleConvs_2_Downs    (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_25 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_26 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_27 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_28 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_29 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_30 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_31 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_32 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_33 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_34 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_35 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_36 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_37 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_38 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_39 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_40 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_41 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_42 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_43 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_44 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_45 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_46 (getelementptr    ) [ 0000000100]
ShuffleConvs_2_Downs_47 (getelementptr    ) [ 0000000100]
StgValue_157            (br               ) [ 0011111111]
weight_V_load           (load             ) [ 0000000010]
ShuffleConvs_2_Downs_48 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_49 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_50 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_51 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_52 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_53 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_54 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_55 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_56 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_57 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_58 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_59 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_60 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_61 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_62 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_63 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_64 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_65 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_66 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_67 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_68 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_69 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_70 (load             ) [ 0000000000]
ShuffleConvs_2_Downs_71 (load             ) [ 0000000000]
tmp_1                   (mux              ) [ 0000000010]
tmp_9                   (mul              ) [ 0000000000]
sum_V                   (add              ) [ 0011111111]
StgValue_186            (br               ) [ 0011111111]
bias_V_load             (load             ) [ 0000000000]
result_V                (add              ) [ 0000000000]
StgValue_189            (store            ) [ 0000000000]
StgValue_190            (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ShuffleConvs_2_Downs_23">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ShuffleConvs_2_Downs_22">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ShuffleConvs_2_Downs_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ShuffleConvs_2_Downs_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ShuffleConvs_2_Downs_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ShuffleConvs_2_Downs_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ShuffleConvs_2_Downs_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ShuffleConvs_2_Downs_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ShuffleConvs_2_Downs_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ShuffleConvs_2_Downs">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ShuffleConvs_2_Downs_21">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ShuffleConvs_2_Downs_20">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ShuffleConvs_2_Downs_19">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ShuffleConvs_2_Downs_18">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ShuffleConvs_2_Downs_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ShuffleConvs_2_Downs_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ShuffleConvs_2_Downs_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ShuffleConvs_2_Downs_14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ShuffleConvs_2_Downs_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="ShuffleConvs_2_Downs_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="ShuffleConvs_2_Downs_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ShuffleConvs_2_Downs_9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ShuffleConvs_2_Downs_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ShuffleConvs_2_Downs_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="bias_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="output_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="13" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="3"/>
<pin id="136" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_V_load/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="weight_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="11" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="ShuffleConvs_2_Downs_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="10" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ShuffleConvs_2_Downs_25_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_25/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="ShuffleConvs_2_Downs_26_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_26/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ShuffleConvs_2_Downs_27_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="0"/>
<pin id="170" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_27/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="ShuffleConvs_2_Downs_28_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="10" slack="0"/>
<pin id="177" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_28/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ShuffleConvs_2_Downs_29_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_29/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="ShuffleConvs_2_Downs_30_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="10" slack="0"/>
<pin id="191" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_30/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="ShuffleConvs_2_Downs_31_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="10" slack="0"/>
<pin id="198" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_31/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="ShuffleConvs_2_Downs_32_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="10" slack="0"/>
<pin id="205" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_32/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="ShuffleConvs_2_Downs_33_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="10" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_33/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="ShuffleConvs_2_Downs_34_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_34/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="ShuffleConvs_2_Downs_35_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_35/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="ShuffleConvs_2_Downs_36_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_36/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="ShuffleConvs_2_Downs_37_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_37/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="ShuffleConvs_2_Downs_38_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="10" slack="0"/>
<pin id="247" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_38/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="ShuffleConvs_2_Downs_39_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="10" slack="0"/>
<pin id="254" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_39/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="ShuffleConvs_2_Downs_40_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="10" slack="0"/>
<pin id="261" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_40/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="ShuffleConvs_2_Downs_41_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_41/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="ShuffleConvs_2_Downs_42_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_42/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="ShuffleConvs_2_Downs_43_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_43/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="ShuffleConvs_2_Downs_44_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="10" slack="0"/>
<pin id="289" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_44/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="ShuffleConvs_2_Downs_45_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="10" slack="0"/>
<pin id="296" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_45/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="ShuffleConvs_2_Downs_46_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="10" slack="0"/>
<pin id="303" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_46/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="ShuffleConvs_2_Downs_47_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_47/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="316" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_48/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_49/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_50/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_51/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_52/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_53/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="351" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_54/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_55/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="361" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_56/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="366" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_57/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_58/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="376" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_59/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_60/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_61/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="391" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_62/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="396" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_63/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="401" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_64/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="406" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_65/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="411" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_66/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="416" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_67/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="421" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_68/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_access_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="426" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_69/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_70/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="436" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_71/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="StgValue_189_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="2"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_189/9 "/>
</bind>
</comp>

<comp id="442" class="1005" name="co_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="1"/>
<pin id="444" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="co_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="7" slack="0"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="phi_mul_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="15" slack="1"/>
<pin id="455" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="phi_mul_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="15" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="phi_urem_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="1"/>
<pin id="466" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="phi_urem_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="7" slack="1"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="h_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="1"/>
<pin id="478" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="h_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="1"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="1" slack="1"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="488" class="1005" name="w_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="1"/>
<pin id="490" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="w_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="1"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="1" slack="1"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="p_s_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_s_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="8" slack="1"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="512" class="1005" name="m_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="1"/>
<pin id="514" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="516" class="1004" name="m_phi_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="2" slack="0"/>
<pin id="520" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="523" class="1005" name="p_09_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="1"/>
<pin id="525" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_09_1 (phireg) "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_09_1_phi_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="8" slack="1"/>
<pin id="531" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_09_1/6 "/>
</bind>
</comp>

<comp id="535" class="1005" name="n_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="1"/>
<pin id="537" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="539" class="1004" name="n_phi_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="0"/>
<pin id="541" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="2" bw="1" slack="1"/>
<pin id="543" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="next_mul_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="15" slack="0"/>
<pin id="548" dir="0" index="1" bw="9" slack="0"/>
<pin id="549" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="co_cast7_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast7/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="co_cast7_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast7_cast/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_s_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="9" slack="0"/>
<pin id="563" dir="0" index="1" bw="7" slack="0"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_shl2_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="9" slack="0"/>
<pin id="571" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_23_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="9" slack="0"/>
<pin id="575" dir="0" index="1" bw="7" slack="0"/>
<pin id="576" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_28_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="0"/>
<pin id="581" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_24_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="0"/>
<pin id="585" dir="0" index="1" bw="7" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_shl_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="0"/>
<pin id="593" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_25_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="7" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_shl1_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_26_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_31_cast_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="0"/>
<pin id="615" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="exitcond1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="0"/>
<pin id="619" dir="0" index="1" bw="6" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="co_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_1/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="arrayNo_cast_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_20_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="0" index="1" bw="15" slack="0"/>
<pin id="636" dir="0" index="2" bw="5" slack="0"/>
<pin id="637" dir="0" index="3" bw="5" slack="0"/>
<pin id="638" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_21_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="0"/>
<pin id="645" dir="0" index="1" bw="3" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="p_shl3_cast_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="0"/>
<pin id="653" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_22_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="0" index="1" bw="3" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_shl4_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_27_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="0"/>
<pin id="669" dir="0" index="1" bw="4" slack="0"/>
<pin id="670" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="h_cast6_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="0"/>
<pin id="675" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast6_cast/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_28_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="0"/>
<pin id="679" dir="0" index="1" bw="11" slack="1"/>
<pin id="680" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_29_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="0"/>
<pin id="684" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_shl5_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="13" slack="0"/>
<pin id="688" dir="0" index="1" bw="10" slack="0"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_shl6_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="13" slack="0"/>
<pin id="696" dir="0" index="1" bw="12" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_30_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="13" slack="0"/>
<pin id="704" dir="0" index="1" bw="13" slack="0"/>
<pin id="705" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="exitcond2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="0" index="1" bw="3" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="0" index="1" bw="3" slack="0"/>
<pin id="717" dir="0" index="2" bw="1" slack="0"/>
<pin id="718" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="next_urem_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="1"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_31_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="7" slack="0"/>
<pin id="730" dir="0" index="1" bw="6" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="idx_urem_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="7" slack="0"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="w_cast5_cast_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="0"/>
<pin id="744" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast5_cast/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_32_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="13" slack="1"/>
<pin id="748" dir="0" index="1" bw="3" slack="0"/>
<pin id="749" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_41_cast_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="13" slack="0"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="exitcond3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="3" slack="0"/>
<pin id="758" dir="0" index="1" bw="3" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="0"/>
<pin id="764" dir="0" index="1" bw="3" slack="0"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="h_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="3" slack="1"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="m_cast4_cast_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="0"/>
<pin id="778" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast4_cast/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_33_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="0"/>
<pin id="782" dir="0" index="1" bw="10" slack="3"/>
<pin id="783" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_34_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="11" slack="0"/>
<pin id="787" dir="0" index="1" bw="3" slack="0"/>
<pin id="788" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_35_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="11" slack="0"/>
<pin id="793" dir="0" index="1" bw="11" slack="0"/>
<pin id="794" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="exitcond4_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="2" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="m_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="2" slack="0"/>
<pin id="806" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="0"/>
<pin id="811" dir="0" index="1" bw="2" slack="0"/>
<pin id="812" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp1_cast_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="2" slack="0"/>
<pin id="817" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_5_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="0"/>
<pin id="821" dir="0" index="1" bw="4" slack="2"/>
<pin id="822" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_5_cast_cast_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="0"/>
<pin id="826" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast_cast/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_36_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="0"/>
<pin id="830" dir="0" index="1" bw="7" slack="3"/>
<pin id="831" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_37_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="p_shl8_cast_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="10" slack="0"/>
<pin id="839" dir="0" index="1" bw="7" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_38_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="p_shl9_cast_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="0"/>
<pin id="851" dir="0" index="1" bw="9" slack="0"/>
<pin id="852" dir="0" index="2" bw="1" slack="0"/>
<pin id="853" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_39_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="0"/>
<pin id="859" dir="0" index="1" bw="10" slack="0"/>
<pin id="860" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="w_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="1"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_1/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="n_cast3_cast_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="0"/>
<pin id="871" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast3_cast/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_40_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="11" slack="1"/>
<pin id="875" dir="0" index="1" bw="2" slack="0"/>
<pin id="876" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_49_cast_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="11" slack="0"/>
<pin id="880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="exitcond_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="n_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="2" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="2" slack="0"/>
<pin id="897" dir="0" index="1" bw="2" slack="0"/>
<pin id="898" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp2_cast_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="2" slack="0"/>
<pin id="903" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_8_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="4" slack="2"/>
<pin id="907" dir="0" index="1" bw="2" slack="0"/>
<pin id="908" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_8_cast_cast_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="4" slack="0"/>
<pin id="912" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast_cast/6 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_41_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="10" slack="1"/>
<pin id="916" dir="0" index="1" bw="4" slack="0"/>
<pin id="917" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_50_cast_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="10" slack="0"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="0" index="2" bw="8" slack="0"/>
<pin id="951" dir="0" index="3" bw="8" slack="0"/>
<pin id="952" dir="0" index="4" bw="8" slack="0"/>
<pin id="953" dir="0" index="5" bw="8" slack="0"/>
<pin id="954" dir="0" index="6" bw="8" slack="0"/>
<pin id="955" dir="0" index="7" bw="8" slack="0"/>
<pin id="956" dir="0" index="8" bw="8" slack="0"/>
<pin id="957" dir="0" index="9" bw="8" slack="0"/>
<pin id="958" dir="0" index="10" bw="8" slack="0"/>
<pin id="959" dir="0" index="11" bw="8" slack="0"/>
<pin id="960" dir="0" index="12" bw="8" slack="0"/>
<pin id="961" dir="0" index="13" bw="8" slack="0"/>
<pin id="962" dir="0" index="14" bw="8" slack="0"/>
<pin id="963" dir="0" index="15" bw="8" slack="0"/>
<pin id="964" dir="0" index="16" bw="8" slack="0"/>
<pin id="965" dir="0" index="17" bw="8" slack="0"/>
<pin id="966" dir="0" index="18" bw="8" slack="0"/>
<pin id="967" dir="0" index="19" bw="8" slack="0"/>
<pin id="968" dir="0" index="20" bw="8" slack="0"/>
<pin id="969" dir="0" index="21" bw="8" slack="0"/>
<pin id="970" dir="0" index="22" bw="8" slack="0"/>
<pin id="971" dir="0" index="23" bw="8" slack="0"/>
<pin id="972" dir="0" index="24" bw="8" slack="0"/>
<pin id="973" dir="0" index="25" bw="7" slack="5"/>
<pin id="974" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="result_V_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="0" index="1" bw="8" slack="1"/>
<pin id="1003" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/9 "/>
</bind>
</comp>

<comp id="1007" class="1007" name="grp_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="1"/>
<pin id="1009" dir="0" index="1" bw="8" slack="1"/>
<pin id="1010" dir="0" index="2" bw="8" slack="2"/>
<pin id="1011" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_9/8 sum_V/8 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="next_mul_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="15" slack="0"/>
<pin id="1015" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_28_cast_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="11" slack="3"/>
<pin id="1020" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_28_cast "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_31_cast_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="12" slack="1"/>
<pin id="1025" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_cast "/>
</bind>
</comp>

<comp id="1031" class="1005" name="co_1_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="7" slack="0"/>
<pin id="1033" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="bias_V_addr_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="7" slack="3"/>
<pin id="1038" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1041" class="1005" name="arrayNo_cast_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="5"/>
<pin id="1043" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_27_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="11" slack="3"/>
<pin id="1048" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_30_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="13" slack="1"/>
<pin id="1053" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="4" slack="2"/>
<pin id="1061" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1064" class="1005" name="idx_urem_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="7" slack="1"/>
<pin id="1066" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="1069" class="1005" name="output_V_addr_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="12" slack="2"/>
<pin id="1071" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_2_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="4" slack="2"/>
<pin id="1079" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="h_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="1"/>
<pin id="1084" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_35_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="11" slack="1"/>
<pin id="1089" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="m_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="2" slack="0"/>
<pin id="1097" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_39_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="10" slack="1"/>
<pin id="1102" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="w_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="3" slack="1"/>
<pin id="1107" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="weight_V_addr_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="10" slack="1"/>
<pin id="1112" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1118" class="1005" name="n_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="2" slack="0"/>
<pin id="1120" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="ShuffleConvs_2_Downs_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="9" slack="1"/>
<pin id="1125" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs "/>
</bind>
</comp>

<comp id="1128" class="1005" name="ShuffleConvs_2_Downs_25_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="9" slack="1"/>
<pin id="1130" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_25 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="ShuffleConvs_2_Downs_26_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="9" slack="1"/>
<pin id="1135" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_26 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="ShuffleConvs_2_Downs_27_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="9" slack="1"/>
<pin id="1140" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_27 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="ShuffleConvs_2_Downs_28_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="9" slack="1"/>
<pin id="1145" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_28 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="ShuffleConvs_2_Downs_29_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="9" slack="1"/>
<pin id="1150" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_29 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="ShuffleConvs_2_Downs_30_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="9" slack="1"/>
<pin id="1155" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_30 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="ShuffleConvs_2_Downs_31_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="9" slack="1"/>
<pin id="1160" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_31 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="ShuffleConvs_2_Downs_32_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="9" slack="1"/>
<pin id="1165" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_32 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="ShuffleConvs_2_Downs_33_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="9" slack="1"/>
<pin id="1170" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_33 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="ShuffleConvs_2_Downs_34_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="9" slack="1"/>
<pin id="1175" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_34 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="ShuffleConvs_2_Downs_35_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="9" slack="1"/>
<pin id="1180" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_35 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="ShuffleConvs_2_Downs_36_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="9" slack="1"/>
<pin id="1185" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_36 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="ShuffleConvs_2_Downs_37_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="9" slack="1"/>
<pin id="1190" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_37 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="ShuffleConvs_2_Downs_38_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="9" slack="1"/>
<pin id="1195" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_38 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="ShuffleConvs_2_Downs_39_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="9" slack="1"/>
<pin id="1200" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_39 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="ShuffleConvs_2_Downs_40_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="9" slack="1"/>
<pin id="1205" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_40 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="ShuffleConvs_2_Downs_41_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="9" slack="1"/>
<pin id="1210" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_41 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="ShuffleConvs_2_Downs_42_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="9" slack="1"/>
<pin id="1215" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_42 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="ShuffleConvs_2_Downs_43_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="9" slack="1"/>
<pin id="1220" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_43 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="ShuffleConvs_2_Downs_44_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="9" slack="1"/>
<pin id="1225" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_44 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="ShuffleConvs_2_Downs_45_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="9" slack="1"/>
<pin id="1230" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_45 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="ShuffleConvs_2_Downs_46_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="9" slack="1"/>
<pin id="1235" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_46 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="ShuffleConvs_2_Downs_47_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="9" slack="1"/>
<pin id="1240" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_47 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="weight_V_load_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="8" slack="1"/>
<pin id="1245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1248" class="1005" name="tmp_1_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="1"/>
<pin id="1250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="sum_V_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="1"/>
<pin id="1255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="80" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="80" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="80" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="80" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="80" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="80" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="80" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="80" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="80" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="80" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="80" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="80" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="80" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="80" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="80" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="80" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="80" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="80" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="80" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="80" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="138" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="250" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="215" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="264" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="166" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="236" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="292" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="152" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="208" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="159" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="201" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="187" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="229" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="194" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="222" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="173" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="145" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="271" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="285" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="278" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="299" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="306" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="243" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="180" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="257" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="56" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="54" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="468" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="479"><net_src comp="92" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="487"><net_src comp="480" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="491"><net_src comp="92" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="499"><net_src comp="492" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="503"><net_src comp="104" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="504" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="515"><net_src comp="62" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="523" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="533"><net_src comp="500" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="534"><net_src comp="527" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="538"><net_src comp="62" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="535" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="457" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="58" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="446" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="560"><net_src comp="446" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="60" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="446" pin="4"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="62" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="561" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="557" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="64" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="446" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="66" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="68" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="446" pin="4"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="70" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="591" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="446" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="72" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="446" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="78" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="468" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="639"><net_src comp="82" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="457" pin="4"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="84" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="86" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="648"><net_src comp="88" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="633" pin="4"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="66" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="643" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="90" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="633" pin="4"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="70" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="651" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="663" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="480" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="94" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="66" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="699"><net_src comp="96" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="677" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="70" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="686" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="694" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="480" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="98" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="719"><net_src comp="90" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="480" pin="4"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="70" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="464" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="78" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="102" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="722" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="54" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="492" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="754"><net_src comp="746" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="760"><net_src comp="492" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="98" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="90" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="492" pin="4"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="70" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="774"><net_src comp="476" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="92" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="516" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="780" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="106" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="780" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="516" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="108" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="112" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="516" pin="4"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="516" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="114" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="815" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="824" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="828" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="64" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="833" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="66" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="828" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="854"><net_src comp="116" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="845" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="70" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="837" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="849" pin="3"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="488" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="92" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="539" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="869" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="881"><net_src comp="873" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="887"><net_src comp="539" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="108" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="539" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="112" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="539" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="114" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="905" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="910" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="914" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="926"><net_src comp="919" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="927"><net_src comp="919" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="928"><net_src comp="919" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="929"><net_src comp="919" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="930"><net_src comp="919" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="931"><net_src comp="919" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="932"><net_src comp="919" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="933"><net_src comp="919" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="934"><net_src comp="919" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="935"><net_src comp="919" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="936"><net_src comp="919" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="937"><net_src comp="919" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="938"><net_src comp="919" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="939"><net_src comp="919" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="940"><net_src comp="919" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="941"><net_src comp="919" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="942"><net_src comp="919" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="943"><net_src comp="919" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="944"><net_src comp="919" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="945"><net_src comp="919" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="946"><net_src comp="919" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="975"><net_src comp="118" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="976"><net_src comp="318" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="977"><net_src comp="323" pin="2"/><net_sink comp="947" pin=2"/></net>

<net id="978"><net_src comp="328" pin="2"/><net_sink comp="947" pin=3"/></net>

<net id="979"><net_src comp="333" pin="2"/><net_sink comp="947" pin=4"/></net>

<net id="980"><net_src comp="338" pin="2"/><net_sink comp="947" pin=5"/></net>

<net id="981"><net_src comp="343" pin="2"/><net_sink comp="947" pin=6"/></net>

<net id="982"><net_src comp="348" pin="2"/><net_sink comp="947" pin=7"/></net>

<net id="983"><net_src comp="353" pin="2"/><net_sink comp="947" pin=8"/></net>

<net id="984"><net_src comp="358" pin="2"/><net_sink comp="947" pin=9"/></net>

<net id="985"><net_src comp="363" pin="2"/><net_sink comp="947" pin=10"/></net>

<net id="986"><net_src comp="368" pin="2"/><net_sink comp="947" pin=11"/></net>

<net id="987"><net_src comp="373" pin="2"/><net_sink comp="947" pin=12"/></net>

<net id="988"><net_src comp="378" pin="2"/><net_sink comp="947" pin=13"/></net>

<net id="989"><net_src comp="383" pin="2"/><net_sink comp="947" pin=14"/></net>

<net id="990"><net_src comp="388" pin="2"/><net_sink comp="947" pin=15"/></net>

<net id="991"><net_src comp="393" pin="2"/><net_sink comp="947" pin=16"/></net>

<net id="992"><net_src comp="398" pin="2"/><net_sink comp="947" pin=17"/></net>

<net id="993"><net_src comp="403" pin="2"/><net_sink comp="947" pin=18"/></net>

<net id="994"><net_src comp="408" pin="2"/><net_sink comp="947" pin=19"/></net>

<net id="995"><net_src comp="413" pin="2"/><net_sink comp="947" pin=20"/></net>

<net id="996"><net_src comp="418" pin="2"/><net_sink comp="947" pin=21"/></net>

<net id="997"><net_src comp="423" pin="2"/><net_sink comp="947" pin=22"/></net>

<net id="998"><net_src comp="428" pin="2"/><net_sink comp="947" pin=23"/></net>

<net id="999"><net_src comp="433" pin="2"/><net_sink comp="947" pin=24"/></net>

<net id="1004"><net_src comp="134" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="500" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1006"><net_src comp="1000" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="1012"><net_src comp="523" pin="1"/><net_sink comp="1007" pin=2"/></net>

<net id="1016"><net_src comp="546" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1021"><net_src comp="579" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1026"><net_src comp="613" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1034"><net_src comp="623" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1039"><net_src comp="120" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1044"><net_src comp="629" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="947" pin=25"/></net>

<net id="1049"><net_src comp="667" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1054"><net_src comp="702" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1062"><net_src comp="714" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1067"><net_src comp="734" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1072"><net_src comp="127" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1080"><net_src comp="762" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1085"><net_src comp="770" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1090"><net_src comp="791" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1098"><net_src comp="803" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1103"><net_src comp="857" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1108"><net_src comp="863" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1113"><net_src comp="138" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1121"><net_src comp="889" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1126"><net_src comp="145" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1131"><net_src comp="152" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1136"><net_src comp="159" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1141"><net_src comp="166" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1146"><net_src comp="173" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1151"><net_src comp="180" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1156"><net_src comp="187" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1161"><net_src comp="194" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1166"><net_src comp="201" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1171"><net_src comp="208" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1176"><net_src comp="215" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1181"><net_src comp="222" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1186"><net_src comp="229" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1191"><net_src comp="236" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1196"><net_src comp="243" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1201"><net_src comp="250" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1206"><net_src comp="257" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1211"><net_src comp="264" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1216"><net_src comp="271" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1221"><net_src comp="278" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1226"><net_src comp="285" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1231"><net_src comp="292" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1236"><net_src comp="299" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1241"><net_src comp="306" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1246"><net_src comp="313" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1251"><net_src comp="947" pin="26"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1256"><net_src comp="1007" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="527" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {9 }
 - Input state : 
	Port: subconv_3x3_8_stride : weight_V | {6 7 }
	Port: subconv_3x3_8_stride : bias_V | {5 9 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_23 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_22 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_11 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_6 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_5 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_4 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_3 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_2 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_1 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_21 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_20 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_19 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_18 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_17 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_16 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_15 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_14 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_13 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_12 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_10 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_9 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_8 | {6 7 }
	Port: subconv_3x3_8_stride : ShuffleConvs_2_Downs_7 | {6 7 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		co_cast7 : 1
		co_cast7_cast : 1
		tmp_s : 1
		p_shl2_cast : 2
		tmp_23 : 3
		tmp_28_cast : 4
		tmp_24 : 1
		p_shl_cast : 2
		tmp_25 : 1
		p_shl1_cast : 2
		tmp_26 : 3
		tmp_31_cast : 4
		exitcond1 : 1
		co_1 : 1
		StgValue_30 : 2
		bias_V_addr : 2
		arrayNo_cast : 1
		tmp_20 : 1
		tmp_21 : 2
		p_shl3_cast : 3
		tmp_22 : 2
		p_shl4_cast : 3
		tmp_27 : 4
	State 3
		h_cast6_cast : 1
		tmp_28 : 2
		tmp_29 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		tmp_30 : 5
		exitcond2 : 1
		StgValue_50 : 2
		tmp : 1
		tmp_31 : 1
		idx_urem : 2
	State 4
		w_cast5_cast : 1
		tmp_32 : 2
		tmp_41_cast : 3
		output_V_addr : 4
		exitcond3 : 1
		StgValue_64 : 2
		tmp_2 : 1
	State 5
		m_cast4_cast : 1
		tmp_33 : 2
		tmp_34 : 3
		tmp_35 : 3
		exitcond4 : 1
		m_1 : 1
		StgValue_78 : 2
		tmp1 : 1
		tmp1_cast : 1
		tmp_5 : 2
		tmp_5_cast_cast : 3
		tmp_36 : 4
		tmp_37 : 5
		p_shl8_cast : 6
		tmp_38 : 5
		p_shl9_cast : 6
		tmp_39 : 7
	State 6
		n_cast3_cast : 1
		tmp_40 : 2
		tmp_49_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_1 : 1
		StgValue_101 : 2
		tmp2 : 1
		tmp2_cast : 1
		tmp_8 : 2
		tmp_8_cast_cast : 3
		tmp_41 : 4
		tmp_50_cast : 5
		ShuffleConvs_2_Downs : 6
		ShuffleConvs_2_Downs_25 : 6
		ShuffleConvs_2_Downs_26 : 6
		ShuffleConvs_2_Downs_27 : 6
		ShuffleConvs_2_Downs_28 : 6
		ShuffleConvs_2_Downs_29 : 6
		ShuffleConvs_2_Downs_30 : 6
		ShuffleConvs_2_Downs_31 : 6
		ShuffleConvs_2_Downs_32 : 6
		ShuffleConvs_2_Downs_33 : 6
		ShuffleConvs_2_Downs_34 : 6
		ShuffleConvs_2_Downs_35 : 6
		ShuffleConvs_2_Downs_36 : 6
		ShuffleConvs_2_Downs_37 : 6
		ShuffleConvs_2_Downs_38 : 6
		ShuffleConvs_2_Downs_39 : 6
		ShuffleConvs_2_Downs_40 : 6
		ShuffleConvs_2_Downs_41 : 6
		ShuffleConvs_2_Downs_42 : 6
		ShuffleConvs_2_Downs_43 : 6
		ShuffleConvs_2_Downs_44 : 6
		ShuffleConvs_2_Downs_45 : 6
		ShuffleConvs_2_Downs_46 : 6
		ShuffleConvs_2_Downs_47 : 6
		weight_V_load : 5
		ShuffleConvs_2_Downs_48 : 7
		ShuffleConvs_2_Downs_49 : 7
		ShuffleConvs_2_Downs_50 : 7
		ShuffleConvs_2_Downs_51 : 7
		ShuffleConvs_2_Downs_52 : 7
		ShuffleConvs_2_Downs_53 : 7
		ShuffleConvs_2_Downs_54 : 7
		ShuffleConvs_2_Downs_55 : 7
		ShuffleConvs_2_Downs_56 : 7
		ShuffleConvs_2_Downs_57 : 7
		ShuffleConvs_2_Downs_58 : 7
		ShuffleConvs_2_Downs_59 : 7
		ShuffleConvs_2_Downs_60 : 7
		ShuffleConvs_2_Downs_61 : 7
		ShuffleConvs_2_Downs_62 : 7
		ShuffleConvs_2_Downs_63 : 7
		ShuffleConvs_2_Downs_64 : 7
		ShuffleConvs_2_Downs_65 : 7
		ShuffleConvs_2_Downs_66 : 7
		ShuffleConvs_2_Downs_67 : 7
		ShuffleConvs_2_Downs_68 : 7
		ShuffleConvs_2_Downs_69 : 7
		ShuffleConvs_2_Downs_70 : 7
		ShuffleConvs_2_Downs_71 : 7
	State 7
		tmp_1 : 1
	State 8
		sum_V : 1
	State 9
		result_V : 1
		StgValue_189 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     next_mul_fu_546    |    0    |    50   |    20   |
|          |       co_1_fu_623      |    0    |    26   |    12   |
|          |      tmp_27_fu_667     |    0    |    23   |    11   |
|          |      tmp_28_fu_677     |    0    |    38   |    16   |
|          |    next_urem_fu_722    |    0    |    26   |    12   |
|          |      tmp_32_fu_746     |    0    |    44   |    18   |
|          |       h_1_fu_770       |    0    |    14   |    9    |
|          |      tmp_33_fu_780     |    0    |    35   |    15   |
|    add   |       m_1_fu_803       |    0    |    11   |    8    |
|          |      tmp_5_fu_819      |    0    |    17   |    9    |
|          |      tmp_36_fu_828     |    0    |    26   |    12   |
|          |      tmp_39_fu_857     |    0    |    35   |    15   |
|          |       w_1_fu_863       |    0    |    14   |    9    |
|          |      tmp_40_fu_873     |    0    |    38   |    16   |
|          |       n_1_fu_889       |    0    |    11   |    8    |
|          |      tmp_8_fu_905      |    0    |    17   |    9    |
|          |      tmp_41_fu_914     |    0    |    35   |    15   |
|          |    result_V_fu_1000    |    0    |    29   |    13   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_1_fu_947      |    0    |   407   |   113   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_23_fu_573     |    0    |    32   |    14   |
|    sub   |      tmp_26_fu_607     |    0    |    35   |    15   |
|          |      tmp_30_fu_702     |    0    |    44   |    18   |
|          |      tmp_35_fu_791     |    0    |    38   |    16   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond1_fu_617    |    0    |    0    |    4    |
|          |    exitcond2_fu_708    |    0    |    0    |    1    |
|   icmp   |      tmp_31_fu_728     |    0    |    0    |    4    |
|          |    exitcond3_fu_756    |    0    |    0    |    1    |
|          |    exitcond4_fu_797    |    0    |    0    |    1    |
|          |     exitcond_fu_883    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|  select  |     idx_urem_fu_734    |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|    xor   |       tmp1_fu_809      |    0    |    0    |    2    |
|          |       tmp2_fu_895      |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1007      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     co_cast7_fu_552    |    0    |    0    |    0    |
|          |  co_cast7_cast_fu_557  |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_569   |    0    |    0    |    0    |
|          |    p_shl_cast_fu_591   |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_603   |    0    |    0    |    0    |
|          |   arrayNo_cast_fu_629  |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_651   |    0    |    0    |    0    |
|          |   p_shl4_cast_fu_663   |    0    |    0    |    0    |
|   zext   |   h_cast6_cast_fu_673  |    0    |    0    |    0    |
|          |   w_cast5_cast_fu_742  |    0    |    0    |    0    |
|          |   tmp_41_cast_fu_751   |    0    |    0    |    0    |
|          |   m_cast4_cast_fu_776  |    0    |    0    |    0    |
|          | tmp_5_cast_cast_fu_824 |    0    |    0    |    0    |
|          |   n_cast3_cast_fu_869  |    0    |    0    |    0    |
|          |   tmp_49_cast_fu_878   |    0    |    0    |    0    |
|          | tmp_8_cast_cast_fu_910 |    0    |    0    |    0    |
|          |   tmp_50_cast_fu_919   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_561      |    0    |    0    |    0    |
|          |      tmp_24_fu_583     |    0    |    0    |    0    |
|          |      tmp_25_fu_595     |    0    |    0    |    0    |
|          |      tmp_21_fu_643     |    0    |    0    |    0    |
|          |      tmp_22_fu_655     |    0    |    0    |    0    |
|bitconcatenate|   p_shl5_cast_fu_686   |    0    |    0    |    0    |
|          |   p_shl6_cast_fu_694   |    0    |    0    |    0    |
|          |       tmp_fu_714       |    0    |    0    |    0    |
|          |      tmp_2_fu_762      |    0    |    0    |    0    |
|          |   p_shl8_cast_fu_837   |    0    |    0    |    0    |
|          |   p_shl9_cast_fu_849   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   tmp_28_cast_fu_579   |    0    |    0    |    0    |
|   sext   |   tmp_31_cast_fu_613   |    0    |    0    |    0    |
|          |    tmp1_cast_fu_815    |    0    |    0    |    0    |
|          |    tmp2_cast_fu_901    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_20_fu_633     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_29_fu_682     |    0    |    0    |    0    |
|   trunc  |      tmp_37_fu_833     |    0    |    0    |    0    |
|          |      tmp_38_fu_845     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |      tmp_34_fu_785     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |   1045  |   426   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|ShuffleConvs_2_Downs_25_reg_1128|    9   |
|ShuffleConvs_2_Downs_26_reg_1133|    9   |
|ShuffleConvs_2_Downs_27_reg_1138|    9   |
|ShuffleConvs_2_Downs_28_reg_1143|    9   |
|ShuffleConvs_2_Downs_29_reg_1148|    9   |
|ShuffleConvs_2_Downs_30_reg_1153|    9   |
|ShuffleConvs_2_Downs_31_reg_1158|    9   |
|ShuffleConvs_2_Downs_32_reg_1163|    9   |
|ShuffleConvs_2_Downs_33_reg_1168|    9   |
|ShuffleConvs_2_Downs_34_reg_1173|    9   |
|ShuffleConvs_2_Downs_35_reg_1178|    9   |
|ShuffleConvs_2_Downs_36_reg_1183|    9   |
|ShuffleConvs_2_Downs_37_reg_1188|    9   |
|ShuffleConvs_2_Downs_38_reg_1193|    9   |
|ShuffleConvs_2_Downs_39_reg_1198|    9   |
|ShuffleConvs_2_Downs_40_reg_1203|    9   |
|ShuffleConvs_2_Downs_41_reg_1208|    9   |
|ShuffleConvs_2_Downs_42_reg_1213|    9   |
|ShuffleConvs_2_Downs_43_reg_1218|    9   |
|ShuffleConvs_2_Downs_44_reg_1223|    9   |
|ShuffleConvs_2_Downs_45_reg_1228|    9   |
|ShuffleConvs_2_Downs_46_reg_1233|    9   |
|ShuffleConvs_2_Downs_47_reg_1238|    9   |
|  ShuffleConvs_2_Downs_reg_1123 |    9   |
|      arrayNo_cast_reg_1041     |   32   |
|      bias_V_addr_reg_1036      |    7   |
|          co_1_reg_1031         |    7   |
|           co_reg_442           |    7   |
|          h_1_reg_1082          |    3   |
|            h_reg_476           |    3   |
|        idx_urem_reg_1064       |    7   |
|          m_1_reg_1095          |    2   |
|            m_reg_512           |    2   |
|          n_1_reg_1118          |    2   |
|            n_reg_535           |    2   |
|        next_mul_reg_1013       |   15   |
|     output_V_addr_reg_1069     |   12   |
|         p_09_1_reg_523         |    8   |
|           p_s_reg_500          |    8   |
|         phi_mul_reg_453        |   15   |
|        phi_urem_reg_464        |    7   |
|         sum_V_reg_1253         |    8   |
|         tmp_1_reg_1248         |    8   |
|         tmp_27_reg_1046        |   11   |
|      tmp_28_cast_reg_1018      |   11   |
|         tmp_2_reg_1077         |    4   |
|         tmp_30_reg_1051        |   13   |
|      tmp_31_cast_reg_1023      |   12   |
|         tmp_35_reg_1087        |   11   |
|         tmp_39_reg_1100        |   10   |
|          tmp_reg_1059          |    4   |
|          w_1_reg_1105          |    3   |
|            w_reg_488           |    3   |
|     weight_V_addr_reg_1110     |   10   |
|     weight_V_load_reg_1243     |    8   |
+--------------------------------+--------+
|              Total             |   471  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_313 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_323 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_328 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_333 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_338 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_343 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_353 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_358 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_363 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_368 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_373 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_378 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_383 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_388 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_393 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_398 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_403 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_408 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_413 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_418 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_423 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_428 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_433 |  p0  |   2  |   9  |   18   ||    9    |
|  phi_urem_reg_464 |  p0  |   2  |   7  |   14   ||    9    |
|     h_reg_476     |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_488     |  p0  |   2  |   3  |    6   ||    9    |
|    p_s_reg_500    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   494  ||  46.052 ||   261   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |  1045  |   426  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   46   |    -   |   261  |
|  Register |    -   |    -   |   471  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   46   |  1516  |   687  |
+-----------+--------+--------+--------+--------+
