;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -97, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SUB #12, @200
	SPL @12, #200
	SPL 400, 902
	SUB @127, 106
	SPL 12, #10
	SPL @12, #200
	MOV -1, <-20
	ADD 10, 60
	ADD 210, 60
	MOV -8, <-20
	JMP <121, 106
	ADD #10, <0
	SUB 100, @600
	ADD 279, 68
	MOV -901, <-20
	MOV <-127, 100
	SUB 100, @600
	MOV -7, <-20
	CMP 100, @600
	SPL 12, #10
	CMP #12, @200
	JMP <127, 106
	JMZ -1, @-20
	CMP @127, 106
	CMP @127, 106
	SUB 100, @600
	JMN 9, <2
	SUB @121, 106
	JMP @12, #202
	SUB 10, -0
	MOV -7, <-20
	CMP @121, 106
	SPL 0, <922
	SPL 0, <922
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @10
	SPL 0, <922
	MOV -7, <-20
	SUB @128, 106
	SUB @127, 106
