Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Nov 21 16:59:03 2023
| Host         : x570 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (150)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (150)
--------------------------------
 There are 150 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.231        0.000                      0                  318        0.020        0.000                      0                  318        3.000        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         32.231        0.000                      0                  318        0.184        0.000                      0                  318       19.363        0.000                       0                   152  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       32.246        0.000                      0                  318        0.184        0.000                      0                  318       19.363        0.000                       0                   152  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         32.231        0.000                      0                  318        0.020        0.000                      0                  318  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       32.231        0.000                      0                  318        0.020        0.000                      0                  318  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.231ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_h_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.647ns (23.479%)  route 5.368ns (76.521%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.205 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 r  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.124     0.996 r  vga/i__carry_i_9/O
                         net (fo=8, routed)           1.116     2.113    vga/i__carry_i_9_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.152     2.265 r  vga/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     2.265    vga/i__carry__0_i_1__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     2.621 f  vga/ball_pos_v2_inferred__2/i__carry__0/CO[0]
                         net (fo=8, routed)           1.363     3.983    vga/ball_pos_v2
    SLICE_X7Y59          LUT5 (Prop_lut5_I3_O)        0.373     4.356 r  vga/ball_pos_h[9]_i_3/O
                         net (fo=2, routed)           0.446     4.802    vga/ball_pos_h[9]_i_3_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I0_O)        0.124     4.926 r  vga/ball_pos_h[9]_i_1/O
                         net (fo=10, routed)          1.244     6.170    vga/ball_pos_h
    SLICE_X9Y63          FDRE                                         r  vga/ball_pos_h_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.432    38.205    vga/CLK
    SLICE_X9Y63          FDRE                                         r  vga/ball_pos_h_reg[3]/C
                         clock pessimism              0.564    38.769    
                         clock uncertainty           -0.164    38.605    
    SLICE_X9Y63          FDRE (Setup_fdre_C_CE)      -0.205    38.400    vga/ball_pos_h_reg[3]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 32.231    

Slack (MET) :             32.242ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.229ns (31.447%)  route 4.859ns (68.553%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.734     6.243    vga/ball_pos_v
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[0]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y54          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[0]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 32.242    

Slack (MET) :             32.242ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.229ns (31.447%)  route 4.859ns (68.553%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.734     6.243    vga/ball_pos_v
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[1]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y54          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[1]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 32.242    

Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.229ns (31.462%)  route 4.856ns (68.538%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.730     6.240    vga/ball_pos_v
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[2]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[2]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.229ns (31.462%)  route 4.856ns (68.538%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.730     6.240    vga/ball_pos_v
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[3]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[3]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[5]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[5]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[6]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[6]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[7]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[7]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDRE                                         r  vga/ball_pos_v_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDRE                                         r  vga/ball_pos_v_reg[8]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[8]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.400ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 2.229ns (32.541%)  route 4.621ns (67.459%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.496     6.005    vga/ball_pos_v
    SLICE_X9Y55          FDSE                                         r  vga/ball_pos_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.437    38.210    vga/CLK
    SLICE_X9Y55          FDSE                                         r  vga/ball_pos_v_reg[4]/C
                         clock pessimism              0.564    38.774    
                         clock uncertainty           -0.164    38.610    
    SLICE_X9Y55          FDSE (Setup_fdse_C_CE)      -0.205    38.405    vga/ball_pos_v_reg[4]
  -------------------------------------------------------------------
                         required time                         38.405    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 32.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga/right_up_1d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/right_up_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X5Y50          FDRE                                         r  vga/right_up_1d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  vga/right_up_1d_reg/Q
                         net (fo=1, routed)           0.135    -0.281    vga/right_up_1d
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  vga/right_up_pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga/right_up_pressed_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/right_up_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X6Y50          FDRE                                         r  vga/right_up_pressed_reg/C
                         clock pessimism              0.253    -0.541    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121    -0.420    vga/right_up_pressed_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.472ns (79.595%)  route 0.121ns (20.405%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.014 r  vga/interval_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    vga/interval_counter_reg[16]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    vga/interval_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga/ball_pos_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.660%)  route 0.174ns (48.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.587    vga/CLK
    SLICE_X9Y61          FDRE                                         r  vga/ball_pos_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga/ball_pos_h_reg[2]/Q
                         net (fo=26, routed)          0.174    -0.272    vga/ball_pos_h_reg_n_0_[2]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  vga/ball_pos_h[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga/ball_pos_h[1]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  vga/ball_pos_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.830    -0.825    vga/CLK
    SLICE_X8Y61          FDRE                                         r  vga/ball_pos_h_reg[1]/C
                         clock pessimism              0.251    -0.574    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121    -0.453    vga/ball_pos_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.483ns (79.967%)  route 0.121ns (20.033%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.025 r  vga/interval_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.025    vga/interval_counter_reg[16]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    vga/interval_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/ball_ratio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_ratio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.586    vga/CLK
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga/ball_ratio_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.277    vga/ball_ratio_reg_n_0_[1]
    SLICE_X9Y58          LUT5 (Prop_lut5_I1_O)        0.042    -0.235 r  vga/ball_ratio[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga/ball_ratio[2]_i_1_n_0
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.824    vga/CLK
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[2]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X9Y58          FDRE (Hold_fdre_C_D)         0.107    -0.479    vga/ball_ratio_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/left_up_1d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/left_up_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.048%)  route 0.209ns (52.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X5Y50          FDRE                                         r  vga/left_up_1d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  vga/left_up_1d_reg/Q
                         net (fo=1, routed)           0.209    -0.207    vga/left_up_1d_reg_n_0
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.045    -0.162 r  vga/left_up_pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.162    vga/left_up_pressed_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/left_up_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X6Y50          FDRE                                         r  vga/left_up_pressed_reg/C
                         clock pessimism              0.253    -0.541    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121    -0.420    vga/left_up_pressed_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/score_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/score_l_pixels_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.352%)  route 0.233ns (55.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/score_l_reg[0]/Q
                         net (fo=10, routed)          0.233    -0.186    vga/score_l_reg_n_0_[0]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  vga/score_l_pixels[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    vga/score_l_pixels[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.860    -0.794    vga/CLK
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[0]/C
                         clock pessimism              0.274    -0.520    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121    -0.399    vga/score_l_pixels_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.508ns (80.763%)  route 0.121ns (19.237%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.050 r  vga/interval_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.050    vga/interval_counter_reg[16]_i_1_n_6
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    vga/interval_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.508ns (80.763%)  route 0.121ns (19.237%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.050 r  vga/interval_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.050    vga/interval_counter_reg[16]_i_1_n_4
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    vga/interval_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/score_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/score_l_pixels_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.142%)  route 0.235ns (55.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  vga/score_l_reg[0]/Q
                         net (fo=10, routed)          0.235    -0.184    vga/score_l_reg_n_0_[0]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  vga/score_l_pixels[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    vga/score_l_pixels[2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.860    -0.794    vga/CLK
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[2]/C
                         clock pessimism              0.274    -0.520    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.120    -0.400    vga/score_l_pixels_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y47      rst_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y47      rst_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y47      rst_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y47      rst_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y46      rst_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y46      rst_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y46      rst_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y46      rst_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y46      rst_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y46      rst_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y46      rst_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y46      rst_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_h_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.647ns (23.479%)  route 5.368ns (76.521%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.205 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 r  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.124     0.996 r  vga/i__carry_i_9/O
                         net (fo=8, routed)           1.116     2.113    vga/i__carry_i_9_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.152     2.265 r  vga/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     2.265    vga/i__carry__0_i_1__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     2.621 f  vga/ball_pos_v2_inferred__2/i__carry__0/CO[0]
                         net (fo=8, routed)           1.363     3.983    vga/ball_pos_v2
    SLICE_X7Y59          LUT5 (Prop_lut5_I3_O)        0.373     4.356 r  vga/ball_pos_h[9]_i_3/O
                         net (fo=2, routed)           0.446     4.802    vga/ball_pos_h[9]_i_3_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I0_O)        0.124     4.926 r  vga/ball_pos_h[9]_i_1/O
                         net (fo=10, routed)          1.244     6.170    vga/ball_pos_h
    SLICE_X9Y63          FDRE                                         r  vga/ball_pos_h_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.432    38.205    vga/CLK
    SLICE_X9Y63          FDRE                                         r  vga/ball_pos_h_reg[3]/C
                         clock pessimism              0.564    38.769    
                         clock uncertainty           -0.148    38.621    
    SLICE_X9Y63          FDRE (Setup_fdre_C_CE)      -0.205    38.416    vga/ball_pos_h_reg[3]
  -------------------------------------------------------------------
                         required time                         38.416    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.258ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.229ns (31.447%)  route 4.859ns (68.553%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.734     6.243    vga/ball_pos_v
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[0]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.148    38.706    
    SLICE_X7Y54          FDRE (Setup_fdre_C_CE)      -0.205    38.501    vga/ball_pos_v_reg[0]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 32.258    

Slack (MET) :             32.258ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.229ns (31.447%)  route 4.859ns (68.553%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.734     6.243    vga/ball_pos_v
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[1]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.148    38.706    
    SLICE_X7Y54          FDRE (Setup_fdre_C_CE)      -0.205    38.501    vga/ball_pos_v_reg[1]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 32.258    

Slack (MET) :             32.261ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.229ns (31.462%)  route 4.856ns (68.538%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.730     6.240    vga/ball_pos_v
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[2]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.148    38.706    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    38.501    vga/ball_pos_v_reg[2]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 32.261    

Slack (MET) :             32.261ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.229ns (31.462%)  route 4.856ns (68.538%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.730     6.240    vga/ball_pos_v
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[3]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.148    38.706    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    38.501    vga/ball_pos_v_reg[3]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 32.261    

Slack (MET) :             32.401ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[5]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.148    38.706    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.501    vga/ball_pos_v_reg[5]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.401    

Slack (MET) :             32.401ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[6]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.148    38.706    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.501    vga/ball_pos_v_reg[6]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.401    

Slack (MET) :             32.401ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[7]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.148    38.706    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.501    vga/ball_pos_v_reg[7]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.401    

Slack (MET) :             32.401ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDRE                                         r  vga/ball_pos_v_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDRE                                         r  vga/ball_pos_v_reg[8]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.148    38.706    
    SLICE_X7Y56          FDRE (Setup_fdre_C_CE)      -0.205    38.501    vga/ball_pos_v_reg[8]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.401    

Slack (MET) :             32.416ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 2.229ns (32.541%)  route 4.621ns (67.459%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.496     6.005    vga/ball_pos_v
    SLICE_X9Y55          FDSE                                         r  vga/ball_pos_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.437    38.210    vga/CLK
    SLICE_X9Y55          FDSE                                         r  vga/ball_pos_v_reg[4]/C
                         clock pessimism              0.564    38.774    
                         clock uncertainty           -0.148    38.626    
    SLICE_X9Y55          FDSE (Setup_fdse_C_CE)      -0.205    38.421    vga/ball_pos_v_reg[4]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 32.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga/right_up_1d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/right_up_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X5Y50          FDRE                                         r  vga/right_up_1d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  vga/right_up_1d_reg/Q
                         net (fo=1, routed)           0.135    -0.281    vga/right_up_1d
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  vga/right_up_pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga/right_up_pressed_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/right_up_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X6Y50          FDRE                                         r  vga/right_up_pressed_reg/C
                         clock pessimism              0.253    -0.541    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121    -0.420    vga/right_up_pressed_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.472ns (79.595%)  route 0.121ns (20.405%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.014 r  vga/interval_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    vga/interval_counter_reg[16]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    vga/interval_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga/ball_pos_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.660%)  route 0.174ns (48.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.587    vga/CLK
    SLICE_X9Y61          FDRE                                         r  vga/ball_pos_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga/ball_pos_h_reg[2]/Q
                         net (fo=26, routed)          0.174    -0.272    vga/ball_pos_h_reg_n_0_[2]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  vga/ball_pos_h[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga/ball_pos_h[1]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  vga/ball_pos_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.830    -0.825    vga/CLK
    SLICE_X8Y61          FDRE                                         r  vga/ball_pos_h_reg[1]/C
                         clock pessimism              0.251    -0.574    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121    -0.453    vga/ball_pos_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.483ns (79.967%)  route 0.121ns (20.033%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.025 r  vga/interval_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.025    vga/interval_counter_reg[16]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    vga/interval_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/ball_ratio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_ratio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.586    vga/CLK
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga/ball_ratio_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.277    vga/ball_ratio_reg_n_0_[1]
    SLICE_X9Y58          LUT5 (Prop_lut5_I1_O)        0.042    -0.235 r  vga/ball_ratio[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga/ball_ratio[2]_i_1_n_0
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.824    vga/CLK
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[2]/C
                         clock pessimism              0.238    -0.586    
    SLICE_X9Y58          FDRE (Hold_fdre_C_D)         0.107    -0.479    vga/ball_ratio_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/left_up_1d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/left_up_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.048%)  route 0.209ns (52.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X5Y50          FDRE                                         r  vga/left_up_1d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  vga/left_up_1d_reg/Q
                         net (fo=1, routed)           0.209    -0.207    vga/left_up_1d_reg_n_0
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.045    -0.162 r  vga/left_up_pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.162    vga/left_up_pressed_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/left_up_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X6Y50          FDRE                                         r  vga/left_up_pressed_reg/C
                         clock pessimism              0.253    -0.541    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121    -0.420    vga/left_up_pressed_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/score_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/score_l_pixels_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.352%)  route 0.233ns (55.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/score_l_reg[0]/Q
                         net (fo=10, routed)          0.233    -0.186    vga/score_l_reg_n_0_[0]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  vga/score_l_pixels[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    vga/score_l_pixels[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.860    -0.794    vga/CLK
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[0]/C
                         clock pessimism              0.274    -0.520    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121    -0.399    vga/score_l_pixels_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.508ns (80.763%)  route 0.121ns (19.237%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.050 r  vga/interval_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.050    vga/interval_counter_reg[16]_i_1_n_6
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    vga/interval_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.508ns (80.763%)  route 0.121ns (19.237%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.050 r  vga/interval_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.050    vga/interval_counter_reg[16]_i_1_n_4
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.209    vga/interval_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/score_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/score_l_pixels_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.142%)  route 0.235ns (55.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  vga/score_l_reg[0]/Q
                         net (fo=10, routed)          0.235    -0.184    vga/score_l_reg_n_0_[0]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  vga/score_l_pixels[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    vga/score_l_pixels[2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.860    -0.794    vga/CLK
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[2]/C
                         clock pessimism              0.274    -0.520    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.120    -0.400    vga/score_l_pixels_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y47      rst_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y47      rst_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y47      rst_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y47      rst_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y46      rst_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y46      rst_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y46      rst_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y46      rst_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y46      rst_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y46      rst_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y47      rst_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y46      rst_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y46      rst_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.231ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_h_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.647ns (23.479%)  route 5.368ns (76.521%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.205 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 r  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.124     0.996 r  vga/i__carry_i_9/O
                         net (fo=8, routed)           1.116     2.113    vga/i__carry_i_9_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.152     2.265 r  vga/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     2.265    vga/i__carry__0_i_1__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     2.621 f  vga/ball_pos_v2_inferred__2/i__carry__0/CO[0]
                         net (fo=8, routed)           1.363     3.983    vga/ball_pos_v2
    SLICE_X7Y59          LUT5 (Prop_lut5_I3_O)        0.373     4.356 r  vga/ball_pos_h[9]_i_3/O
                         net (fo=2, routed)           0.446     4.802    vga/ball_pos_h[9]_i_3_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I0_O)        0.124     4.926 r  vga/ball_pos_h[9]_i_1/O
                         net (fo=10, routed)          1.244     6.170    vga/ball_pos_h
    SLICE_X9Y63          FDRE                                         r  vga/ball_pos_h_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.432    38.205    vga/CLK
    SLICE_X9Y63          FDRE                                         r  vga/ball_pos_h_reg[3]/C
                         clock pessimism              0.564    38.769    
                         clock uncertainty           -0.164    38.605    
    SLICE_X9Y63          FDRE (Setup_fdre_C_CE)      -0.205    38.400    vga/ball_pos_h_reg[3]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 32.231    

Slack (MET) :             32.242ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.229ns (31.447%)  route 4.859ns (68.553%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.734     6.243    vga/ball_pos_v
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[0]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y54          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[0]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 32.242    

Slack (MET) :             32.242ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.229ns (31.447%)  route 4.859ns (68.553%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.734     6.243    vga/ball_pos_v
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[1]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y54          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[1]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 32.242    

Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.229ns (31.462%)  route 4.856ns (68.538%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.730     6.240    vga/ball_pos_v
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[2]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[2]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.229ns (31.462%)  route 4.856ns (68.538%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.730     6.240    vga/ball_pos_v
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[3]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[3]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[5]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[5]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[6]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[6]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[7]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[7]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDRE                                         r  vga/ball_pos_v_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDRE                                         r  vga/ball_pos_v_reg[8]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[8]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.400ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 2.229ns (32.541%)  route 4.621ns (67.459%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.496     6.005    vga/ball_pos_v
    SLICE_X9Y55          FDSE                                         r  vga/ball_pos_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.437    38.210    vga/CLK
    SLICE_X9Y55          FDSE                                         r  vga/ball_pos_v_reg[4]/C
                         clock pessimism              0.564    38.774    
                         clock uncertainty           -0.164    38.610    
    SLICE_X9Y55          FDSE (Setup_fdse_C_CE)      -0.205    38.405    vga/ball_pos_v_reg[4]
  -------------------------------------------------------------------
                         required time                         38.405    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 32.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vga/right_up_1d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/right_up_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X5Y50          FDRE                                         r  vga/right_up_1d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  vga/right_up_1d_reg/Q
                         net (fo=1, routed)           0.135    -0.281    vga/right_up_1d
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  vga/right_up_pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga/right_up_pressed_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/right_up_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X6Y50          FDRE                                         r  vga/right_up_pressed_reg/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.164    -0.377    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121    -0.256    vga/right_up_pressed_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.472ns (79.595%)  route 0.121ns (20.405%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.014 r  vga/interval_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    vga/interval_counter_reg[16]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.164    -0.151    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.046    vga/interval_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vga/ball_pos_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.660%)  route 0.174ns (48.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.587    vga/CLK
    SLICE_X9Y61          FDRE                                         r  vga/ball_pos_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga/ball_pos_h_reg[2]/Q
                         net (fo=26, routed)          0.174    -0.272    vga/ball_pos_h_reg_n_0_[2]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  vga/ball_pos_h[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga/ball_pos_h[1]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  vga/ball_pos_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.830    -0.825    vga/CLK
    SLICE_X8Y61          FDRE                                         r  vga/ball_pos_h_reg[1]/C
                         clock pessimism              0.251    -0.574    
                         clock uncertainty            0.164    -0.410    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121    -0.289    vga/ball_pos_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.483ns (79.967%)  route 0.121ns (20.033%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.025 r  vga/interval_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.025    vga/interval_counter_reg[16]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.164    -0.151    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.046    vga/interval_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga/ball_ratio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_ratio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.586    vga/CLK
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga/ball_ratio_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.277    vga/ball_ratio_reg_n_0_[1]
    SLICE_X9Y58          LUT5 (Prop_lut5_I1_O)        0.042    -0.235 r  vga/ball_ratio[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga/ball_ratio[2]_i_1_n_0
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.824    vga/CLK
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[2]/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.164    -0.422    
    SLICE_X9Y58          FDRE (Hold_fdre_C_D)         0.107    -0.315    vga/ball_ratio_reg[2]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/left_up_1d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/left_up_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.048%)  route 0.209ns (52.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X5Y50          FDRE                                         r  vga/left_up_1d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  vga/left_up_1d_reg/Q
                         net (fo=1, routed)           0.209    -0.207    vga/left_up_1d_reg_n_0
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.045    -0.162 r  vga/left_up_pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.162    vga/left_up_pressed_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/left_up_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X6Y50          FDRE                                         r  vga/left_up_pressed_reg/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.164    -0.377    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121    -0.256    vga/left_up_pressed_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/score_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/score_l_pixels_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.352%)  route 0.233ns (55.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/score_l_reg[0]/Q
                         net (fo=10, routed)          0.233    -0.186    vga/score_l_reg_n_0_[0]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  vga/score_l_pixels[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    vga/score_l_pixels[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.860    -0.794    vga/CLK
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[0]/C
                         clock pessimism              0.274    -0.520    
                         clock uncertainty            0.164    -0.356    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121    -0.235    vga/score_l_pixels_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.508ns (80.763%)  route 0.121ns (19.237%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.050 r  vga/interval_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.050    vga/interval_counter_reg[16]_i_1_n_6
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.164    -0.151    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.046    vga/interval_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.508ns (80.763%)  route 0.121ns (19.237%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.050 r  vga/interval_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.050    vga/interval_counter_reg[16]_i_1_n_4
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.164    -0.151    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.046    vga/interval_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga/score_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/score_l_pixels_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.142%)  route 0.235ns (55.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  vga/score_l_reg[0]/Q
                         net (fo=10, routed)          0.235    -0.184    vga/score_l_reg_n_0_[0]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  vga/score_l_pixels[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    vga/score_l_pixels[2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.860    -0.794    vga/CLK
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[2]/C
                         clock pessimism              0.274    -0.520    
                         clock uncertainty            0.164    -0.356    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.120    -0.236    vga/score_l_pixels_reg[2]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.231ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_h_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.647ns (23.479%)  route 5.368ns (76.521%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.205 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 r  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.124     0.996 r  vga/i__carry_i_9/O
                         net (fo=8, routed)           1.116     2.113    vga/i__carry_i_9_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I4_O)        0.152     2.265 r  vga/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     2.265    vga/i__carry__0_i_1__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     2.621 f  vga/ball_pos_v2_inferred__2/i__carry__0/CO[0]
                         net (fo=8, routed)           1.363     3.983    vga/ball_pos_v2
    SLICE_X7Y59          LUT5 (Prop_lut5_I3_O)        0.373     4.356 r  vga/ball_pos_h[9]_i_3/O
                         net (fo=2, routed)           0.446     4.802    vga/ball_pos_h[9]_i_3_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I0_O)        0.124     4.926 r  vga/ball_pos_h[9]_i_1/O
                         net (fo=10, routed)          1.244     6.170    vga/ball_pos_h
    SLICE_X9Y63          FDRE                                         r  vga/ball_pos_h_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.432    38.205    vga/CLK
    SLICE_X9Y63          FDRE                                         r  vga/ball_pos_h_reg[3]/C
                         clock pessimism              0.564    38.769    
                         clock uncertainty           -0.164    38.605    
    SLICE_X9Y63          FDRE (Setup_fdre_C_CE)      -0.205    38.400    vga/ball_pos_h_reg[3]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 32.231    

Slack (MET) :             32.242ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.229ns (31.447%)  route 4.859ns (68.553%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.734     6.243    vga/ball_pos_v
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[0]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y54          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[0]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 32.242    

Slack (MET) :             32.242ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 2.229ns (31.447%)  route 4.859ns (68.553%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.734     6.243    vga/ball_pos_v
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y54          FDRE                                         r  vga/ball_pos_v_reg[1]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y54          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[1]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 32.242    

Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.229ns (31.462%)  route 4.856ns (68.538%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.730     6.240    vga/ball_pos_v
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[2]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[2]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.229ns (31.462%)  route 4.856ns (68.538%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.730     6.240    vga/ball_pos_v
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y55          FDRE                                         r  vga/ball_pos_v_reg[3]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[3]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[5]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[5]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[6]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[6]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDSE                                         r  vga/ball_pos_v_reg[7]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDSE (Setup_fdse_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[7]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.229ns (32.095%)  route 4.716ns (67.905%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.277 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.591     6.100    vga/ball_pos_v
    SLICE_X7Y56          FDRE                                         r  vga/ball_pos_v_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.504    38.277    vga/CLK
    SLICE_X7Y56          FDRE                                         r  vga/ball_pos_v_reg[8]/C
                         clock pessimism              0.577    38.854    
                         clock uncertainty           -0.164    38.690    
    SLICE_X7Y56          FDRE (Setup_fdre_C_CE)      -0.205    38.485    vga/ball_pos_v_reg[8]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 32.385    

Slack (MET) :             32.400ns  (required time - arrival time)
  Source:                 vga/paddle_r_pos_v_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_v_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 2.229ns (32.541%)  route 4.621ns (67.459%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.210 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X6Y52          FDSE                                         r  vga/paddle_r_pos_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518    -0.327 f  vga/paddle_r_pos_v_reg[5]/Q
                         net (fo=42, routed)          1.199     0.872    vga/paddle_r_pos_v_reg[5]
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.154     1.026 r  vga/i__carry_i_9__4/O
                         net (fo=6, routed)           0.658     1.684    vga/i__carry_i_9__4_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I0_O)        0.327     2.011 r  vga/i__carry__0_i_1__3/O
                         net (fo=1, routed)           0.324     2.335    vga/i__carry__0_i_1__3_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.861 r  vga/ball_pos_v2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    vga/ball_pos_v2_inferred__1/i__carry__0_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  vga/ball_pos_v2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    vga/ball_pos_v2_inferred__1/i__carry__1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.089 f  vga/ball_pos_v2_inferred__1/i__carry__2/CO[3]
                         net (fo=8, routed)           0.919     4.007    vga/ball_pos_v228_in
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.150     4.157 f  vga/ball_pos_v[8]_i_4/O
                         net (fo=1, routed)           1.026     5.183    vga/ball_pos_v[8]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I2_O)        0.326     5.509 r  vga/ball_pos_v[8]_i_1/O
                         net (fo=9, routed)           0.496     6.005    vga/ball_pos_v
    SLICE_X9Y55          FDSE                                         r  vga/ball_pos_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.437    38.210    vga/CLK
    SLICE_X9Y55          FDSE                                         r  vga/ball_pos_v_reg[4]/C
                         clock pessimism              0.564    38.774    
                         clock uncertainty           -0.164    38.610    
    SLICE_X9Y55          FDSE (Setup_fdse_C_CE)      -0.205    38.405    vga/ball_pos_v_reg[4]
  -------------------------------------------------------------------
                         required time                         38.405    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 32.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vga/right_up_1d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/right_up_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X5Y50          FDRE                                         r  vga/right_up_1d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  vga/right_up_1d_reg/Q
                         net (fo=1, routed)           0.135    -0.281    vga/right_up_1d
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  vga/right_up_pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga/right_up_pressed_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/right_up_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X6Y50          FDRE                                         r  vga/right_up_pressed_reg/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.164    -0.377    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121    -0.256    vga/right_up_pressed_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.472ns (79.595%)  route 0.121ns (20.405%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.014 r  vga/interval_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    vga/interval_counter_reg[16]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.164    -0.151    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.046    vga/interval_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vga/ball_pos_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_pos_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.660%)  route 0.174ns (48.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.587    vga/CLK
    SLICE_X9Y61          FDRE                                         r  vga/ball_pos_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  vga/ball_pos_h_reg[2]/Q
                         net (fo=26, routed)          0.174    -0.272    vga/ball_pos_h_reg_n_0_[2]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  vga/ball_pos_h[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga/ball_pos_h[1]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  vga/ball_pos_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.830    -0.825    vga/CLK
    SLICE_X8Y61          FDRE                                         r  vga/ball_pos_h_reg[1]/C
                         clock pessimism              0.251    -0.574    
                         clock uncertainty            0.164    -0.410    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121    -0.289    vga/ball_pos_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.483ns (79.967%)  route 0.121ns (20.033%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.025 r  vga/interval_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.025    vga/interval_counter_reg[16]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.164    -0.151    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.046    vga/interval_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga/ball_ratio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/ball_ratio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.586    vga/CLK
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga/ball_ratio_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.277    vga/ball_ratio_reg_n_0_[1]
    SLICE_X9Y58          LUT5 (Prop_lut5_I1_O)        0.042    -0.235 r  vga/ball_ratio[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga/ball_ratio[2]_i_1_n_0
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.831    -0.824    vga/CLK
    SLICE_X9Y58          FDRE                                         r  vga/ball_ratio_reg[2]/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.164    -0.422    
    SLICE_X9Y58          FDRE (Hold_fdre_C_D)         0.107    -0.315    vga/ball_ratio_reg[2]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/left_up_1d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/left_up_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.048%)  route 0.209ns (52.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X5Y50          FDRE                                         r  vga/left_up_1d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  vga/left_up_1d_reg/Q
                         net (fo=1, routed)           0.209    -0.207    vga/left_up_1d_reg_n_0
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.045    -0.162 r  vga/left_up_pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.162    vga/left_up_pressed_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/left_up_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X6Y50          FDRE                                         r  vga/left_up_pressed_reg/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.164    -0.377    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121    -0.256    vga/left_up_pressed_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/score_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/score_l_pixels_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.352%)  route 0.233ns (55.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/score_l_reg[0]/Q
                         net (fo=10, routed)          0.233    -0.186    vga/score_l_reg_n_0_[0]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.045    -0.141 r  vga/score_l_pixels[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    vga/score_l_pixels[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.860    -0.794    vga/CLK
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[0]/C
                         clock pessimism              0.274    -0.520    
                         clock uncertainty            0.164    -0.356    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121    -0.235    vga/score_l_pixels_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.508ns (80.763%)  route 0.121ns (19.237%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.050 r  vga/interval_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.050    vga/interval_counter_reg[16]_i_1_n_6
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.164    -0.151    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.046    vga/interval_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/interval_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/interval_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.508ns (80.763%)  route 0.121ns (19.237%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.568    -0.579    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/interval_counter_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.318    vga/interval_counter_reg[3]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.158 r  vga/interval_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.158    vga/interval_counter_reg[0]_i_2_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.119 r  vga/interval_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.119    vga/interval_counter_reg[4]_i_1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  vga/interval_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    vga/interval_counter_reg[8]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.041 r  vga/interval_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.040    vga/interval_counter_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.050 r  vga/interval_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.050    vga/interval_counter_reg[16]_i_1_n_4
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.833    -0.822    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.164    -0.151    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.046    vga/interval_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga/score_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/score_l_pixels_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.142%)  route 0.235ns (55.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  vga/score_l_reg[0]/Q
                         net (fo=10, routed)          0.235    -0.184    vga/score_l_reg_n_0_[0]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.045    -0.139 r  vga/score_l_pixels[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    vga/score_l_pixels[2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.860    -0.794    vga/CLK
    SLICE_X2Y59          FDRE                                         r  vga/score_l_pixels_reg[2]/C
                         clock pessimism              0.274    -0.520    
                         clock uncertainty            0.164    -0.356    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.120    -0.236    vga/score_l_pixels_reg[2]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.098    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vs_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.904ns  (logic 4.488ns (50.408%)  route 4.416ns (49.592%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.623    -0.844    vga/CLK
    SLICE_X3Y58          FDRE                                         r  vga/vs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  vga/vs_out_reg/Q
                         net (fo=2, routed)           0.848     0.423    vga/vs_out_reg_n_0
    SLICE_X3Y58          LUT1 (Prop_lut1_I0_O)        0.327     0.750 r  vga/jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.568     4.318    jc_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.742     8.060 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.060    jc[5]
    V14                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hs_out_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 3.991ns (52.731%)  route 3.577ns (47.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.849    vga/CLK
    SLICE_X4Y61          FDRE                                         r  vga/hs_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  vga/hs_out_reg_inv/Q
                         net (fo=1, routed)           3.577     3.184    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.535     6.719 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.719    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.350ns  (logic 4.017ns (54.657%)  route 3.332ns (45.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.843    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  vga/red_reg_lopt_replica_6/Q
                         net (fo=1, routed)           3.332     2.946    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     6.507 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.507    jc[1]
    V12                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 4.020ns (54.714%)  route 3.327ns (45.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.843    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  vga/red_reg_lopt_replica_5/Q
                         net (fo=1, routed)           3.327     2.940    lopt_4
    U12                  OBUF (Prop_obuf_I_O)         3.564     6.505 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.505    jc[0]
    U12                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 4.005ns (54.525%)  route 3.340ns (45.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.843    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  vga/red_reg_lopt_replica_7/Q
                         net (fo=1, routed)           3.340     2.953    lopt_6
    V10                  OBUF (Prop_obuf_I_O)         3.549     6.503 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.503    jc[2]
    V10                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 4.416ns (60.690%)  route 2.860ns (39.310%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X2Y60          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.327 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.532     0.205    vga/blank_h_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.148     0.353 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.328     2.681    jb_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         3.750     6.431 r  jb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.431    jb[7]
    J15                                                               r  jb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 4.413ns (61.867%)  route 2.720ns (38.133%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X2Y60          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.327 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.532     0.205    vga/blank_h_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.148     0.353 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.188     2.541    jb_OBUF[4]
    K15                  OBUF (Prop_obuf_I_O)         3.747     6.288 r  jb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.288    jb[6]
    K15                                                               r  jb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 4.425ns (63.260%)  route 2.570ns (36.740%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X2Y60          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.327 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.532     0.205    vga/blank_h_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.148     0.353 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.038     2.391    jb_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         3.759     6.150 r  jb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.150    jb[5]
    J18                                                               r  jb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 4.417ns (64.671%)  route 2.413ns (35.329%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X2Y60          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.327 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.532     0.205    vga/blank_h_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.148     0.353 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.880     2.234    jb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.751     5.984 r  jb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.984    jb[4]
    J17                                                               r  jb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.004ns (58.798%)  route 2.806ns (41.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.843    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  vga/red_reg/Q
                         net (fo=1, routed)           2.806     2.419    jc_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.548     5.966 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.966    jc[3]
    V11                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.403ns (72.911%)  route 0.521ns (27.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X1Y64          FDRE                                         r  vga/red_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/red_reg_lopt_replica_4/Q
                         net (fo=1, routed)           0.521     0.102    lopt_3
    C15                  OBUF (Prop_obuf_I_O)         1.262     1.365 r  jb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.365    jb[3]
    C15                                                               r  jb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.404ns (72.747%)  route 0.526ns (27.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X1Y64          FDRE                                         r  vga/red_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/red_reg_lopt_replica_3/Q
                         net (fo=1, routed)           0.526     0.107    lopt_2
    D15                  OBUF (Prop_obuf_I_O)         1.263     1.370 r  jb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.370    jb[2]
    D15                                                               r  jb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.406ns (72.780%)  route 0.526ns (27.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X1Y64          FDRE                                         r  vga/red_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/red_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.526     0.107    lopt_1
    E16                  OBUF (Prop_obuf_I_O)         1.265     1.372 r  jb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.372    jb[1]
    E16                                                               r  jb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.404ns (72.029%)  route 0.545ns (27.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X1Y64          FDRE                                         r  vga/red_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/red_reg_lopt_replica/Q
                         net (fo=1, routed)           0.545     0.126    lopt
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.389 r  jb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.389    jb[0]
    E15                                                               r  jb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.502ns (71.588%)  route 0.596ns (28.412%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X3Y58          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDSE (Prop_fdse_C_Q)         0.141    -0.416 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.169    -0.247    vga/blank_v_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.048    -0.199 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.427     0.228    jb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.313     1.541 r  jb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.541    jb[4]
    J17                                                               r  jb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.511ns (69.770%)  route 0.655ns (30.230%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X3Y58          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDSE (Prop_fdse_C_Q)         0.141    -0.416 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.169    -0.247    vga/blank_v_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.048    -0.199 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.486     0.287    jb_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.322     1.608 r  jb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.608    jb[5]
    J18                                                               r  jb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.389ns (64.060%)  route 0.780ns (35.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.591    -0.556    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  vga/red_reg/Q
                         net (fo=1, routed)           0.780     0.364    jc_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.248     1.613 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.613    jc[3]
    V11                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.499ns (67.623%)  route 0.718ns (32.377%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X3Y58          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDSE (Prop_fdse_C_Q)         0.141    -0.416 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.169    -0.247    vga/blank_v_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.048    -0.199 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.549     0.349    jb_OBUF[4]
    K15                  OBUF (Prop_obuf_I_O)         1.310     1.659 r  jb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.659    jb[6]
    K15                                                               r  jb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.501ns (66.082%)  route 0.771ns (33.918%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X3Y58          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDSE (Prop_fdse_C_Q)         0.141    -0.416 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.169    -0.247    vga/blank_v_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.048    -0.199 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.602     0.402    jb_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         1.312     1.715 r  jb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.715    jb[7]
    J15                                                               r  jb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.406ns (57.466%)  route 1.040ns (42.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.591    -0.556    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  vga/red_reg_lopt_replica_5/Q
                         net (fo=1, routed)           1.040     0.625    lopt_4
    U12                  OBUF (Prop_obuf_I_O)         1.265     1.890 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.890    jc[0]
    U12                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vs_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.904ns  (logic 4.488ns (50.408%)  route 4.416ns (49.592%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.623    -0.844    vga/CLK
    SLICE_X3Y58          FDRE                                         r  vga/vs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.419    -0.425 f  vga/vs_out_reg/Q
                         net (fo=2, routed)           0.848     0.423    vga/vs_out_reg_n_0
    SLICE_X3Y58          LUT1 (Prop_lut1_I0_O)        0.327     0.750 r  vga/jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.568     4.318    jc_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.742     8.060 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.060    jc[5]
    V14                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hs_out_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 3.991ns (52.731%)  route 3.577ns (47.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.618    -0.849    vga/CLK
    SLICE_X4Y61          FDRE                                         r  vga/hs_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.393 r  vga/hs_out_reg_inv/Q
                         net (fo=1, routed)           3.577     3.184    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.535     6.719 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.719    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.350ns  (logic 4.017ns (54.657%)  route 3.332ns (45.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.843    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  vga/red_reg_lopt_replica_6/Q
                         net (fo=1, routed)           3.332     2.946    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     6.507 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.507    jc[1]
    V12                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 4.020ns (54.714%)  route 3.327ns (45.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.843    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  vga/red_reg_lopt_replica_5/Q
                         net (fo=1, routed)           3.327     2.940    lopt_4
    U12                  OBUF (Prop_obuf_I_O)         3.564     6.505 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.505    jc[0]
    U12                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 4.005ns (54.525%)  route 3.340ns (45.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.843    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  vga/red_reg_lopt_replica_7/Q
                         net (fo=1, routed)           3.340     2.953    lopt_6
    V10                  OBUF (Prop_obuf_I_O)         3.549     6.503 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.503    jc[2]
    V10                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 4.416ns (60.690%)  route 2.860ns (39.310%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X2Y60          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.327 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.532     0.205    vga/blank_h_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.148     0.353 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.328     2.681    jb_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         3.750     6.431 r  jb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.431    jb[7]
    J15                                                               r  jb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 4.413ns (61.867%)  route 2.720ns (38.133%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X2Y60          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.327 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.532     0.205    vga/blank_h_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.148     0.353 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.188     2.541    jb_OBUF[4]
    K15                  OBUF (Prop_obuf_I_O)         3.747     6.288 r  jb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.288    jb[6]
    K15                                                               r  jb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 4.425ns (63.260%)  route 2.570ns (36.740%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X2Y60          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.327 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.532     0.205    vga/blank_h_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.148     0.353 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.038     2.391    jb_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         3.759     6.150 r  jb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.150    jb[5]
    J18                                                               r  jb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 4.417ns (64.671%)  route 2.413ns (35.329%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.622    -0.845    vga/CLK
    SLICE_X2Y60          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.327 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.532     0.205    vga/blank_h_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I0_O)        0.148     0.353 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.880     2.234    jb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.751     5.984 r  jb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.984    jb[4]
    J17                                                               r  jb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.809ns  (logic 4.004ns (58.798%)  route 2.806ns (41.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.624    -0.843    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  vga/red_reg/Q
                         net (fo=1, routed)           2.806     2.419    jc_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.548     5.966 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.966    jc[3]
    V11                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.403ns (72.911%)  route 0.521ns (27.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X1Y64          FDRE                                         r  vga/red_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/red_reg_lopt_replica_4/Q
                         net (fo=1, routed)           0.521     0.102    lopt_3
    C15                  OBUF (Prop_obuf_I_O)         1.262     1.365 r  jb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.365    jb[3]
    C15                                                               r  jb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.404ns (72.747%)  route 0.526ns (27.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X1Y64          FDRE                                         r  vga/red_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/red_reg_lopt_replica_3/Q
                         net (fo=1, routed)           0.526     0.107    lopt_2
    D15                  OBUF (Prop_obuf_I_O)         1.263     1.370 r  jb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.370    jb[2]
    D15                                                               r  jb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.406ns (72.780%)  route 0.526ns (27.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X1Y64          FDRE                                         r  vga/red_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/red_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.526     0.107    lopt_1
    E16                  OBUF (Prop_obuf_I_O)         1.265     1.372 r  jb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.372    jb[1]
    E16                                                               r  jb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.404ns (72.029%)  route 0.545ns (27.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.587    -0.560    vga/CLK
    SLICE_X1Y64          FDRE                                         r  vga/red_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vga/red_reg_lopt_replica/Q
                         net (fo=1, routed)           0.545     0.126    lopt
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.389 r  jb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.389    jb[0]
    E15                                                               r  jb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.502ns (71.588%)  route 0.596ns (28.412%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X3Y58          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDSE (Prop_fdse_C_Q)         0.141    -0.416 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.169    -0.247    vga/blank_v_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.048    -0.199 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.427     0.228    jb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.313     1.541 r  jb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.541    jb[4]
    J17                                                               r  jb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.511ns (69.770%)  route 0.655ns (30.230%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X3Y58          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDSE (Prop_fdse_C_Q)         0.141    -0.416 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.169    -0.247    vga/blank_v_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.048    -0.199 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.486     0.287    jb_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.322     1.608 r  jb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.608    jb[5]
    J18                                                               r  jb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.389ns (64.060%)  route 0.780ns (35.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.591    -0.556    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  vga/red_reg/Q
                         net (fo=1, routed)           0.780     0.364    jc_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.248     1.613 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.613    jc[3]
    V11                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.499ns (67.623%)  route 0.718ns (32.377%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X3Y58          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDSE (Prop_fdse_C_Q)         0.141    -0.416 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.169    -0.247    vga/blank_v_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.048    -0.199 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.549     0.349    jb_OBUF[4]
    K15                  OBUF (Prop_obuf_I_O)         1.310     1.659 r  jb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.659    jb[6]
    K15                                                               r  jb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.501ns (66.082%)  route 0.771ns (33.918%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.590    -0.557    vga/CLK
    SLICE_X3Y58          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDSE (Prop_fdse_C_Q)         0.141    -0.416 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.169    -0.247    vga/blank_v_reg_n_0
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.048    -0.199 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.602     0.402    jb_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         1.312     1.715 r  jb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.715    jb[7]
    J15                                                               r  jb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.406ns (57.466%)  route 1.040ns (42.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.591    -0.556    vga/CLK
    SLICE_X1Y56          FDRE                                         r  vga/red_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  vga/red_reg_lopt_replica_5/Q
                         net (fo=1, routed)           1.040     0.625    lopt_4
    U12                  OBUF (Prop_obuf_I_O)         1.265     1.890 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.890    jc[0]
    U12                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    20.445 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.925    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    17.787 f  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.316    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.345 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    19.158    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    20.445 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.925    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    17.787 f  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.316    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.345 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    19.158    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 2.006ns (29.122%)  route 4.882ns (70.878%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          1.176     6.887    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y52          FDRE                                         r  vga/interval_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y52          FDRE                                         r  vga/interval_counter_reg[24]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 2.006ns (29.719%)  route 4.743ns (70.281%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          1.038     6.749    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[20]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 2.006ns (29.719%)  route 4.743ns (70.281%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          1.038     6.749    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[21]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 2.006ns (29.719%)  route 4.743ns (70.281%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          1.038     6.749    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[22]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 2.006ns (29.719%)  route 4.743ns (70.281%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          1.038     6.749    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[23]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 2.006ns (30.387%)  route 4.595ns (69.613%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          0.889     6.601    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 2.006ns (30.387%)  route 4.595ns (69.613%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          0.889     6.601    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 2.006ns (30.387%)  route 4.595ns (69.613%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          0.889     6.601    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 2.006ns (30.387%)  route 4.595ns (69.613%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          0.889     6.601    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.590ns  (logic 2.006ns (30.437%)  route 4.584ns (69.563%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          0.878     6.590    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.453    -1.498    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.309ns (27.539%)  route 0.813ns (72.461%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.713     0.932    vga/ja_IBUF[6]
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.977 r  vga/score_r[2]_i_2/O
                         net (fo=3, routed)           0.100     1.077    vga/score_r[2]_i_2_n_0
    SLICE_X6Y59          LUT4 (Prop_lut4_I2_O)        0.045     1.122 r  vga/score_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.122    vga/score_r[1]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.859    -0.796    vga/CLK
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[1]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.313ns (27.796%)  route 0.813ns (72.204%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.713     0.932    vga/ja_IBUF[6]
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.977 r  vga/score_r[2]_i_2/O
                         net (fo=3, routed)           0.100     1.077    vga/score_r[2]_i_2_n_0
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.049     1.126 r  vga/score_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.126    vga/score_r[2]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.859    -0.796    vga/CLK
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[2]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_l_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.309ns (25.708%)  route 0.893ns (74.292%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.752     0.971    vga/ja_IBUF[6]
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  vga/score_l[2]_i_3/O
                         net (fo=3, routed)           0.141     1.157    vga/score_l[2]_i_3_n_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I1_O)        0.045     1.202 r  vga/score_l[0]_i_1/O
                         net (fo=1, routed)           0.000     1.202    vga/score_l[0]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.797    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.309ns (24.580%)  route 0.948ns (75.420%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.713     0.932    vga/ja_IBUF[6]
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.977 r  vga/score_r[2]_i_2/O
                         net (fo=3, routed)           0.235     1.212    vga/score_r[2]_i_2_n_0
    SLICE_X6Y59          LUT3 (Prop_lut3_I1_O)        0.045     1.257 r  vga/score_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.257    vga/score_r[0]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.859    -0.796    vga/CLK
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[0]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.306ns (24.034%)  route 0.967ns (75.966%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.752     0.971    vga/ja_IBUF[6]
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  vga/score_l[2]_i_3/O
                         net (fo=3, routed)           0.215     1.231    vga/score_l[2]_i_3_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.042     1.273 r  vga/score_l[2]_i_1/O
                         net (fo=1, routed)           0.000     1.273    vga/score_l[2]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.797    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[2]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_l_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.309ns (24.213%)  route 0.967ns (75.787%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.752     0.971    vga/ja_IBUF[6]
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  vga/score_l[2]_i_3/O
                         net (fo=3, routed)           0.215     1.231    vga/score_l[2]_i_3_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.045     1.276 r  vga/score_l[1]_i_1/O
                         net (fo=1, routed)           0.000     1.276    vga/score_l[1]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.797    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[1]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/hide_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.382ns (29.558%)  route 0.910ns (70.442%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.677     0.896    vga/ja_IBUF[6]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.045     0.941 r  vga/hide_l_i_3/O
                         net (fo=2, routed)           0.233     1.174    vga/hide_l_i_3_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.118     1.292 r  vga/hide_l_i_1/O
                         net (fo=1, routed)           0.000     1.292    vga/hide_l_i_1_n_0
    SLICE_X4Y60          FDRE                                         r  vga/hide_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.797    vga/CLK
    SLICE_X4Y60          FDRE                                         r  vga/hide_l_reg/C

Slack:                    inf
  Source:                 ja[3]
                            (input port)
  Destination:            vga/right_down_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.304ns (22.874%)  route 1.025ns (77.126%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 f  ja[3] (IN)
                         net (fo=0)                   0.000     0.000    ja[3]
    D12                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  ja_IBUF[3]_inst/O
                         net (fo=2, routed)           1.025     1.285    vga/ja_IBUF[3]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.045     1.330 r  vga/right_down_pressed_i_2/O
                         net (fo=1, routed)           0.000     1.330    vga/right_down_pressed_i_2_n_0
    SLICE_X7Y51          FDRE                                         r  vga/right_down_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X7Y51          FDRE                                         r  vga/right_down_pressed_reg/C

Slack:                    inf
  Source:                 ja[3]
                            (input port)
  Destination:            vga/right_down_1d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.304ns (22.353%)  route 1.056ns (77.647%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 f  ja[3] (IN)
                         net (fo=0)                   0.000     0.000    ja[3]
    D12                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  ja_IBUF[3]_inst/O
                         net (fo=2, routed)           1.056     1.316    vga/ja_IBUF[3]
    SLICE_X7Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.361 r  vga/right_down_1d_i_2/O
                         net (fo=1, routed)           0.000     1.361    vga/right_down_1d_i_2_n_0
    SLICE_X7Y52          FDRE                                         r  vga/right_down_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X7Y52          FDRE                                         r  vga/right_down_1d_reg/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/hide_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.427ns (30.125%)  route 0.990ns (69.875%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.677     0.896    vga/ja_IBUF[6]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.045     0.941 r  vga/hide_l_i_3/O
                         net (fo=2, routed)           0.214     1.155    vga/hide_l_i_3_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.118     1.273 r  vga/hide_r_i_4/O
                         net (fo=1, routed)           0.099     1.372    vga/hide_r_i_4_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.417 r  vga/hide_r_i_1/O
                         net (fo=1, routed)           0.000     1.417    vga/hide_r_i_1_n_0
    SLICE_X4Y60          FDRE                                         r  vga/hide_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.797    vga/CLK
    SLICE_X4Y60          FDRE                                         r  vga/hide_r_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 2.006ns (29.122%)  route 4.882ns (70.878%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          1.176     6.887    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y52          FDRE                                         r  vga/interval_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y52          FDRE                                         r  vga/interval_counter_reg[24]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 2.006ns (29.719%)  route 4.743ns (70.281%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          1.038     6.749    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[20]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 2.006ns (29.719%)  route 4.743ns (70.281%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          1.038     6.749    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[21]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 2.006ns (29.719%)  route 4.743ns (70.281%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          1.038     6.749    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[22]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 2.006ns (29.719%)  route 4.743ns (70.281%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          1.038     6.749    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y51          FDRE                                         r  vga/interval_counter_reg[23]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 2.006ns (30.387%)  route 4.595ns (69.613%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          0.889     6.601    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[16]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 2.006ns (30.387%)  route 4.595ns (69.613%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          0.889     6.601    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[17]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 2.006ns (30.387%)  route 4.595ns (69.613%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          0.889     6.601    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[18]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 2.006ns (30.387%)  route 4.595ns (69.613%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          0.889     6.601    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.438    -1.514    vga/CLK
    SLICE_X9Y50          FDRE                                         r  vga/interval_counter_reg[19]/C

Slack:                    inf
  Source:                 ja[5]
                            (input port)
  Destination:            vga/interval_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.590ns  (logic 2.006ns (30.437%)  route 4.584ns (69.563%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  ja[5] (IN)
                         net (fo=0)                   0.000     0.000    ja[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  ja_IBUF[5]_inst/O
                         net (fo=3, routed)           2.220     3.730    vga/ja_IBUF[4]
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.124     3.854 f  vga/interval_counter[0]_i_10/O
                         net (fo=2, routed)           0.654     4.507    vga/interval_counter[0]_i_10_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.631 r  vga/interval_counter[0]_i_16/O
                         net (fo=1, routed)           0.518     5.150    vga/interval_counter[0]_i_16_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.274 r  vga/interval_counter[0]_i_7/O
                         net (fo=1, routed)           0.314     5.587    vga/interval_counter[0]_i_7_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124     5.711 r  vga/interval_counter[0]_i_1/O
                         net (fo=25, routed)          0.878     6.590    vga/interval_counter[0]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         1.453    -1.498    vga/CLK
    SLICE_X9Y46          FDRE                                         r  vga/interval_counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.309ns (27.539%)  route 0.813ns (72.461%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.713     0.932    vga/ja_IBUF[6]
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.977 r  vga/score_r[2]_i_2/O
                         net (fo=3, routed)           0.100     1.077    vga/score_r[2]_i_2_n_0
    SLICE_X6Y59          LUT4 (Prop_lut4_I2_O)        0.045     1.122 r  vga/score_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.122    vga/score_r[1]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.859    -0.796    vga/CLK
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[1]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.313ns (27.796%)  route 0.813ns (72.204%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.713     0.932    vga/ja_IBUF[6]
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.977 r  vga/score_r[2]_i_2/O
                         net (fo=3, routed)           0.100     1.077    vga/score_r[2]_i_2_n_0
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.049     1.126 r  vga/score_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.126    vga/score_r[2]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.859    -0.796    vga/CLK
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[2]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_l_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.309ns (25.708%)  route 0.893ns (74.292%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.752     0.971    vga/ja_IBUF[6]
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  vga/score_l[2]_i_3/O
                         net (fo=3, routed)           0.141     1.157    vga/score_l[2]_i_3_n_0
    SLICE_X5Y60          LUT3 (Prop_lut3_I1_O)        0.045     1.202 r  vga/score_l[0]_i_1/O
                         net (fo=1, routed)           0.000     1.202    vga/score_l[0]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.797    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[0]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.309ns (24.580%)  route 0.948ns (75.420%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.713     0.932    vga/ja_IBUF[6]
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.045     0.977 r  vga/score_r[2]_i_2/O
                         net (fo=3, routed)           0.235     1.212    vga/score_r[2]_i_2_n_0
    SLICE_X6Y59          LUT3 (Prop_lut3_I1_O)        0.045     1.257 r  vga/score_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.257    vga/score_r[0]_i_1_n_0
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.859    -0.796    vga/CLK
    SLICE_X6Y59          FDRE                                         r  vga/score_r_reg[0]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.306ns (24.034%)  route 0.967ns (75.966%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.752     0.971    vga/ja_IBUF[6]
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  vga/score_l[2]_i_3/O
                         net (fo=3, routed)           0.215     1.231    vga/score_l[2]_i_3_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I3_O)        0.042     1.273 r  vga/score_l[2]_i_1/O
                         net (fo=1, routed)           0.000     1.273    vga/score_l[2]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.797    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[2]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/score_l_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.309ns (24.213%)  route 0.967ns (75.787%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.752     0.971    vga/ja_IBUF[6]
    SLICE_X6Y60          LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  vga/score_l[2]_i_3/O
                         net (fo=3, routed)           0.215     1.231    vga/score_l[2]_i_3_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.045     1.276 r  vga/score_l[1]_i_1/O
                         net (fo=1, routed)           0.000     1.276    vga/score_l[1]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.797    vga/CLK
    SLICE_X5Y60          FDRE                                         r  vga/score_l_reg[1]/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/hide_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.382ns (29.558%)  route 0.910ns (70.442%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.677     0.896    vga/ja_IBUF[6]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.045     0.941 r  vga/hide_l_i_3/O
                         net (fo=2, routed)           0.233     1.174    vga/hide_l_i_3_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.118     1.292 r  vga/hide_l_i_1/O
                         net (fo=1, routed)           0.000     1.292    vga/hide_l_i_1_n_0
    SLICE_X4Y60          FDRE                                         r  vga/hide_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.797    vga/CLK
    SLICE_X4Y60          FDRE                                         r  vga/hide_l_reg/C

Slack:                    inf
  Source:                 ja[3]
                            (input port)
  Destination:            vga/right_down_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.304ns (22.874%)  route 1.025ns (77.126%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 f  ja[3] (IN)
                         net (fo=0)                   0.000     0.000    ja[3]
    D12                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  ja_IBUF[3]_inst/O
                         net (fo=2, routed)           1.025     1.285    vga/ja_IBUF[3]
    SLICE_X7Y51          LUT2 (Prop_lut2_I1_O)        0.045     1.330 r  vga/right_down_pressed_i_2/O
                         net (fo=1, routed)           0.000     1.330    vga/right_down_pressed_i_2_n_0
    SLICE_X7Y51          FDRE                                         r  vga/right_down_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X7Y51          FDRE                                         r  vga/right_down_pressed_reg/C

Slack:                    inf
  Source:                 ja[3]
                            (input port)
  Destination:            vga/right_down_1d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.304ns (22.353%)  route 1.056ns (77.647%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D12                                               0.000     0.000 f  ja[3] (IN)
                         net (fo=0)                   0.000     0.000    ja[3]
    D12                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  ja_IBUF[3]_inst/O
                         net (fo=2, routed)           1.056     1.316    vga/ja_IBUF[3]
    SLICE_X7Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.361 r  vga/right_down_1d_i_2/O
                         net (fo=1, routed)           0.000     1.361    vga/right_down_1d_i_2_n_0
    SLICE_X7Y52          FDRE                                         r  vga/right_down_1d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.861    -0.794    vga/CLK
    SLICE_X7Y52          FDRE                                         r  vga/right_down_1d_reg/C

Slack:                    inf
  Source:                 ja[7]
                            (input port)
  Destination:            vga/hide_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.427ns (30.125%)  route 0.990ns (69.875%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  ja[7] (IN)
                         net (fo=0)                   0.000     0.000    ja[7]
    K16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ja_IBUF[7]_inst/O
                         net (fo=3, routed)           0.677     0.896    vga/ja_IBUF[6]
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.045     0.941 r  vga/hide_l_i_3/O
                         net (fo=2, routed)           0.214     1.155    vga/hide_l_i_3_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.118     1.273 r  vga/hide_r_i_4/O
                         net (fo=1, routed)           0.099     1.372    vga/hide_r_i_4_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.417 r  vga/hide_r_i_1/O
                         net (fo=1, routed)           0.000     1.417    vga/hide_r_i_1_n_0
    SLICE_X4Y60          FDRE                                         r  vga/hide_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=150, routed)         0.858    -0.797    vga/CLK
    SLICE_X4Y60          FDRE                                         r  vga/hide_r_reg/C





