
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

#### START OF AREA REPORT #####[

Part:			M2S010TQ144STD (Microsemi)

-----------------------------------------------------------------------------------------
########   Utilization report for  Top level view:   vhdl_complex_mult_test_sd   ########
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block vhdl_complex_mult_test_sd:	52 (30.59 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  100 %                
ARI1          59                 100 %                
BLACK BOX     2                  100 %                
======================================================
Total COMBINATIONAL LOGIC in the block vhdl_complex_mult_test_sd:	63 (37.06 % Utilization)


DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block vhdl_complex_mult_test_sd:	2 (1.18 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  100 %                
===================================================
Total GLOBAL BUFFERS in the block vhdl_complex_mult_test_sd:	2 (1.18 % Utilization)


IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       36                 100 %                
=================================================
Total IO PADS in the block vhdl_complex_mult_test_sd:	36 (21.18 % Utilization)

----------------------------------------------------------------------
########   Utilization report for  cell:   Butterfly_HW_DSP   ########
Instance path:   vhdl_complex_mult_test_sd.Butterfly_HW_DSP           
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      36                 69.2 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block vhdl_complex_mult_test_sd.Butterfly_HW_DSP:	36 (21.18 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     59                 100 %                
=================================================
Total COMBINATIONAL LOGIC in the block vhdl_complex_mult_test_sd.Butterfly_HW_DSP:	59 (34.71 % Utilization)


DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block vhdl_complex_mult_test_sd.Butterfly_HW_DSP:	2 (1.18 % Utilization)

-------------------------------------------------------------
########   Utilization report for  cell:   FCCC_C0   ########
Instance path:   vhdl_complex_mult_test_sd.FCCC_C0           
=============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block vhdl_complex_mult_test_sd.FCCC_C0:	1 (0.59 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  100 %                
===================================================
Total GLOBAL BUFFERS in the block vhdl_complex_mult_test_sd.FCCC_C0:	2 (1.18 % Utilization)

----------------------------------------------------------------------------
########   Utilization report for  cell:   FCCC_C0_FCCC_C0_0_FCCC   ########
Instance path:   FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC                             
============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC:	1 (0.59 % Utilization)


GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  100 %                
===================================================
Total GLOBAL BUFFERS in the block FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC:	2 (1.18 % Utilization)

------------------------------------------------------------------
########   Utilization report for  cell:   LFSR_Fib_Gen   ########
Instance path:   vhdl_complex_mult_test_sd.LFSR_Fib_Gen           
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 30.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block vhdl_complex_mult_test_sd.LFSR_Fib_Gen:	16 (9.41 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  100 %                
=================================================
Total COMBINATIONAL LOGIC in the block vhdl_complex_mult_test_sd.LFSR_Fib_Gen:	2 (1.18 % Utilization)

------------------------------------------------------------
########   Utilization report for  cell:   OSC_C0   ########
Instance path:   vhdl_complex_mult_test_sd.OSC_C0           
============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block vhdl_complex_mult_test_sd.OSC_C0:	1 (0.59 % Utilization)

-------------------------------------------------------------------------
########   Utilization report for  cell:   OSC_C0_OSC_C0_0_OSC   ########
Instance path:   OSC_C0.OSC_C0_OSC_C0_0_OSC                              
=========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  50 %                 
======================================================
Total COMBINATIONAL LOGIC in the block OSC_C0.OSC_C0_OSC_C0_0_OSC:	1 (0.59 % Utilization)


##### END OF AREA REPORT #####]

