0.7
2020.2
May 22 2025
00:13:55
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/bin_to_bcd.sv,1757981281,systemVerilog,,C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/digit_multiplexor.sv,,bin_to_bcd,,uvm,../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/digit_multiplexor.sv,1757697030,systemVerilog,,C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/lab_2_top_level.sv,,digit_multiplexor,,uvm,../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/lab2_mux2.sv,1757988316,systemVerilog,,C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/lab2_mux2_tb.sv,,lab2_mux2,,uvm,../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/lab2_mux2_tb.sv,1757988265,systemVerilog,,,,lab2_mux2_tb,,uvm,../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/lab_2_top_level.sv,1757983403,systemVerilog,,C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/seven_segment_decoder.sv,,lab_2_top_level,,uvm,../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/lab_2_top_level_tb.sv,1757984668,systemVerilog,,,,lab_2_top_level_tb,,uvm,../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/seven_segment_decoder.sv,1757977925,systemVerilog,,C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/seven_segment_digit_selector.sv,,seven_segment_decoder,,uvm,../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/seven_segment_digit_selector.sv,1757697030,systemVerilog,,C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/seven_segment_display_subsystem.sv,,seven_segment_digit_selector,,uvm,../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/seven_segment_display_subsystem.sv,1757697030,systemVerilog,,C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/switch_logic.sv,,seven_segment_display_subsystem,,uvm,../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/switch_logic.sv,1757697030,systemVerilog,,C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab2/lab2/lab_2_top_level_tb.sv,,switch_logic,,uvm,../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
