git clone --depth 1 --no-tags https://github.com/ronak-7228/Traffic-light-controller-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/370324831
git clone --depth 1 --no-tags https://github.com/deval1812/risc.git f:/verilog_sva_gh_scraper/data/full_repos/369518210
git clone --depth 1 --no-tags https://github.com/Diksha-Mittal/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/370078034
git clone --depth 1 --no-tags https://github.com/williamtien23/HDL-SDRAM_Pt1.git f:/verilog_sva_gh_scraper/data/full_repos/365286000
git clone --depth 1 --no-tags https://github.com/Fenteale/riscv-rocket-chip-nexys-a7.git f:/verilog_sva_gh_scraper/data/full_repos/365112246
git clone --depth 1 --no-tags https://github.com/lucy9696/fpgaMiner.git f:/verilog_sva_gh_scraper/data/full_repos/365234093
git clone --depth 1 --no-tags https://github.com/jaycosper/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/368401838
git clone --depth 1 --no-tags https://github.com/wellytung/tatung_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/367404153
git clone --depth 1 --no-tags https://github.com/erikvanzijst/wrapped_pong_3_2.git f:/verilog_sva_gh_scraper/data/full_repos/367740046
git clone --depth 1 --no-tags https://github.com/haowoo0112/verilog_spi_M25AA010A.git f:/verilog_sva_gh_scraper/data/full_repos/368472655
git clone --depth 1 --no-tags https://github.com/denso666/simple-32b-mips-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/368686814
git clone --depth 1 --no-tags https://github.com/vedantmathur/115C-Absolute-Value-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/371103015
git clone --depth 1 --no-tags https://github.com/ysc0327/AFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/372147507
git clone --depth 1 --no-tags https://github.com/skmelwani/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/372241758
git clone --depth 1 --no-tags https://github.com/Arj-01/Verilog-Digital-Electronics.git f:/verilog_sva_gh_scraper/data/full_repos/372408785
git clone --depth 1 --no-tags https://github.com/kzwrime/ssriscv.git f:/verilog_sva_gh_scraper/data/full_repos/372207162
git clone --depth 1 --no-tags https://github.com/AdwaithM/Multicycle-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/372338229
git clone --depth 1 --no-tags https://github.com/rajveer111-maker/pseudo-random-sequence-generator.git f:/verilog_sva_gh_scraper/data/full_repos/372791487
git clone --depth 1 --no-tags https://github.com/rajveer111-maker/Aes_Des_project.git f:/verilog_sva_gh_scraper/data/full_repos/372795844
git clone --depth 1 --no-tags https://github.com/skuro96/fpga_vga.git f:/verilog_sva_gh_scraper/data/full_repos/372755122
git clone --depth 1 --no-tags https://github.com/theo-brown/cpu-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/371184946
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab12.git f:/verilog_sva_gh_scraper/data/full_repos/366126748
git clone --depth 1 --no-tags https://github.com/lplp9312/ee6470_mid_project.git f:/verilog_sva_gh_scraper/data/full_repos/364510704
git clone --depth 1 --no-tags https://github.com/jamesheavey/ELEC5566M-MiniProject.git f:/verilog_sva_gh_scraper/data/full_repos/366086231
git clone --depth 1 --no-tags https://github.com/Kimsunghyunny/CPU-Velilog.git f:/verilog_sva_gh_scraper/data/full_repos/366295692
git clone --depth 1 --no-tags https://github.com/hopexp/xpfile.git f:/verilog_sva_gh_scraper/data/full_repos/366366887
git clone --depth 1 --no-tags https://github.com/mmsalehid/Arm-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/366396012
git clone --depth 1 --no-tags https://github.com/jelly99709/FPGA-DRAM-Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/365949700
git clone --depth 1 --no-tags https://github.com/uestc-panda/Cortex_M0_LCD.git f:/verilog_sva_gh_scraper/data/full_repos/365960724
git clone --depth 1 --no-tags https://github.com/BamCurti/fsd-21p.git f:/verilog_sva_gh_scraper/data/full_repos/366451997
git clone --depth 1 --no-tags https://github.com/prajwal1999/IITB-Risc.git f:/verilog_sva_gh_scraper/data/full_repos/366011778
git clone --depth 1 --no-tags https://github.com/unal-edigital1/lab05.git f:/verilog_sva_gh_scraper/data/full_repos/366792705
git clone --depth 1 --no-tags https://github.com/vermontolympian/ECE2029.git f:/verilog_sva_gh_scraper/data/full_repos/366228200
git clone --depth 1 --no-tags https://github.com/HansamalDharmananda/ALU-shift-unit-multiplexer-and-registers.git f:/verilog_sva_gh_scraper/data/full_repos/368269114
git clone --depth 1 --no-tags https://github.com/Yangxuhao/my_verilog_prj.git f:/verilog_sva_gh_scraper/data/full_repos/367309305
git clone --depth 1 --no-tags https://github.com/spirit-of-belong/gitskills.git f:/verilog_sva_gh_scraper/data/full_repos/366995429
git clone --depth 1 --no-tags https://github.com/aw13422/Morse-code-translator.git f:/verilog_sva_gh_scraper/data/full_repos/369074582
git clone --depth 1 --no-tags https://github.com/Alec-Battisti/ProjectC-D.git f:/verilog_sva_gh_scraper/data/full_repos/369695483
git clone --depth 1 --no-tags https://github.com/olgi9911/Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/369769963
git clone --depth 1 --no-tags https://github.com/mohamed-naeim/RECTANGLE.git f:/verilog_sva_gh_scraper/data/full_repos/369831652
git clone --depth 1 --no-tags https://github.com/goldrian10/Estructuras2---2021.git f:/verilog_sva_gh_scraper/data/full_repos/369402234
git clone --depth 1 --no-tags https://github.com/cgruda/alu4.git f:/verilog_sva_gh_scraper/data/full_repos/369606916
git clone --depth 1 --no-tags https://github.com/vadimpy/comp.git f:/verilog_sva_gh_scraper/data/full_repos/369412232
git clone --depth 1 --no-tags https://github.com/shubhi704/RoboAnt-.git f:/verilog_sva_gh_scraper/data/full_repos/370242894
git clone --depth 1 --no-tags https://github.com/susansun1999/nonuniform_fb.git f:/verilog_sva_gh_scraper/data/full_repos/364737236
git clone --depth 1 --no-tags https://github.com/Khallil973/half-adder-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/364911388
git clone --depth 1 --no-tags https://github.com/ray-qwer/ICD_HW2.git f:/verilog_sva_gh_scraper/data/full_repos/364162304
git clone --depth 1 --no-tags https://github.com/Nada-Askar/RISC-V-FPGA-Implementation-and-Testing.git f:/verilog_sva_gh_scraper/data/full_repos/366571739
git clone --depth 1 --no-tags https://github.com/Hoanhtai123/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/365759575
git clone --depth 1 --no-tags https://github.com/PrashantMata/BDI-Dynamic-base-compression.git f:/verilog_sva_gh_scraper/data/full_repos/373472978
git clone --depth 1 --no-tags https://github.com/yousha806/CCBD_Bootcamp.git f:/verilog_sva_gh_scraper/data/full_repos/368455110
git clone --depth 1 --no-tags https://github.com/kkh831/Convolution_Layer_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/367821471
git clone --depth 1 --no-tags https://github.com/kkh831/Serial_Adder_Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/367822516
git clone --depth 1 --no-tags https://github.com/k3shavkish0re/Btech-Project.git f:/verilog_sva_gh_scraper/data/full_repos/368874215
git clone --depth 1 --no-tags https://github.com/konradwilk/sha1.git f:/verilog_sva_gh_scraper/data/full_repos/373345665
git clone --depth 1 --no-tags https://github.com/MasoudHeidary/FPGA-Verilog-Simple-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/373267543
git clone --depth 1 --no-tags https://github.com/X-mei/Tetris-Game.git f:/verilog_sva_gh_scraper/data/full_repos/374248561
git clone --depth 1 --no-tags https://github.com/aaron-ev/digital-modules-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/372089496
git clone --depth 1 --no-tags https://github.com/DonaldHersam/EE271_Project.git f:/verilog_sva_gh_scraper/data/full_repos/364926144
git clone --depth 1 --no-tags https://github.com/navaneethM1/Queue-Implementation-on-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/364979182
git clone --depth 1 --no-tags https://github.com/Exfruit/Computer_Organization_2021_Spring.git f:/verilog_sva_gh_scraper/data/full_repos/364527177
git clone --depth 1 --no-tags https://github.com/JAPS01/FPGA-digital-systems-with-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/369959902
git clone --depth 1 --no-tags https://github.com/pranjal-mittal0/lisnoc.git f:/verilog_sva_gh_scraper/data/full_repos/371469895
git clone --depth 1 --no-tags https://github.com/ConorChristensen-RMIT/AlarmSystem_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/370573164
git clone --depth 1 --no-tags https://github.com/ray-qwer/DSD_Final.git f:/verilog_sva_gh_scraper/data/full_repos/371939748
git clone --depth 1 --no-tags https://github.com/HariSK20/AsynchronousDecadeCounter.git f:/verilog_sva_gh_scraper/data/full_repos/372245647
git clone --depth 1 --no-tags https://github.com/Ddiimmaann/RSx15.git f:/verilog_sva_gh_scraper/data/full_repos/371699467
git clone --depth 1 --no-tags https://github.com/NoncreativeUsername/combined_Mux_Demux.git f:/verilog_sva_gh_scraper/data/full_repos/371807656
git clone --depth 1 --no-tags https://github.com/NoncreativeUsername/7segDecoder.git f:/verilog_sva_gh_scraper/data/full_repos/371864379
git clone --depth 1 --no-tags https://github.com/gokcenacak/PLODE-Backup.git f:/verilog_sva_gh_scraper/data/full_repos/374456514
git clone --depth 1 --no-tags https://github.com/ulixxe/usb_cdc.git f:/verilog_sva_gh_scraper/data/full_repos/375122072
git clone --depth 1 --no-tags https://github.com/chipsalliance/synlig.git f:/verilog_sva_gh_scraper/data/full_repos/382298947
git clone --depth 1 --no-tags https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/378987424
git clone --depth 1 --no-tags https://github.com/ultraembedded/openlogicbit.git f:/verilog_sva_gh_scraper/data/full_repos/378749586
git clone --depth 1 --no-tags https://github.com/stillwater-sc/RISC-V-TensorCore.git f:/verilog_sva_gh_scraper/data/full_repos/380509965
git clone --depth 1 --no-tags https://github.com/shariethernet/Physical-Design-with-OpenLANE-using-SKY130-PDK.git f:/verilog_sva_gh_scraper/data/full_repos/381450472
git clone --depth 1 --no-tags https://github.com/shubhi704/APB-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/377562419
git clone --depth 1 --no-tags https://github.com/suisuisi/FPGAandPeripheralInterface.git f:/verilog_sva_gh_scraper/data/full_repos/376451989
git clone --depth 1 --no-tags https://github.com/jgrip/c128-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/385019616
git clone --depth 1 --no-tags https://github.com/emeb/up5k_osc.git f:/verilog_sva_gh_scraper/data/full_repos/380588695
git clone --depth 1 --no-tags https://github.com/Zyy438/FPGAudio.git f:/verilog_sva_gh_scraper/data/full_repos/383242015
git clone --depth 1 --no-tags https://github.com/Starrynightzyq/soNN.git f:/verilog_sva_gh_scraper/data/full_repos/374924088
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e16-co502-RV32IM-pipeline-implementation-group1.git f:/verilog_sva_gh_scraper/data/full_repos/381774105
git clone --depth 1 --no-tags https://github.com/niklasekstrom/cia-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/381762914
git clone --depth 1 --no-tags https://github.com/RatkoFri/MulApprox.git f:/verilog_sva_gh_scraper/data/full_repos/380706229
git clone --depth 1 --no-tags https://github.com/dineshannayya/yifive_r0.git f:/verilog_sva_gh_scraper/data/full_repos/376463833
git clone --depth 1 --no-tags https://github.com/VoidMercy/Lattice-ECP5-Bitstream-Decompiler.git f:/verilog_sva_gh_scraper/data/full_repos/379737914
git clone --depth 1 --no-tags https://github.com/h1kari/hpcore.git f:/verilog_sva_gh_scraper/data/full_repos/375241022
git clone --depth 1 --no-tags https://github.com/montedalrymple/yrv.git f:/verilog_sva_gh_scraper/data/full_repos/376948773
git clone --depth 1 --no-tags https://github.com/beebdev/HARU.git f:/verilog_sva_gh_scraper/data/full_repos/384304205
git clone --depth 1 --no-tags https://github.com/ishfaqahmed29/SerDes.git f:/verilog_sva_gh_scraper/data/full_repos/375101026
git clone --depth 1 --no-tags https://github.com/gyurco/Next186.git f:/verilog_sva_gh_scraper/data/full_repos/383219360
git clone --depth 1 --no-tags https://github.com/CJH8668/risc_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/377841699
git clone --depth 1 --no-tags https://github.com/srg320/S32X_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/377404971
git clone --depth 1 --no-tags https://github.com/Timothy-Liuxf/PipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/384129975
git clone --depth 1 --no-tags https://github.com/infphyny/FpgaRiscV.git f:/verilog_sva_gh_scraper/data/full_repos/377500726
git clone --depth 1 --no-tags https://github.com/ShonTaware/LowPower.git f:/verilog_sva_gh_scraper/data/full_repos/380154051
git clone --depth 1 --no-tags https://github.com/rkbrooks/vg64.git f:/verilog_sva_gh_scraper/data/full_repos/374783226
git clone --depth 1 --no-tags https://github.com/blazer82/gb.fpga.git f:/verilog_sva_gh_scraper/data/full_repos/375306006
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/ravenna_standalone.git f:/verilog_sva_gh_scraper/data/full_repos/382487029
