# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:27:06 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# ** Error: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd(58): (vcom-1441) Process(ALL) is not defined for this version of the language.
# ** Error: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd(125): Cannot read output "fetch_en".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd(138): Cannot read output "mem_en".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd(160): VHDL Compiler exiting
# End time: 13:27:06 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:27:21 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 13:27:22 on Oct 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.control_unit
# vsim work.control_unit 
# Start time: 13:27:28 on Oct 24,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/control_unit/*
# Can't move the Now cursor.
force -freeze sim:/control_unit/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/control_unit/start 1 0
force -freeze sim:/control_unit/fetch_wait 0 0
force -freeze sim:/control_unit/fetch_done 0 0
force -freeze sim:/control_unit/mem_wait 0 0
force -freeze sim:/control_unit/mem_done 0 0
force -freeze sim:/control_unit/branch 0 0
force -freeze sim:/control_unit/stall 0 0
run
run
run
run
run
run
run
quit -sim
# End time: 14:00:19 on Oct 24,2022, Elapsed time: 0:32:51
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:00:24 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 14:00:24 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.control_unit
# vsim work.control_unit 
# Start time: 14:00:31 on Oct 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/control_unit/*
force -freeze sim:/control_unit/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/control_unit/start 1 0
force -freeze sim:/control_unit/fetch_wait 0 0
force -freeze sim:/control_unit/fetch_done 0 0
force -freeze sim:/control_unit/mem_wait 0 0
force -freeze sim:/control_unit/mem_done 0 0
force -freeze sim:/control_unit/branch 0 0
force -freeze sim:/control_unit/stall 0 0
force -freeze sim:/control_unit/I_mem_en 0 0
run
run
run
run
run
force -freeze sim:/control_unit/fetch_done 1 0
run
force -freeze sim:/control_unit/fetch_done 0 0
run
run
force -freeze sim:/control_unit/I_mem_en 1 0
run
force -freeze sim:/control_unit/fetch_done 1 0
run
force -freeze sim:/control_unit/fetch_done 0 0
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
force -freeze sim:/control_unit/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/control_unit/start 1 0
force -freeze sim:/control_unit/fetch_wait 0 0
force -freeze sim:/control_unit/fetch_done 0 0
force -freeze sim:/control_unit/mem_wait 0 0
force -freeze sim:/control_unit/mem_done 0 0
force -freeze sim:/control_unit/branch 0 0
force -freeze sim:/control_unit/stall 0 0
force -freeze sim:/control_unit/I_mem_en 0 0
run
run
force -freeze sim:/control_unit/I_mem_en 1 0
run
run
force -freeze sim:/control_unit/fetch_done 1 0
run
force -freeze sim:/control_unit/fetch_done 0 0
run
force -freeze sim:/control_unit/stall 1 0
run
run
run
run
force -freeze sim:/control_unit/mem_done 1 0
run
force -freeze sim:/control_unit/mem_done 0 0
run
quit -sim
# End time: 14:11:09 on Oct 24,2022, Elapsed time: 0:10:38
# Errors: 0, Warnings: 0
# Load canceled
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:18 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 14:11:18 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:21 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# End time: 14:11:21 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:25 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(155): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(157): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(179): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(181): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 14:11:25 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:25 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 14:11:25 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:29 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling package registers
# -- Compiling package body registers
# -- Loading package registers
# End time: 14:11:29 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:35 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity uut_alu
# -- Compiling architecture rtl of uut_alu
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd(103): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd(110): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 14:11:35 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:35 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity uut_decode
# -- Compiling architecture rtl of uut_decode
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(54): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(55): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(56): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(57): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 14:11:35 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:35 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 14:11:35 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:35 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_mem
# -- Compiling architecture rtl of uut_mem
# End time: 14:11:35 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:35 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package registers
# -- Compiling entity uut_register
# -- Compiling architecture rtl of uut_register
# End time: 14:11:35 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:37 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 14:11:37 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:11:38 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package registers
# -- Compiling entity main
# -- Compiling architecture rtl of main
# End time: 14:11:38 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.main
# vsim work.main 
# Start time: 14:11:59 on Oct 24,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.registers(body)
# Loading altera_mf.altera_mf_components
# Loading work.main(rtl)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.uut_decode(rtl)#1
# Loading altera_mf.altsyncram(translated)#2
add wave -position insertpoint sim:/main/*
force -freeze sim:/main/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/main/start 1 0
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:23:21 on Oct 24,2022, Elapsed time: 0:11:22
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:23:25 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 14:23:25 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:23:28 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 14:23:28 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:23:31 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 14:23:31 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:23:33 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 14:23:33 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:23:35 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test
# -- Compiling architecture rtl of test
# End time: 14:23:35 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test
# vsim work.test 
# Start time: 14:23:44 on Oct 24,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:26:56 on Oct 24,2022, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:26:59 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 14:26:59 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:27:03 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 14:27:03 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:27:07 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 14:27:07 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:27:10 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 14:27:10 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:27:12 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test
# -- Compiling architecture rtl of test
# End time: 14:27:12 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test
# vsim work.test 
# Start time: 14:27:21 on Oct 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
# Can't move the Now cursor.
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:32:51 on Oct 24,2022, Elapsed time: 0:05:30
# Errors: 0, Warnings: 0
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 14:33:02 on Oct 24,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 0 0
force -freeze sim:/uut_fetch/uut_fetch_clr 1 0
force -freeze sim:/uut_fetch/uut_fetch_out 0 0
force -freeze sim:/uut_fetch/fetch_en 0 0
force -freeze sim:/uut_fetch/new_pc_in 32'h00000000 0
run
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_en 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/fetch_en 1 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/uut_fetch/fetch_en 0 0
run
force -freeze sim:/uut_fetch/uut_fetch_out 1 0
run
run
quit -sim
# End time: 14:46:27 on Oct 24,2022, Elapsed time: 0:13:25
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:46:32 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 14:46:32 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:46:35 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 14:46:35 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:46:37 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 14:46:37 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:46:44 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 14:46:44 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:46:46 on Oct 24,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_syn_attributes
# -- Compiling entity test
# -- Compiling architecture rtl of test
# End time: 14:46:46 on Oct 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test
# vsim work.test 
# Start time: 14:47:04 on Oct 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:48:39 on Oct 24,2022, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
vsim work.uut_fetch
# vsim work.uut_fetch 
# Start time: 14:48:50 on Oct 24,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.uut_fetch(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/uut_fetch_en 0 0
force -freeze sim:/uut_fetch/uut_fetch_clr 1 0
force -freeze sim:/uut_fetch/uut_fetch_out 0 0
force -freeze sim:/uut_fetch/fetch_en 0 0
force -freeze sim:/uut_fetch/new_pc_in 32'h00000000 0
run
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/fetch_en 1 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/uut_fetch/fetch_en 0 0
run
force -freeze sim:/uut_fetch/uut_fetch_out 1 0
run
force -freeze sim:/uut_fetch/uut_fetch_out 0 0
run
