{
  "student": "neuqZhan",
  "assignment_id": "CPU-week-1",
  "timestamp": 1733372176,
  "assignment_repo": "Loongson-neuq/cpu-verilog-neuqZhan",
  "repo_sha": "a23fc533c1d589ab925521ad6154240e5e0246fb",
  "info_branch": null,
  "info_commit": null,
  "steps": null
}