// Seed: 3306156615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
  wire id_11 = id_8;
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output uwire id_2,
    input logic id_3,
    input wand id_4,
    output logic id_5
    , id_12,
    output wor id_6,
    output tri0 id_7,
    output wand id_8,
    input uwire id_9,
    output uwire id_10
);
  initial @(1 & "") @(posedge id_9 >= 1 > 1) id_1++;
  assign id_5 = id_3;
  wire id_13;
  final id_5 <= ~1;
  wire id_14;
  always @(posedge 1'h0) id_13 = id_13;
  wire id_15;
  xor primCall (id_6, id_17, id_3, id_18, id_0, id_16, id_4, id_14, id_9, id_13, id_15);
  wand id_16 = id_3 / 1, id_17, id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_15,
      id_14,
      id_14,
      id_18,
      id_14,
      id_12
  );
endmodule
