(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2014-08-22T19:59:25Z")
 (DESIGN "W5200Test_CustomPlatform")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "cydsfit")
 (VERSION "No Version Information Found")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "W5200Test_CustomPlatform")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT CSN2\(0\).pad_out CSN2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CSN_1\(0\).pad_out CSN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb REFI\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb REFI\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SSCR\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT MOSI_1\(0\).pad_out MOSI_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\SSCR\:Sync\:ctrl_reg\\.control_0 CSN_1\(0\).pin_input (6.503:6.503:6.503))
    (INTERCONNECT \\SSCR\:Sync\:ctrl_reg\\.control_0 TP0\(0\).pin_input (7.457:7.457:7.457))
    (INTERCONNECT Net_17.q Net_17.main_3 (3.205:3.205:3.205))
    (INTERCONNECT Net_17.q Net_23.main_0 (5.284:5.284:5.284))
    (INTERCONNECT MISO_1\(0\).fb TP3\(0\).pin_input (7.939:7.939:7.939))
    (INTERCONNECT MISO_1\(0\).fb \\SPI\:BSPIM\:sR8\:Dp\:u0\\.route_si (7.230:7.230:7.230))
    (INTERCONNECT Net_23.q MOSI_1\(0\).pin_input (7.344:7.344:7.344))
    (INTERCONNECT Net_23.q TP1\(0\).pin_input (8.154:8.154:8.154))
    (INTERCONNECT Net_25.q Net_25.main_0 (3.857:3.857:3.857))
    (INTERCONNECT Net_25.q SCLK_1\(0\).pin_input (7.668:7.668:7.668))
    (INTERCONNECT Net_25.q TP2\(0\).pin_input (8.497:8.497:8.497))
    (INTERCONNECT REFI\(0\).fb REFI\(0\)_SYNC.in (7.222:7.222:7.222))
    (INTERCONNECT REFI\(0\).fb REFO\(0\).pin_input (3.270:3.270:3.270))
    (INTERCONNECT REFI\(0\).fb REFO\(1\).pin_input (3.270:3.270:3.270))
    (INTERCONNECT REFO\(0\).pad_out REFO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT REFO\(1\).pad_out REFO\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCLK_1\(0\).pad_out SCLK_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TP0\(0\).pad_out TP0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TP1\(0\).pad_out TP1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TP2\(0\).pad_out TP2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TP3\(0\).pad_out TP3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\SPI\:BSPIM\:cnt_enable\\.q \\SPI\:BSPIM\:BitCounter\\.enable (4.121:4.121:4.121))
    (INTERCONNECT \\SPI\:BSPIM\:cnt_enable\\.q \\SPI\:BSPIM\:cnt_enable\\.main_9 (2.618:2.618:2.618))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_0 \\SPI\:BSPIM\:cnt_enable\\.main_7 (4.298:4.298:4.298))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_0 \\SPI\:BSPIM\:dpcounter_one\\.main_4 (3.076:3.076:3.076))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_0 \\SPI\:BSPIM\:is_spi_done\\.main_7 (3.076:3.076:3.076))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_0 \\SPI\:BSPIM\:load_cond\\.main_7 (3.061:3.061:3.061))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_0 \\SPI\:BSPIM\:load_rx_data\\.main_4 (4.317:4.317:4.317))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_0 \\SPI\:BSPIM\:mosi_pre_reg\\.main_8 (4.302:4.302:4.302))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_0 \\SPI\:BSPIM\:rx_status_6\\.main_4 (3.061:3.061:3.061))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_0 \\SPI\:BSPIM\:state_1\\.main_7 (3.076:3.076:3.076))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_0 \\SPI\:BSPIM\:state_2\\.main_7 (3.061:3.061:3.061))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_1 \\SPI\:BSPIM\:cnt_enable\\.main_6 (4.459:4.459:4.459))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_1 \\SPI\:BSPIM\:dpcounter_one\\.main_3 (3.228:3.228:3.228))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_1 \\SPI\:BSPIM\:is_spi_done\\.main_6 (3.228:3.228:3.228))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_1 \\SPI\:BSPIM\:load_cond\\.main_6 (3.219:3.219:3.219))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_1 \\SPI\:BSPIM\:load_rx_data\\.main_3 (4.475:4.475:4.475))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_1 \\SPI\:BSPIM\:mosi_pre_reg\\.main_7 (4.461:4.461:4.461))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_1 \\SPI\:BSPIM\:rx_status_6\\.main_3 (3.219:3.219:3.219))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_1 \\SPI\:BSPIM\:state_1\\.main_6 (3.228:3.228:3.228))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_1 \\SPI\:BSPIM\:state_2\\.main_6 (3.219:3.219:3.219))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_2 \\SPI\:BSPIM\:cnt_enable\\.main_5 (4.455:4.455:4.455))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_2 \\SPI\:BSPIM\:dpcounter_one\\.main_2 (3.226:3.226:3.226))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_2 \\SPI\:BSPIM\:is_spi_done\\.main_5 (3.226:3.226:3.226))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_2 \\SPI\:BSPIM\:load_cond\\.main_5 (3.213:3.213:3.213))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_2 \\SPI\:BSPIM\:load_rx_data\\.main_2 (4.473:4.473:4.473))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_2 \\SPI\:BSPIM\:mosi_pre_reg\\.main_6 (4.457:4.457:4.457))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_2 \\SPI\:BSPIM\:rx_status_6\\.main_2 (3.213:3.213:3.213))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_2 \\SPI\:BSPIM\:state_1\\.main_5 (3.226:3.226:3.226))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_2 \\SPI\:BSPIM\:state_2\\.main_5 (3.213:3.213:3.213))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_3 \\SPI\:BSPIM\:cnt_enable\\.main_4 (3.967:3.967:3.967))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_3 \\SPI\:BSPIM\:dpcounter_one\\.main_1 (3.407:3.407:3.407))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_3 \\SPI\:BSPIM\:is_spi_done\\.main_4 (3.407:3.407:3.407))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_3 \\SPI\:BSPIM\:load_cond\\.main_4 (3.396:3.396:3.396))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_3 \\SPI\:BSPIM\:load_rx_data\\.main_1 (4.482:4.482:4.482))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_3 \\SPI\:BSPIM\:mosi_pre_reg\\.main_5 (4.462:4.462:4.462))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_3 \\SPI\:BSPIM\:rx_status_6\\.main_1 (3.396:3.396:3.396))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_3 \\SPI\:BSPIM\:state_1\\.main_4 (3.407:3.407:3.407))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_3 \\SPI\:BSPIM\:state_2\\.main_4 (3.396:3.396:3.396))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_4 \\SPI\:BSPIM\:cnt_enable\\.main_3 (4.289:4.289:4.289))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_4 \\SPI\:BSPIM\:dpcounter_one\\.main_0 (3.063:3.063:3.063))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_4 \\SPI\:BSPIM\:is_spi_done\\.main_3 (3.063:3.063:3.063))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_4 \\SPI\:BSPIM\:load_cond\\.main_3 (3.050:3.050:3.050))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_4 \\SPI\:BSPIM\:load_rx_data\\.main_0 (4.304:4.304:4.304))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_4 \\SPI\:BSPIM\:mosi_pre_reg\\.main_4 (4.291:4.291:4.291))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_4 \\SPI\:BSPIM\:rx_status_6\\.main_0 (3.050:3.050:3.050))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_4 \\SPI\:BSPIM\:state_1\\.main_3 (3.063:3.063:3.063))
    (INTERCONNECT \\SPI\:BSPIM\:BitCounter\\.count_4 \\SPI\:BSPIM\:state_2\\.main_3 (3.050:3.050:3.050))
    (INTERCONNECT \\SPI\:BSPIM\:dpcounter_one\\.q \\SPI\:BSPIM\:TxStsReg\\.status_3 (2.313:2.313:2.313))
    (INTERCONNECT \\SPI\:BSPIM\:is_spi_done\\.q \\SPI\:BSPIM\:cnt_enable\\.main_8 (3.880:3.880:3.880))
    (INTERCONNECT \\SPI\:BSPIM\:is_spi_done\\.q \\SPI\:BSPIM\:is_spi_done\\.main_9 (3.120:3.120:3.120))
    (INTERCONNECT \\SPI\:BSPIM\:is_spi_done\\.q \\SPI\:BSPIM\:state_1\\.main_9 (3.120:3.120:3.120))
    (INTERCONNECT \\SPI\:BSPIM\:is_spi_done\\.q \\SPI\:BSPIM\:state_2\\.main_9 (3.092:3.092:3.092))
    (INTERCONNECT \\SPI\:BSPIM\:ld_ident\\.q \\SPI\:BSPIM\:ld_ident\\.main_3 (2.299:2.299:2.299))
    (INTERCONNECT \\SPI\:BSPIM\:ld_ident\\.q \\SPI\:BSPIM\:mosi_pre_reg\\.main_10 (3.945:3.945:3.945))
    (INTERCONNECT \\SPI\:BSPIM\:load_cond\\.q \\SPI\:BSPIM\:load_cond\\.main_8 (2.303:2.303:2.303))
    (INTERCONNECT \\SPI\:BSPIM\:load_rx_data\\.q \\SPI\:BSPIM\:sR8\:Dp\:u0\\.f1_load (2.913:2.913:2.913))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\SPI\:BSPIM\:mosi_from_dp_reg\\.main_0 (3.251:3.251:3.251))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\SPI\:BSPIM\:mosi_hs_reg\\.main_3 (3.251:3.251:3.251))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.so_comb \\SPI\:BSPIM\:mosi_pre_reg\\.main_3 (3.220:3.220:3.220))
    (INTERCONNECT \\SPI\:BSPIM\:mosi_from_dp_reg\\.q \\SPI\:BSPIM\:mosi_hs_reg\\.main_5 (2.303:2.303:2.303))
    (INTERCONNECT \\SPI\:BSPIM\:mosi_hs_reg\\.q Net_23.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\SPI\:BSPIM\:mosi_hs_reg\\.q \\SPI\:BSPIM\:mosi_hs_reg\\.main_4 (2.594:2.594:2.594))
    (INTERCONNECT \\SPI\:BSPIM\:mosi_pre_reg\\.q \\SPI\:BSPIM\:mosi_pre_reg\\.main_9 (2.308:2.308:2.308))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPI\:BSPIM\:RxStsReg\\.status_4 (2.917:2.917:2.917))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPI\:BSPIM\:rx_status_6\\.main_5 (2.303:2.303:2.303))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPI\:BSPIM\:RxStsReg\\.status_5 (2.920:2.920:2.920))
    (INTERCONNECT \\SPI\:BSPIM\:rx_status_6\\.q \\SPI\:BSPIM\:RxStsReg\\.status_6 (2.924:2.924:2.924))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q Net_17.main_2 (5.163:5.163:5.163))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q Net_25.main_3 (3.116:3.116:3.116))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:cnt_enable\\.main_2 (5.139:5.139:5.139))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:is_spi_done\\.main_2 (4.082:4.082:4.082))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:ld_ident\\.main_2 (3.116:3.116:3.116))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:load_cond\\.main_2 (4.024:4.024:4.024))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:mosi_hs_reg\\.main_2 (3.131:3.131:3.131))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:mosi_pre_reg\\.main_2 (4.933:4.933:4.933))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (4.085:4.085:4.085))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:state_0\\.main_2 (3.116:3.116:3.116))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:state_1\\.main_2 (4.082:4.082:4.082))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:state_2\\.main_2 (4.024:4.024:4.024))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:tx_status_0\\.main_2 (4.082:4.082:4.082))
    (INTERCONNECT \\SPI\:BSPIM\:state_0\\.q \\SPI\:BSPIM\:tx_status_4\\.main_2 (3.131:3.131:3.131))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q Net_17.main_1 (4.670:4.670:4.670))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q Net_25.main_2 (4.514:4.514:4.514))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:cnt_enable\\.main_1 (4.651:4.651:4.651))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:is_spi_done\\.main_1 (3.608:3.608:3.608))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:ld_ident\\.main_1 (4.514:4.514:4.514))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:load_cond\\.main_1 (3.568:3.568:3.568))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:mosi_hs_reg\\.main_1 (4.399:4.399:4.399))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:mosi_pre_reg\\.main_1 (4.368:4.368:4.368))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (3.597:3.597:3.597))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:state_0\\.main_1 (4.514:4.514:4.514))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:state_1\\.main_1 (3.608:3.608:3.608))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:state_2\\.main_1 (3.568:3.568:3.568))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:tx_status_0\\.main_1 (3.608:3.608:3.608))
    (INTERCONNECT \\SPI\:BSPIM\:state_1\\.q \\SPI\:BSPIM\:tx_status_4\\.main_1 (4.399:4.399:4.399))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q Net_17.main_0 (4.676:4.676:4.676))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q Net_25.main_1 (4.402:4.402:4.402))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:cnt_enable\\.main_0 (4.521:4.521:4.521))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:is_spi_done\\.main_0 (3.598:3.598:3.598))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:ld_ident\\.main_0 (4.402:4.402:4.402))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:load_cond\\.main_0 (3.629:3.629:3.629))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:mosi_hs_reg\\.main_0 (4.539:4.539:4.539))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:mosi_pre_reg\\.main_0 (4.659:4.659:4.659))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (3.627:3.627:3.627))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:state_0\\.main_0 (4.402:4.402:4.402))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:state_1\\.main_0 (3.598:3.598:3.598))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:state_2\\.main_0 (3.629:3.629:3.629))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:tx_status_0\\.main_0 (3.598:3.598:3.598))
    (INTERCONNECT \\SPI\:BSPIM\:state_2\\.q \\SPI\:BSPIM\:tx_status_4\\.main_0 (4.539:4.539:4.539))
    (INTERCONNECT \\SPI\:BSPIM\:tx_status_0\\.q \\SPI\:BSPIM\:TxStsReg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPI\:BSPIM\:TxStsReg\\.status_1 (7.005:7.005:7.005))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPI\:BSPIM\:is_spi_done\\.main_8 (4.353:4.353:4.353))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPI\:BSPIM\:state_0\\.main_3 (5.271:5.271:5.271))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPI\:BSPIM\:state_1\\.main_8 (4.353:4.353:4.353))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPI\:BSPIM\:state_2\\.main_8 (4.396:4.396:4.396))
    (INTERCONNECT \\SPI\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SPI\:BSPIM\:TxStsReg\\.status_2 (4.204:4.204:4.204))
    (INTERCONNECT \\SPI\:BSPIM\:tx_status_4\\.q \\SPI\:BSPIM\:TxStsReg\\.status_4 (2.927:2.927:2.927))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_17.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_25.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:is_spi_done\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:load_rx_data\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:mosi_from_dp_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:mosi_hs_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:mosi_pre_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q CSN2\(0\).pin_input (6.380:6.380:6.380))
    (INTERCONNECT CSN2\(0\).pad_out CSN2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT CSN2\(0\)_PAD CSN2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CSN_1\(0\).pad_out CSN_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT CSN_1\(0\)_PAD CSN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MISO_1\(0\)_PAD MISO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOSI_1\(0\).pad_out MOSI_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOSI_1\(0\)_PAD MOSI_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT REFI\(0\)_PAD REFI\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT REFO\(0\).pad_out REFO\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT REFO\(0\)_PAD REFO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT REFO\(1\).pad_out REFO\(1\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT REFO\(1\)_PAD REFO\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCLK_1\(0\).pad_out SCLK_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCLK_1\(0\)_PAD SCLK_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TP0\(0\).pad_out TP0\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TP0\(0\)_PAD TP0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TP1\(0\).pad_out TP1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TP1\(0\)_PAD TP1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TP2\(0\).pad_out TP2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TP2\(0\)_PAD TP2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TP3\(0\).pad_out TP3\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TP3\(0\)_PAD TP3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT W5200_RST\(0\)_PAD W5200_RST\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
