
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1157'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 359.527 ; gain = 83.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:46]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AndALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/AndALU.vhd:17' bound to instance 'and_comp' of component 'AndALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:134]
INFO: [Synth 8-638] synthesizing module 'AndALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/AndALU.vhd:26]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AndALU' (1#1) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/AndALU.vhd:26]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'OrALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/OrALU.vhd:17' bound to instance 'or_comp' of component 'OrALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:138]
INFO: [Synth 8-638] synthesizing module 'OrALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/OrALU.vhd:26]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OrALU' (2#1) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/OrALU.vhd:26]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Rip_Car_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:34' bound to instance 'sub_add_comp' of component 'Rip_Car_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Rip_Car_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:45]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder0' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (3#1) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:36]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:63]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:63]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:63]
WARNING: [Synth 8-3848] Net Cout in module/entity Rip_Car_Adder does not have driver. [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Rip_Car_Adder' (4#1) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:45]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SLL_ALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:19' bound to instance 'sll_comp' of component 'SLL_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SLL_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:28]
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_shamt_reg was removed.  [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SLL_ALU' (5#1) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SRA_ALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:19' bound to instance 'sra_comp' of component 'SRA_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:150]
INFO: [Synth 8-638] synthesizing module 'SRA_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:28]
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_shamt_reg was removed.  [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SRA_ALU' (6#1) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SRL_ALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:19' bound to instance 'srl_comp' of component 'SRL_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:154]
INFO: [Synth 8-638] synthesizing module 'SRL_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:28]
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_shamt_reg was removed.  [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SRL_ALU' (7#1) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Xor_ALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Xor_ALU.vhd:17' bound to instance 'xor_comp' of component 'Xor_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Xor_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Xor_ALU.vhd:26]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Xor_ALU' (8#1) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Xor_ALU.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:46]
WARNING: [Synth 8-3331] design Rip_Car_Adder has unconnected port Cout
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 408.746 ; gain = 132.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 408.746 ; gain = 132.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DSD-II/Exercise5/alu.xdc]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:3]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:5]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:7]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:9]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:11]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:13]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:15]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:17]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:20]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:22]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:24]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:26]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:30]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:32]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:34]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [D:/DSD-II/Exercise5/alu.xdc:36]
Finished Parsing XDC File [D:/DSD-II/Exercise5/alu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DSD-II/Exercise5/alu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 895.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Rip_Car_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module SLL_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module SRA_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SRL_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module Xor_ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT2   |    37|
|3     |LUT3   |    34|
|4     |LUT4   |    64|
|5     |LUT5   |     8|
|6     |LUT6   |    22|
|7     |IBUF   |    12|
|8     |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |   197|
|2     |  sll_comp |SLL_ALU |   148|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 895.660 ; gain = 619.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 895.660 ; gain = 132.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 895.660 ; gain = 619.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

40 Infos, 5 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:08 . Memory (MB): peak = 910.504 ; gain = 642.059
INFO: [Common 17-1381] The checkpoint 'D:/DSD-II/Exercise5/project_1/project_1.runs/synth_1/ALU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 910.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 18:02:28 2019...
