Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 11 15:30:36 2021
| Host         : lei-HP-EliteDesk-880-G1-TWR running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/lei/Vivado/SmallTimingAnlaysis/timing_imp/100Mhz.txt
| Design       : nvsmall_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.751        0.000                      0               225372        0.030        0.000                      0               225372        3.000        0.000                       0                 94519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
clk_fpga_0                        {0.000 5.000}      10.000          100.000         
nvsmall_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_100Mhz_nvsmall_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_nvsmall_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          8.592        0.000                       0                     1  
nvsmall_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_100Mhz_nvsmall_clk_wiz_0_0        0.751        0.000                      0               190610        0.030        0.000                      0               190610        4.232        0.000                       0                 94514  
  clkfbout_nvsmall_clk_wiz_0_0                                                                                                                                                      8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_100Mhz_nvsmall_clk_wiz_0_0  clk_100Mhz_nvsmall_clk_wiz_0_0        1.057        0.000                      0                34762        0.292        0.000                      0                34762  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                          clk_100Mhz_nvsmall_clk_wiz_0_0  
(none)                          clk_100Mhz_nvsmall_clk_wiz_0_0  clk_100Mhz_nvsmall_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clkfbout_nvsmall_clk_wiz_0_0                                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  nvsmall_i/clk_wiz_0/inst/clk_in1
  To Clock:  nvsmall_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nvsmall_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_100Mhz_nvsmall_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.306ns (25.726%)  route 6.658ns (74.274%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 11.129 - 10.000 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[4]
                         net (fo=2, routed)           0.689     2.357    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_101
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.400 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/O
                         net (fo=2, routed)           0.466     2.866    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33_n_0
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.909 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.471     3.381    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X134Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/DI[1]
    SLICE_X134Y126       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     3.643 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.719     4.361    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_5
    SLICE_X113Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/I2
    SLICE_X113Y124       LUT3 (Prop_lut3_I2_O)        0.128     4.489 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/O
                         net (fo=3, routed)           0.190     4.679    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11_n_0
    SLICE_X113Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/I3
    SLICE_X113Y123       LUT5 (Prop_lut5_I3_O)        0.136     4.815 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/O
                         net (fo=1, routed)           0.375     5.190    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3_n_0
    SLICE_X112Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[3]
    SLICE_X112Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     5.380 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.380    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X112Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X112Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.491 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[0]
                         net (fo=8, routed)           0.530     6.021    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/w_bias_d1_reg[9]_0[0]
    SLICE_X112Y121                                                    f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/I0
    SLICE_X112Y121       LUT3 (Prop_lut3_I0_O)        0.124     6.145 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/O
                         net (fo=1, routed)           0.000     6.145    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18_n_0
    SLICE_X112Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[0]
    SLICE_X112Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.404 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.839     7.243    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X115Y105       LUT5 (Prop_lut5_I3_O)        0.043     7.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.121     7.407    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X115Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.450 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.281     7.731    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X114Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.774 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.774    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X114Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X114Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X114Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.087 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.558     8.645    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X117Y120       LUT6 (Prop_lut6_I0_O)        0.128     8.773 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.346     9.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X120Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X120Y121       LUT4 (Prop_lut4_I0_O)        0.043     9.162 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.792     9.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X116Y104                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[3]_i_1/I3
    SLICE_X116Y104       LUT4 (Prop_lut4_I3_O)        0.049    10.003 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[3]_i_1/O
                         net (fo=1, routed)           0.280    10.283    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[3]
    SLICE_X116Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.127    11.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X116Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]/C
                         clock pessimism              0.086    11.215    
                         clock uncertainty           -0.077    11.138    
    SLICE_X116Y103       FDPE (Setup_fdpe_C_D)       -0.103    11.035    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 2.308ns (25.957%)  route 6.584ns (74.043%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 11.129 - 10.000 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[4]
                         net (fo=2, routed)           0.689     2.357    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_101
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.400 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/O
                         net (fo=2, routed)           0.466     2.866    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33_n_0
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.909 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.471     3.381    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X134Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/DI[1]
    SLICE_X134Y126       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     3.643 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.719     4.361    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_5
    SLICE_X113Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/I2
    SLICE_X113Y124       LUT3 (Prop_lut3_I2_O)        0.128     4.489 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/O
                         net (fo=3, routed)           0.190     4.679    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11_n_0
    SLICE_X113Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/I3
    SLICE_X113Y123       LUT5 (Prop_lut5_I3_O)        0.136     4.815 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/O
                         net (fo=1, routed)           0.375     5.190    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3_n_0
    SLICE_X112Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[3]
    SLICE_X112Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     5.380 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.380    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X112Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X112Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.491 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[0]
                         net (fo=8, routed)           0.530     6.021    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/w_bias_d1_reg[9]_0[0]
    SLICE_X112Y121                                                    f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/I0
    SLICE_X112Y121       LUT3 (Prop_lut3_I0_O)        0.124     6.145 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/O
                         net (fo=1, routed)           0.000     6.145    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18_n_0
    SLICE_X112Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[0]
    SLICE_X112Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.404 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.839     7.243    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X115Y105       LUT5 (Prop_lut5_I3_O)        0.043     7.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.121     7.407    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X115Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.450 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.281     7.731    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X114Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.774 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.774    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X114Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X114Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X114Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.087 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.558     8.645    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X117Y120       LUT6 (Prop_lut6_I0_O)        0.128     8.773 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.346     9.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X120Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X120Y121       LUT4 (Prop_lut4_I0_O)        0.043     9.162 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.805     9.967    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[4]_i_1/I3
    SLICE_X115Y105       LUT4 (Prop_lut4_I3_O)        0.051    10.018 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[4]_i_1/O
                         net (fo=1, routed)           0.193    10.212    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[4]
    SLICE_X116Y105       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.127    11.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X116Y105       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[4]/C
                         clock pessimism              0.086    11.215    
                         clock uncertainty           -0.077    11.138    
    SLICE_X116Y105       FDPE (Setup_fdpe_C_D)       -0.103    11.035    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 2.300ns (26.230%)  route 6.469ns (73.770%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 11.127 - 10.000 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[4]
                         net (fo=2, routed)           0.689     2.357    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_101
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.400 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/O
                         net (fo=2, routed)           0.466     2.866    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33_n_0
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.909 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.471     3.381    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X134Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/DI[1]
    SLICE_X134Y126       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     3.643 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.719     4.361    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_5
    SLICE_X113Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/I2
    SLICE_X113Y124       LUT3 (Prop_lut3_I2_O)        0.128     4.489 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/O
                         net (fo=3, routed)           0.190     4.679    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11_n_0
    SLICE_X113Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/I3
    SLICE_X113Y123       LUT5 (Prop_lut5_I3_O)        0.136     4.815 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/O
                         net (fo=1, routed)           0.375     5.190    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3_n_0
    SLICE_X112Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[3]
    SLICE_X112Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     5.380 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.380    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X112Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X112Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.491 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[0]
                         net (fo=8, routed)           0.530     6.021    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/w_bias_d1_reg[9]_0[0]
    SLICE_X112Y121                                                    f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/I0
    SLICE_X112Y121       LUT3 (Prop_lut3_I0_O)        0.124     6.145 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/O
                         net (fo=1, routed)           0.000     6.145    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18_n_0
    SLICE_X112Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[0]
    SLICE_X112Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.404 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.839     7.243    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X115Y105       LUT5 (Prop_lut5_I3_O)        0.043     7.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.121     7.407    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X115Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.450 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.281     7.731    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X114Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.774 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.774    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X114Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X114Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X114Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.087 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.558     8.645    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X117Y120       LUT6 (Prop_lut6_I0_O)        0.128     8.773 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.346     9.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X120Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X120Y121       LUT4 (Prop_lut4_I0_O)        0.043     9.162 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.358     9.520    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X117Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[7]_i_1/I3
    SLICE_X117Y121       LUT4 (Prop_lut4_I3_O)        0.043     9.563 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[7]_i_1/O
                         net (fo=1, routed)           0.525    10.088    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[7]
    SLICE_X117Y109       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.125    11.127    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X117Y109       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/C
                         clock pessimism              0.086    11.213    
                         clock uncertainty           -0.077    11.136    
    SLICE_X117Y109       FDPE (Setup_fdpe_C_D)       -0.022    11.114    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 2.304ns (26.162%)  route 6.503ns (73.838%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 11.129 - 10.000 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[4]
                         net (fo=2, routed)           0.689     2.357    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_101
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.400 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/O
                         net (fo=2, routed)           0.466     2.866    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33_n_0
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.909 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.471     3.381    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X134Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/DI[1]
    SLICE_X134Y126       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     3.643 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.719     4.361    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_5
    SLICE_X113Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/I2
    SLICE_X113Y124       LUT3 (Prop_lut3_I2_O)        0.128     4.489 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/O
                         net (fo=3, routed)           0.190     4.679    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11_n_0
    SLICE_X113Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/I3
    SLICE_X113Y123       LUT5 (Prop_lut5_I3_O)        0.136     4.815 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/O
                         net (fo=1, routed)           0.375     5.190    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3_n_0
    SLICE_X112Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[3]
    SLICE_X112Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     5.380 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.380    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X112Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X112Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.491 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[0]
                         net (fo=8, routed)           0.530     6.021    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/w_bias_d1_reg[9]_0[0]
    SLICE_X112Y121                                                    f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/I0
    SLICE_X112Y121       LUT3 (Prop_lut3_I0_O)        0.124     6.145 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/O
                         net (fo=1, routed)           0.000     6.145    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18_n_0
    SLICE_X112Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[0]
    SLICE_X112Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.404 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.839     7.243    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X115Y105       LUT5 (Prop_lut5_I3_O)        0.043     7.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.121     7.407    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X115Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.450 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.281     7.731    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X114Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.774 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.774    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X114Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X114Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X114Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.087 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.558     8.645    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X117Y120       LUT6 (Prop_lut6_I0_O)        0.128     8.773 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.346     9.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X120Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X120Y121       LUT4 (Prop_lut4_I0_O)        0.043     9.162 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.918    10.079    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X114Y103                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[1]_i_1/I3
    SLICE_X114Y103       LUT4 (Prop_lut4_I3_O)        0.047    10.126 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.126    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[1]
    SLICE_X114Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.127    11.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X114Y103       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]/C
                         clock pessimism              0.086    11.215    
                         clock uncertainty           -0.077    11.138    
    SLICE_X114Y103       FDPE (Setup_fdpe_C_D)        0.073    11.211    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.211    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 2.300ns (26.254%)  route 6.460ns (73.746%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 11.127 - 10.000 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[4]
                         net (fo=2, routed)           0.689     2.357    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_101
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.400 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/O
                         net (fo=2, routed)           0.466     2.866    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33_n_0
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.909 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.471     3.381    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X134Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/DI[1]
    SLICE_X134Y126       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     3.643 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.719     4.361    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_5
    SLICE_X113Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/I2
    SLICE_X113Y124       LUT3 (Prop_lut3_I2_O)        0.128     4.489 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/O
                         net (fo=3, routed)           0.190     4.679    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11_n_0
    SLICE_X113Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/I3
    SLICE_X113Y123       LUT5 (Prop_lut5_I3_O)        0.136     4.815 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/O
                         net (fo=1, routed)           0.375     5.190    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3_n_0
    SLICE_X112Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[3]
    SLICE_X112Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     5.380 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.380    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X112Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X112Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.491 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[0]
                         net (fo=8, routed)           0.530     6.021    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/w_bias_d1_reg[9]_0[0]
    SLICE_X112Y121                                                    f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/I0
    SLICE_X112Y121       LUT3 (Prop_lut3_I0_O)        0.124     6.145 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/O
                         net (fo=1, routed)           0.000     6.145    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18_n_0
    SLICE_X112Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[0]
    SLICE_X112Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.404 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.839     7.243    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X115Y105       LUT5 (Prop_lut5_I3_O)        0.043     7.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.121     7.407    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X115Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.450 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.281     7.731    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X114Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.774 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.774    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X114Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X114Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X114Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.087 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.558     8.645    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X117Y120       LUT6 (Prop_lut6_I0_O)        0.128     8.773 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.346     9.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X120Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X120Y121       LUT4 (Prop_lut4_I0_O)        0.043     9.162 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.875    10.037    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X113Y102                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[0]_i_1/I4
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.043    10.080 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    10.080    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_w[0]
    SLICE_X113Y102       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.125    11.127    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X113Y102       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]/C
                         clock pessimism              0.086    11.213    
                         clock uncertainty           -0.077    11.136    
    SLICE_X113Y102       FDPE (Setup_fdpe_C_D)        0.034    11.170    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 2.306ns (26.305%)  route 6.460ns (73.695%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 11.127 - 10.000 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[4]
                         net (fo=2, routed)           0.689     2.357    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_101
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.400 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/O
                         net (fo=2, routed)           0.466     2.866    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33_n_0
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.909 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.471     3.381    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X134Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/DI[1]
    SLICE_X134Y126       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     3.643 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.719     4.361    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_5
    SLICE_X113Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/I2
    SLICE_X113Y124       LUT3 (Prop_lut3_I2_O)        0.128     4.489 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/O
                         net (fo=3, routed)           0.190     4.679    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11_n_0
    SLICE_X113Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/I3
    SLICE_X113Y123       LUT5 (Prop_lut5_I3_O)        0.136     4.815 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/O
                         net (fo=1, routed)           0.375     5.190    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3_n_0
    SLICE_X112Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[3]
    SLICE_X112Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     5.380 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.380    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X112Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X112Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.491 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[0]
                         net (fo=8, routed)           0.530     6.021    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/w_bias_d1_reg[9]_0[0]
    SLICE_X112Y121                                                    f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/I0
    SLICE_X112Y121       LUT3 (Prop_lut3_I0_O)        0.124     6.145 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/O
                         net (fo=1, routed)           0.000     6.145    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18_n_0
    SLICE_X112Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[0]
    SLICE_X112Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.404 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.839     7.243    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X115Y105       LUT5 (Prop_lut5_I3_O)        0.043     7.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.121     7.407    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X115Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.450 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.281     7.731    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X114Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.774 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.774    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X114Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X114Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X114Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.087 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.558     8.645    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X117Y120       LUT6 (Prop_lut6_I0_O)        0.128     8.773 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.346     9.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X120Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X120Y121       LUT4 (Prop_lut4_I0_O)        0.043     9.162 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.875    10.037    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X113Y102                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[0]_i_1/I3
    SLICE_X113Y102       LUT4 (Prop_lut4_I3_O)        0.049    10.086 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    10.086    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[0]
    SLICE_X113Y102       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.125    11.127    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X113Y102       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[0]/C
                         clock pessimism              0.086    11.213    
                         clock uncertainty           -0.077    11.136    
    SLICE_X113Y102       FDPE (Setup_fdpe_C_D)        0.058    11.194    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.194    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 2.257ns (26.042%)  route 6.410ns (73.958%))
  Logic Levels:           16  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 11.127 - 10.000 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[4]
                         net (fo=2, routed)           0.689     2.357    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_101
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.400 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/O
                         net (fo=2, routed)           0.466     2.866    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33_n_0
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.909 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.471     3.381    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X134Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/DI[1]
    SLICE_X134Y126       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     3.643 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.719     4.361    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_5
    SLICE_X113Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/I2
    SLICE_X113Y124       LUT3 (Prop_lut3_I2_O)        0.128     4.489 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/O
                         net (fo=3, routed)           0.190     4.679    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11_n_0
    SLICE_X113Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/I3
    SLICE_X113Y123       LUT5 (Prop_lut5_I3_O)        0.136     4.815 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/O
                         net (fo=1, routed)           0.375     5.190    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3_n_0
    SLICE_X112Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[3]
    SLICE_X112Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     5.380 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.380    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X112Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X112Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.491 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[0]
                         net (fo=8, routed)           0.530     6.021    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/w_bias_d1_reg[9]_0[0]
    SLICE_X112Y121                                                    f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/I0
    SLICE_X112Y121       LUT3 (Prop_lut3_I0_O)        0.124     6.145 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/O
                         net (fo=1, routed)           0.000     6.145    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18_n_0
    SLICE_X112Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[0]
    SLICE_X112Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.404 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.839     7.243    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X115Y105       LUT5 (Prop_lut5_I3_O)        0.043     7.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.121     7.407    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X115Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.450 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.281     7.731    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X114Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.774 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.774    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X114Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X114Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X114Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.087 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.558     8.645    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X117Y120       LUT6 (Prop_lut6_I0_O)        0.128     8.773 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.346     9.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X120Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X120Y121       LUT4 (Prop_lut4_I0_O)        0.043     9.162 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.825     9.986    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X112Y103       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.125    11.127    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X112Y103       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_reg/C
                         clock pessimism              0.086    11.213    
                         clock uncertainty           -0.077    11.136    
    SLICE_X112Y103       FDCE (Setup_fdce_C_D)       -0.022    11.114    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_reg
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 0.302ns (3.393%)  route 8.598ns (96.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.428     1.430    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X46Y90         FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.259     1.689 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[6]/Q
                         net (fo=32, routed)          8.598    10.287    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[6]
    SLICE_X122Y24                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2[6]_i_1/I0
    SLICE_X122Y24        LUT4 (Prop_lut4_I0_O)        0.043    10.330 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2[6]_i_1/O
                         net (fo=1, routed)           0.000    10.330    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d1[6]
    SLICE_X122Y24        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.455    11.457    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X122Y24        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[6]/C
                         clock pessimism              0.015    11.472    
                         clock uncertainty           -0.077    11.395    
    SLICE_X122Y24        FDRE (Setup_fdre_C_D)        0.065    11.460    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_data_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 2.308ns (26.558%)  route 6.383ns (73.442%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 11.129 - 10.000 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.318     1.320    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    DSP48_X5Y52          DSP48E1                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y52          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.348     1.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[4]
                         net (fo=2, routed)           0.689     2.357    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0_n_101
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.400 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33/O
                         net (fo=2, routed)           0.466     2.866    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_33_n_0
    SLICE_X135Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/I1
    SLICE_X135Y126       LUT4 (Prop_lut4_I1_O)        0.043     2.909 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22/O
                         net (fo=2, routed)           0.471     3.381    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[11]_i_22_n_0
    SLICE_X134Y126                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/DI[1]
    SLICE_X134Y126       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     3.643 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.719     4.361    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_13_n_5
    SLICE_X113Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/I2
    SLICE_X113Y124       LUT3 (Prop_lut3_I2_O)        0.128     4.489 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11/O
                         net (fo=3, routed)           0.190     4.679    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_11_n_0
    SLICE_X113Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/I3
    SLICE_X113Y123       LUT5 (Prop_lut5_I3_O)        0.136     4.815 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3/O
                         net (fo=1, routed)           0.375     5.190    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[7]_i_3_n_0
    SLICE_X112Y123                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/DI[3]
    SLICE_X112Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     5.380 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.380    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[7]_i_2_n_0
    SLICE_X112Y124                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/CI
    SLICE_X112Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.491 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[11]_i_2/O[0]
                         net (fo=8, routed)           0.530     6.021    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/w_bias_d1_reg[9]_0[0]
    SLICE_X112Y121                                                    f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/I0
    SLICE_X112Y121       LUT3 (Prop_lut3_I0_O)        0.124     6.145 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18/O
                         net (fo=1, routed)           0.000     6.145    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_18_n_0
    SLICE_X112Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/S[0]
    SLICE_X112Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.404 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[3]
                         net (fo=21, routed)          0.839     7.243    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/I3
    SLICE_X115Y105       LUT5 (Prop_lut5_I3_O)        0.043     7.286 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=7, routed)           0.121     7.407    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X115Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/I4
    SLICE_X115Y105       LUT5 (Prop_lut5_I4_O)        0.043     7.450 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15/O
                         net (fo=1, routed)           0.281     7.731    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_15_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/I5
    SLICE_X114Y105       LUT6 (Prop_lut6_I5_O)        0.043     7.774 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5/O
                         net (fo=1, routed)           0.000     7.774    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_5_n_0
    SLICE_X114Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/S[3]
    SLICE_X114Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.954 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.954    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_3_n_0
    SLICE_X114Y106                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CI
    SLICE_X114Y106       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.087 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_reg_i_2/CO[0]
                         net (fo=3, routed)           0.558     8.645    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w1
    SLICE_X117Y120                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/I0
    SLICE_X117Y120       LUT6 (Prop_lut6_I0_O)        0.128     8.773 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2/O
                         net (fo=1, routed)           0.346     9.119    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_2_n_0
    SLICE_X120Y121                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/I0
    SLICE_X120Y121       LUT4 (Prop_lut4_I0_O)        0.043     9.162 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_1/O
                         net (fo=32, routed)          0.797     9.959    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_w
    SLICE_X117Y105                                                    r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[6]_i_1/I3
    SLICE_X117Y105       LUT4 (Prop_lut4_I3_O)        0.051    10.010 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.010    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_w[6]
    SLICE_X117Y105       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.127    11.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X117Y105       FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/C
                         clock pessimism              0.086    11.215    
                         clock uncertainty           -0.077    11.138    
    SLICE_X117Y105       FDPE (Setup_fdpe_C_D)        0.044    11.182    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 0.266ns (3.017%)  route 8.550ns (96.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 11.466 - 10.000 ) 
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.429     1.431    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X35Y90         FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.223     1.654 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[33]/Q
                         net (fo=32, routed)          8.550    10.204    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1[33]
    SLICE_X124Y31                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2[33]_i_1/I0
    SLICE_X124Y31        LUT4 (Prop_lut4_I0_O)        0.043    10.247 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2[33]_i_1/O
                         net (fo=1, routed)           0.000    10.247    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d1[33]
    SLICE_X124Y31        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.464    11.466    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X124Y31        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[33]/C
                         clock pessimism              0.015    11.481    
                         clock uncertainty           -0.077    11.404    
    SLICE_X124Y31        FDRE (Setup_fdre_C_D)        0.033    11.437    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[33]
  -------------------------------------------------------------------
                         required time                         11.437    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  1.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data0_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.296%)  route 0.154ns (60.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.566     0.568    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/core_clk
    SLICE_X116Y149       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       FDRE (Prop_fdre_C_Q)         0.100     0.668 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_data0_reg[1]/Q
                         net (fo=1, routed)           0.154     0.822    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/sc2mac_wt_data0[1]
    SLICE_X117Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data0_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.758     0.760    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/core_clk
    SLICE_X117Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data0_d1_reg[1]/C
                         clock pessimism              0.000     0.760    
    SLICE_X117Y150       FDRE (Hold_fdre_C_D)         0.032     0.792    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_data0_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.171%)  route 0.100ns (45.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.793     0.795    nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X34Y302        FDRE                                         r  nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y302        FDRE (Prop_fdre_C_Q)         0.118     0.913 r  nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][23]/Q
                         net (fo=2, routed)           0.100     1.013    nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/w_accum_mesg[0]
    SLICE_X34Y301        SRLC32E                                      r  nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.059     1.061    nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/aclk
    SLICE_X34Y301        SRLC32E                                      r  nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.252     0.809    
    SLICE_X34Y301        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.963    nvsmall_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.882%)  route 0.118ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.741     0.743    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/core_clk
    SLICE_X147Y280       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y280       FDCE (Prop_fdce_C_Q)         0.100     0.843 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/Q
                         net (fo=35, routed)          0.118     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/ADDRD5
    SLICE_X148Y279       RAMD64E                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.985     0.987    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/WCLK
    SLICE_X148Y279       RAMD64E                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.233     0.754    
    SLICE_X148Y279       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     0.910    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.882%)  route 0.118ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.741     0.743    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/core_clk
    SLICE_X147Y280       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y280       FDCE (Prop_fdce_C_Q)         0.100     0.843 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/Q
                         net (fo=35, routed)          0.118     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/ADDRD5
    SLICE_X148Y279       RAMD64E                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.985     0.987    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/WCLK
    SLICE_X148Y279       RAMD64E                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.233     0.754    
    SLICE_X148Y279       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     0.910    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.882%)  route 0.118ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.741     0.743    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/core_clk
    SLICE_X147Y280       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y280       FDCE (Prop_fdce_C_Q)         0.100     0.843 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/Q
                         net (fo=35, routed)          0.118     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/ADDRD5
    SLICE_X148Y279       RAMD64E                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.985     0.987    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/WCLK
    SLICE_X148Y279       RAMD64E                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.233     0.754    
    SLICE_X148Y279       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     0.910    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.882%)  route 0.118ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.743ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.741     0.743    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/core_clk
    SLICE_X147Y280       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y280       FDCE (Prop_fdce_C_Q)         0.100     0.843 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_adr_reg[5]/Q
                         net (fo=35, routed)          0.118     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/ADDRD5
    SLICE_X148Y279       RAMD64E                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.985     0.987    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/WCLK
    SLICE_X148Y279       RAMD64E                                      r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMD/CLK
                         clock pessimism             -0.233     0.754    
    SLICE_X148Y279       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     0.910    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.760ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.557     0.559    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/core_clk
    SLICE_X61Y101        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.100     0.659 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[52]/Q
                         net (fo=1, routed)           0.096     0.755    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_48_53/DIC0
    SLICE_X62Y100        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.758     0.760    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_48_53/WCLK
    SLICE_X62Y100        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_48_53/RAMC/CLK
                         clock pessimism             -0.187     0.573    
    SLICE_X62Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.702    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/M_reg_0_7_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/reg2dp_lut_le_slope_oflow_scale_sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.393%)  route 0.116ns (53.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.793     0.795    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/core_clk
    SLICE_X121Y300       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y300       FDCE (Prop_fdce_C_Q)         0.100     0.895 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/lut_le_slope_oflow_scale_reg[2]/Q
                         net (fo=2, routed)           0.116     1.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/reg2dp_lut_le_slope_oflow_scale_sync_reg[15]_0[2]
    SLICE_X122Y299       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/reg2dp_lut_le_slope_oflow_scale_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.961     0.963    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/core_clk
    SLICE_X122Y299       FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/reg2dp_lut_le_slope_oflow_scale_sync_reg[2]/C
                         clock pessimism             -0.048     0.915    
    SLICE_X122Y299       FDCE (Hold_fdce_C_D)         0.042     0.957    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/reg2dp_lut_le_slope_oflow_scale_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.990%)  route 0.096ns (49.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.532     0.534    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/core_clk
    SLICE_X60Y171        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y171        FDRE (Prop_fdre_C_Q)         0.100     0.634 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[34]/Q
                         net (fo=1, routed)           0.096     0.730    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/DIC0
    SLICE_X62Y171        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.736     0.738    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/WCLK
    SLICE_X62Y171        RAMD32                                       r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMC/CLK
                         clock pessimism             -0.192     0.546    
    SLICE_X62Y171        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.675    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg_0_7_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nvsmall_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.669     0.671    nvsmall_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X15Y240        FDRE                                         r  nvsmall_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y240        FDRE (Prop_fdre_C_Q)         0.100     0.771 r  nvsmall_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1066]/Q
                         net (fo=1, routed)           0.101     0.872    nvsmall_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIB0
    SLICE_X14Y238        RAMD32                                       r  nvsmall_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.894     0.896    nvsmall_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X14Y238        RAMD32                                       r  nvsmall_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.212     0.684    
    SLICE_X14Y238        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.816    nvsmall_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_nvsmall_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X2Y46      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X2Y52      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X5Y113     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X1Y49      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X1Y48      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X1Y52      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X2Y44      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X3Y45      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         10.000      7.228      DSP48_X1Y46      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X2Y16     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_02/M_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y249    nvsmall_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y249    nvsmall_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y249    nvsmall_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y249    nvsmall_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y249    nvsmall_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y249    nvsmall_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y249    nvsmall_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y249    nvsmall_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y250    nvsmall_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y250    nvsmall_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y240    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_nvsmall_clk_wiz_0_0
  To Clock:  clkfbout_nvsmall_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_nvsmall_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    nvsmall_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_100Mhz_nvsmall_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 0.302ns (3.463%)  route 8.420ns (96.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.259     1.663 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.271     1.934    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.977 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.149    10.126    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y38        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.470    11.472    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y38        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[6]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.077    11.395    
    SLICE_X131Y38        FDCE (Recov_fdce_C_CLR)     -0.212    11.183    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 0.302ns (3.463%)  route 8.420ns (96.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.259     1.663 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.271     1.934    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.977 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.149    10.126    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y38        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.470    11.472    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y38        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[7]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.077    11.395    
    SLICE_X131Y38        FDCE (Recov_fdce_C_CLR)     -0.212    11.183    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 0.302ns (3.463%)  route 8.420ns (96.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.259     1.663 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.271     1.934    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.977 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.149    10.126    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y38        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.470    11.472    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y38        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[3]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.077    11.395    
    SLICE_X131Y38        FDCE (Recov_fdce_C_CLR)     -0.212    11.183    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_addr_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.302ns (3.496%)  route 8.335ns (96.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.259     1.663 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.271     1.934    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.977 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.064    10.041    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_addr_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.471    11.473    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_addr_d1_reg[7]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.077    11.396    
    SLICE_X131Y39        FDCE (Recov_fdce_C_CLR)     -0.212    11.184    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_addr_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.302ns (3.496%)  route 8.335ns (96.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.259     1.663 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.271     1.934    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.977 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.064    10.041    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.471    11.473    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_en_d1_reg/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.077    11.396    
    SLICE_X131Y39        FDCE (Recov_fdce_C_CLR)     -0.212    11.184    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_wt_rd_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.302ns (3.496%)  route 8.335ns (96.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.259     1.663 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.271     1.934    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.977 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.064    10.041    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_wt_rd_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.471    11.473    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_wt_rd_en_d1_reg/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.077    11.396    
    SLICE_X131Y39        FDCE (Recov_fdce_C_CLR)     -0.212    11.184    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_wt_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_wt_rd_en_d2_reg/CLR
                            (recovery check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.302ns (3.496%)  route 8.335ns (96.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.259     1.663 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.271     1.934    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.977 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.064    10.041    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_wt_rd_en_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.471    11.473    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_wt_rd_en_d2_reg/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.077    11.396    
    SLICE_X131Y39        FDCE (Recov_fdce_C_CLR)     -0.212    11.184    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_wt_rd_en_d2_reg
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.302ns (3.496%)  route 8.335ns (96.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.259     1.663 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.271     1.934    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.977 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.064    10.041    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.471    11.473    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.077    11.396    
    SLICE_X131Y39        FDCE (Recov_fdce_C_CLR)     -0.212    11.184    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_addr_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.302ns (3.496%)  route 8.335ns (96.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.259     1.663 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.271     1.934    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.977 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.064    10.041    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X131Y39        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.471    11.473    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X131Y39        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.077    11.396    
    SLICE_X131Y39        FDCE (Recov_fdce_C_CLR)     -0.212    11.184    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@10.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 0.302ns (3.498%)  route 8.331ns (96.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.259     1.663 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.271     1.934    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.043     1.977 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       8.060    10.037    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X132Y38        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627    11.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737     7.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029     9.919    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.472    11.474    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X132Y38        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[0]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.077    11.397    
    SLICE_X132Y38        FDCE (Recov_fdce_C_CLR)     -0.212    11.185    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_addr_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  1.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_req_int_reg/CLR
                            (removal check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.146ns (28.031%)  route 0.375ns (71.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.118     0.743 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.107     0.850    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.878 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.268     1.146    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/gray_reg[0]
    SLICE_X63Y252        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_req_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.949     0.951    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/csb_clk
    SLICE_X63Y252        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_req_int_reg/C
                         clock pessimism             -0.028     0.923    
    SLICE_X63Y252        FDCE (Remov_fdce_C_CLR)     -0.069     0.854    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_req_int_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[22]/CLR
                            (removal check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.311%)  route 0.455ns (75.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.118     0.743 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.107     0.850    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.878 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.348     1.226    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X58Y256        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.949     0.951    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X58Y256        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[22]/C
                         clock pessimism             -0.028     0.923    
    SLICE_X58Y256        FDCE (Remov_fdce_C_CLR)     -0.050     0.873    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[26]/CLR
                            (removal check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.311%)  route 0.455ns (75.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.118     0.743 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.107     0.850    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.878 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.348     1.226    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X58Y256        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.949     0.951    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X58Y256        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[26]/C
                         clock pessimism             -0.028     0.923    
    SLICE_X58Y256        FDCE (Remov_fdce_C_CLR)     -0.050     0.873    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[27]/CLR
                            (removal check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.311%)  route 0.455ns (75.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.118     0.743 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.107     0.850    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.878 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.348     1.226    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X58Y256        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.949     0.951    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X58Y256        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[27]/C
                         clock pessimism             -0.028     0.923    
    SLICE_X58Y256        FDCE (Remov_fdce_C_CLR)     -0.050     0.873    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[29]/CLR
                            (removal check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.311%)  route 0.455ns (75.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.118     0.743 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.107     0.850    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.878 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.348     1.226    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X58Y256        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.949     0.951    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X58Y256        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[29]/C
                         clock pessimism             -0.028     0.923    
    SLICE_X58Y256        FDCE (Remov_fdce_C_CLR)     -0.050     0.873    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.311%)  route 0.455ns (75.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.118     0.743 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.107     0.850    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.878 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.348     1.226    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X58Y256        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.949     0.951    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X58Y256        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[2]/C
                         clock pessimism             -0.028     0.923    
    SLICE_X58Y256        FDCE (Remov_fdce_C_CLR)     -0.050     0.873    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.311%)  route 0.455ns (75.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.118     0.743 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.107     0.850    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.878 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.348     1.226    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X58Y256        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.949     0.951    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X58Y256        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[4]/C
                         clock pessimism             -0.028     0.923    
    SLICE_X58Y256        FDCE (Remov_fdce_C_CLR)     -0.050     0.873    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[8]/CLR
                            (removal check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.311%)  route 0.455ns (75.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.118     0.743 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.107     0.850    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.878 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.348     1.226    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X58Y256        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.949     0.951    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X58Y256        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[8]/C
                         clock pessimism             -0.028     0.923    
    SLICE_X58Y256        FDCE (Remov_fdce_C_CLR)     -0.050     0.873    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]/CLR
                            (removal check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.146ns (24.311%)  route 0.455ns (75.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.118     0.743 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.107     0.850    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.878 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.348     1.226    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X58Y256        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.949     0.951    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X58Y256        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]/C
                         clock pessimism             -0.028     0.923    
    SLICE_X58Y256        FDCE (Remov_fdce_C_CLR)     -0.050     0.873    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[13]/CLR
                            (removal check against rising-edge clock clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_100Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.146ns (20.850%)  route 0.554ns (79.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.623     0.625    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/csb_clk
    SLICE_X58Y246        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y246        FDCE (Prop_fdce_C_Q)         0.118     0.743 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.107     0.850    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X58Y246                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/I0
    SLICE_X58Y246        LUT1 (Prop_lut1_I0_O)        0.028     0.878 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_i_1/O
                         net (fo=73, routed)          0.447     1.325    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/gray_reg[0]
    SLICE_X58Y259        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.948     0.950    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb_clk
    SLICE_X58Y259        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[13]/C
                         clock pessimism             -0.028     0.922    
    SLICE_X58Y259        FDCE (Remov_fdce_C_CLR)     -0.050     0.872    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/nvdla2csb_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.453    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100Mhz_nvsmall_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.142ns  (logic 0.043ns (3.764%)  route 1.099ns (96.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.099     1.099    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y302                                                     f  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X37Y302        LUT1 (Prop_lut1_I0_O)        0.043     1.142 r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.142    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y302        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.499     1.501    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y302        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.028ns (4.420%)  route 0.605ns (95.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.605     0.605    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y302                                                     f  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X37Y302        LUT1 (Prop_lut1_I0_O)        0.028     0.633 r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.633    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y302        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.059     1.061    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y302        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_100Mhz_nvsmall_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.200ns  (logic 0.266ns (12.091%)  route 1.934ns (87.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.722     1.724    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y314        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y314        FDRE (Prop_fdre_C_Q)         0.223     1.947 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.934     3.881    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X57Y260                                                     f  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X57Y260        LUT1 (Prop_lut1_I0_O)        0.043     3.924 r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.924    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X57Y260        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.357     1.359    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X57Y260        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.601ns  (logic 0.266ns (44.275%)  route 0.335ns (55.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.722     1.724    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y314        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y314        FDRE (Prop_fdre_C_Q)         0.223     1.947 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.335     2.282    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X46Y314                                                     f  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X46Y314        LUT1 (Prop_lut1_I0_O)        0.043     2.325 r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.325    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X46Y314        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.493     1.495    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X46Y314        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.421%)  route 0.167ns (56.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.786     0.788    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y314        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y314        FDRE (Prop_fdre_C_Q)         0.100     0.888 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.167     1.055    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X46Y314                                                     f  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X46Y314        LUT1 (Prop_lut1_I0_O)        0.028     1.083 r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.083    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X46Y314        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       1.052     1.054    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X46Y314        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.128ns (10.757%)  route 1.062ns (89.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.786     0.788    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y314        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y314        FDRE (Prop_fdre_C_Q)         0.100     0.888 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.062     1.950    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X57Y260                                                     f  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X57Y260        LUT1 (Prop_lut1_I0_O)        0.028     1.978 r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.978    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X57Y260        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_100Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=94518, routed)       0.947     0.949    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X57Y260        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_nvsmall_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_nvsmall_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 0.093ns (2.302%)  route 3.947ns (97.698%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_nvsmall_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     6.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.040     2.747 f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.162     4.909    nvsmall_i/clk_wiz_0/inst/clkfbout_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     f  nvsmall_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.002 f  nvsmall_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.785     6.787    nvsmall_i/clk_wiz_0/inst/clkfbout_buf_nvsmall_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_nvsmall_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 0.026ns (1.529%)  route 1.674ns (98.471%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clkfbout_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     r  nvsmall_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.720     0.722    nvsmall_i/clk_wiz_0/inst/clkfbout_buf_nvsmall_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





