--------------------------------------
--Design Unit :	分频器1
--File Name		:	div_clk1.vhd
--Description	:	实现主时钟的分频，用于按键的接入
--Limitations	: none
--System			:	VHDL 93
--Author			:	Xiao Cheng
--Revision		: Version 1.0 2016-10-26
---------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity div_clk1 is
port
	(
	clk:in std_logic;
	clk_1:out std_logic	;
	clk_12:out std_logic
	);
end div_clk1;

architecture div_arc of div_clk1 is
    signal count:integer range 0 to 80:=0;
	signal clk_1_sig:std_logic;
begin
	p:process(clk)
	begin
		if clk'event and clk = '1' then
			if count = 80 then count <=0 ;clk_1_sig <= not clk_1_sig;
			else count <= count+1;
			end if;
		end if;
	clk_1 <= clk_1_sig;
	clk_12 <= clk_1_sig;
	end process p;
end div_arc;
