// Seed: 3094534040
module module_0;
  always
    if (1)
      `define pp_1 0
  assign `pp_1 = -1;
  tri1 id_2, id_3;
  wire id_4, id_5;
  assign `pp_1 = -1;
  assign id_2  = 1;
  wire id_6, id_7, id_8;
endmodule
module module_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  inout reg id_6;
  inout wire _id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always
    id_6#(
        .id_3(1 + 1),
        .id_6(-1 - 1),
        .id_4(1),
        .id_3(1),
        .id_4(-1),
        .id_6(-1),
        .id_3(1),
        .id_5(-1)
    ) = (-1);
  assign id_1 = id_3;
  wire [id_5 : -1] id_7;
endmodule
