// Seed: 1301208762
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri id_3 = 1, id_4;
  logic [7:0] id_5;
  supply1 id_6, id_7;
  wire id_8 = id_8;
  always @(posedge 1) begin : id_9
    if (~id_6) begin
      id_9 <= id_5[1];
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin
    id_2 <= 1;
    id_1 += id_3 & (1'b0);
  end
  module_0(
      id_3, id_1
  );
endmodule
