set SynModuleInfo {
  {SRCNAME Crypto1_Pipeline_INTT_COL_LOOP MODELNAME Crypto1_Pipeline_INTT_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_INTT_COL_LOOP
    SUBMODULES {
      {MODELNAME Crypto1_mux_8_3_32_1_1 RTLNAME Crypto1_mux_8_3_32_1_1 BINDTYPE op TYPE mux IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_flow_control_loop_pipe_sequential_init RTLNAME Crypto1_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME Crypto1_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME generate_input_index MODELNAME generate_input_index RTLNAME Crypto1_generate_input_index}
  {SRCNAME generate_output_index MODELNAME generate_output_index RTLNAME Crypto1_generate_output_index}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_386_7 MODELNAME Crypto1_Pipeline_VITIS_LOOP_386_7 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_7
    SUBMODULES {
      {MODELNAME Crypto1_mux_4_2_32_1_1 RTLNAME Crypto1_mux_4_2_32_1_1 BINDTYPE op TYPE mux IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME MUL_MOD MODELNAME MUL_MOD RTLNAME Crypto1_MUL_MOD
    SUBMODULES {
      {MODELNAME Crypto1_mul_16ns_16ns_32_1_0 RTLNAME Crypto1_mul_16ns_16ns_32_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_mux_3_2_20_1_0 RTLNAME Crypto1_mux_3_2_20_1_0 BINDTYPE op TYPE mux IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_mux_3_2_31_1_0 RTLNAME Crypto1_mux_3_2_31_1_0 BINDTYPE op TYPE mux IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_mul_15ns_16ns_31_1_0 RTLNAME Crypto1_mul_15ns_16ns_31_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0 RTLNAME Crypto1_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0 BINDTYPE op TYPE all IMPL dsp48 LATENCY 3 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME Configurable_PE.2 MODELNAME Configurable_PE_2 RTLNAME Crypto1_Configurable_PE_2}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_411_11 MODELNAME Crypto1_Pipeline_VITIS_LOOP_411_11 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_11}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_421_12 MODELNAME Crypto1_Pipeline_VITIS_LOOP_421_12 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_12}
  {SRCNAME Crypto1_Pipeline_INTT_COL_LOOP19 MODELNAME Crypto1_Pipeline_INTT_COL_LOOP19 RTLNAME Crypto1_Crypto1_Pipeline_INTT_COL_LOOP19}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_386_720 MODELNAME Crypto1_Pipeline_VITIS_LOOP_386_720 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_720}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_411_1121 MODELNAME Crypto1_Pipeline_VITIS_LOOP_411_1121 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1121}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_421_1222 MODELNAME Crypto1_Pipeline_VITIS_LOOP_421_1222 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1222}
  {SRCNAME Crypto1_Pipeline_INTT_COL_LOOP23 MODELNAME Crypto1_Pipeline_INTT_COL_LOOP23 RTLNAME Crypto1_Crypto1_Pipeline_INTT_COL_LOOP23}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_386_724 MODELNAME Crypto1_Pipeline_VITIS_LOOP_386_724 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_724}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_411_1125 MODELNAME Crypto1_Pipeline_VITIS_LOOP_411_1125 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_411_1125}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_421_1226 MODELNAME Crypto1_Pipeline_VITIS_LOOP_421_1226 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1226}
  {SRCNAME Crypto1_Pipeline_NTT_COL_LOOP MODELNAME Crypto1_Pipeline_NTT_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_NTT_COL_LOOP}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_311_1 MODELNAME Crypto1_Pipeline_VITIS_LOOP_311_1 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_1}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_333_5 MODELNAME Crypto1_Pipeline_VITIS_LOOP_333_5 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_5}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_342_6 MODELNAME Crypto1_Pipeline_VITIS_LOOP_342_6 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_6}
  {SRCNAME Crypto1_Pipeline_NTT_COL_LOOP11 MODELNAME Crypto1_Pipeline_NTT_COL_LOOP11 RTLNAME Crypto1_Crypto1_Pipeline_NTT_COL_LOOP11}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_311_112 MODELNAME Crypto1_Pipeline_VITIS_LOOP_311_112 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_112}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_333_513 MODELNAME Crypto1_Pipeline_VITIS_LOOP_333_513 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_513}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_342_614 MODELNAME Crypto1_Pipeline_VITIS_LOOP_342_614 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_614}
  {SRCNAME Crypto1_Pipeline_NTT_COL_LOOP15 MODELNAME Crypto1_Pipeline_NTT_COL_LOOP15 RTLNAME Crypto1_Crypto1_Pipeline_NTT_COL_LOOP15}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_311_116 MODELNAME Crypto1_Pipeline_VITIS_LOOP_311_116 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_116}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_333_517 MODELNAME Crypto1_Pipeline_VITIS_LOOP_333_517 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_333_517}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_342_618 MODELNAME Crypto1_Pipeline_VITIS_LOOP_342_618 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_618}
  {SRCNAME MUL_MOD.3 MODELNAME MUL_MOD_3 RTLNAME Crypto1_MUL_MOD_3}
  {SRCNAME Configurable_PE MODELNAME Configurable_PE RTLNAME Crypto1_Configurable_PE}
  {SRCNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP MODELNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP}
  {SRCNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 MODELNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9 RTLNAME Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9}
  {SRCNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 MODELNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10 RTLNAME Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10}
  {SRCNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP MODELNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP}
  {SRCNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 MODELNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7 RTLNAME Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7}
  {SRCNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 MODELNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8 RTLNAME Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8}
  {SRCNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP MODELNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP}
  {SRCNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 MODELNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5 RTLNAME Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5}
  {SRCNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 MODELNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 RTLNAME Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6}
  {SRCNAME Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP MODELNAME Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP}
  {SRCNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP MODELNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP}
  {SRCNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 MODELNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 RTLNAME Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3}
  {SRCNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 MODELNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 RTLNAME Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4}
  {SRCNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP MODELNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP}
  {SRCNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 MODELNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 RTLNAME Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1}
  {SRCNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 MODELNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 RTLNAME Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2}
  {SRCNAME Crypto1 MODELNAME Crypto1 RTLNAME Crypto1 IS_TOP 1
    SUBMODULES {
      {MODELNAME Crypto1_mul_6ns_10s_10_1_1 RTLNAME Crypto1_mul_6ns_10s_10_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_DataRAM_RAM_AUTO_1R1W RTLNAME Crypto1_DataRAM_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W RTLNAME Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_ReadAddr_RAM_AUTO_1R1W RTLNAME Crypto1_ReadAddr_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_ReadData_RAM_AUTO_1R1W RTLNAME Crypto1_ReadData_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_InputIndex_RAM_AUTO_1R1W RTLNAME Crypto1_InputIndex_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_control_s_axi RTLNAME Crypto1_control_s_axi BINDTYPE interface TYPE interface_s_axilite}
      {MODELNAME Crypto1_regslice_both RTLNAME Crypto1_regslice_both BINDTYPE interface TYPE interface_regslice INSTNAME Crypto1_regslice_both_U}
    }
  }
}
