#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 23 16:09:13 2022
# Process ID: 21032
# Current directory: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15204 C:\Users\Beyazit\vivadoprojects\labs\LAB4V1\multiplier_ip\ip_repo\edit_multiplier_ip_v1_0.xpr
# Log file: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/vivado.log
# Journal file: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/edit_multiplier_ip_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xlinx/Vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0/component.xml
set_property supported_families {zynq Pre-Production zynq Beta} [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipgui::add_param -name {LED_WIDTH} -component [ipx::current_core] -display_name {Led Width} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0'
close_project
open_project C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xlinx/Vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 930.625 ; gain = 67.844
set_property  ip_repo_paths  C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:multiplier_ip:1.0 multiplier_ip_0
endgroup
set_property name multiplier_ip [get_bd_cells multiplier_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins multiplier_ip/S_AXI]
</multiplier_ip/S_AXI/S_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells multiplier_ip]
make_bd_intf_pins_external  [get_bd_cells multiplier_ip]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
add_files -fileset constrs_1 -norecurse C:/Users/Beyazit/Downloads/lab4_zedboard.xdc
import_files -fileset constrs_1 C:/Users/Beyazit/Downloads/lab4_zedboard.xdc
generate_target all [get_files  C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd]
Wrote  : <C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiplier_ip .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_multiplier_ip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 5 {system_xbar_0_synth_1 system_multiplier_ip_0_0_synth_1 system_auto_pc_0_synth_1}
[Wed Mar 23 16:34:06 2022] Launched system_xbar_0_synth_1, system_multiplier_ip_0_0_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/system_xbar_0_synth_1/runme.log
system_multiplier_ip_0_0_synth_1: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/system_multiplier_ip_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/system_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.ip_user_files -ipstatic_source_dir C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.cache/compile_simlib/modelsim} {questa=C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.cache/compile_simlib/questa} {riviera=C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.cache/compile_simlib/riviera} {activehdl=C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
[Wed Mar 23 16:34:40 2022] Launched system_xbar_0_synth_1, system_multiplier_ip_0_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/system_xbar_0_synth_1/runme.log
system_multiplier_ip_0_0_synth_1: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/system_multiplier_ip_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/system_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/synth_1/runme.log
[Wed Mar 23 16:34:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/impl_1/runme.log
set_property target_constrs_file C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/constrs_1/imports/Downloads/lab4_zedboard.xdc [current_fileset -constrset]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar 23 16:44:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp4/system_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp4/system_wrapper_board.xdc]
Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp4/system_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp4/system_wrapper_early.xdc]
Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp4/system_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp4/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1565.129 ; gain = 1.734
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1565.129 ; gain = 1.734
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1668.480 ; gain = 383.391
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd}
set_property name LED_out [get_bd_ports LED_out_0]
save_bd_design
Wrote  : <C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
Wrote  : <C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiplier_ip .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = fade8883dc31f5db; cache size = 2.104 MB.
[Wed Mar 23 16:47:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/synth_1/runme.log
[Wed Mar 23 16:47:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2166.574 ; gain = 29.336
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp13/system_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp13/system_wrapper_board.xdc]
Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp13/system_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp13/system_wrapper_early.xdc]
Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp13/system_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/.Xil/Vivado-21032-DESKTOP-1RRF1ME/dcp13/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 2174.262 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 2174.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 17:00:13 2022...
