  # Lab_01

  ## Compiling verilog file/s

      $ vcs filename.v -full64 -debug_pp

  ## VCS Simulation Report/Running the Simulation

      $ ./simv

  ## Viewing Waveform results

      $ dve -full64 &


  # Lab_02 

  ## Set up DC Shell environment

      $ set_app_var search_path "$search_path mapped lib cons rtl"
      $ set_app_var target_library saed90nm_typ.db
      $ set_app_var link_library "* $target_library"

  ## Running DC shell

      $ dc_shell -64bit

  ## Viewing the schematic

      $ dc_shell -64bit
      $ gui_start

  ## Functional Verification of Synthesized Design
  Compile the mapped file with the testbench instead of the original Verilog source file 

  ### append a timescale directive to the mapped verilog file

      $ `timescale 1ns/1ps

  ### add additional timing information generated by synthesis process to the testbench file, usually found in *sim* folder

      $ $vcdpluson;
      $ $sdf_annotate("../mapped/updown_mapped.sdf", UUT);

  ### compile the mapped verilog file with the testbench and the library

      $ cd sim
      $ vcs ../mapped/updown_mapped.v ../lib/saed90nm.v tb_updown.v -full64 -debug_pp +neg_tchk -R -l vcs.log

  ### run the DVE and open tb_updown.v database

      $ dve -full64 &


  # Lab_02b 
  good practices in using VCS

  ## Compile and Run simulation

      $ vcs -f ../scripts/sources.f -full64 +v2k -R -debug_pp

  # VCS Parameters
  * -f : file contain the path of the target files
  * -R : run ./simv (stealth) after compilation

