

================================================================
== Vivado HLS Report for 'Loop_disparityMap_la'
================================================================
* Date:           Sat Aug  1 16:45:56 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.451|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- disparityMap_label1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + disparityMap_label1.1  |    ?|    ?|         2|          2|          2|     ?|    yes   |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
3 --> 
	5  / (exitcond2_i)
	4  / (!exitcond2_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read126 = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %p_read1)"   --->   Operation 7 'read' 'p_read126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)"   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows_V)"   --->   Operation 9 'read' 'rows_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ 0, %entry ], [ %r, %1 ]"   --->   Operation 11 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul = phi i41 [ 0, %entry ], [ %next_mul, %1 ]"   --->   Operation 12 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = trunc i41 %phi_mul to i18"   --->   Operation 13 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.90ns)   --->   "%next_mul = add i41 360, %phi_mul"   --->   Operation 14 'add' 'next_mul' <Predicate = true> <Delay = 2.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%exitcond_i = icmp eq i32 %i_op_assign, %rows_V_read" [stereo_2020/disparity_map.cpp:49]   --->   Operation 15 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%r = add nsw i32 1, %i_op_assign" [stereo_2020/disparity_map.cpp:49]   --->   Operation 16 'add' 'r' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %Loop_disparityMap_label1_proc.exit, label %3" [stereo_2020/disparity_map.cpp:49]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str11) nounwind" [stereo_2020/disparity_map.cpp:49]   --->   Operation 18 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_8_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str11)" [stereo_2020/disparity_map.cpp:49]   --->   Operation 19 'specregionbegin' 'tmp_8_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:50]   --->   Operation 20 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %2" [stereo_2020/disparity_map.cpp:50]   --->   Operation 21 'br' <Predicate = (!exitcond_i)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 22 'ret' <Predicate = (exitcond_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i31 [ 0, %3 ], [ %c, %4 ]"   --->   Operation 23 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%lftr_wideiv_cast_i = zext i31 %i_op_assign_1 to i32" [stereo_2020/disparity_map.cpp:50]   --->   Operation 24 'zext' 'lftr_wideiv_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.47ns)   --->   "%exitcond2_i = icmp eq i32 %lftr_wideiv_cast_i, %p_read_1" [stereo_2020/disparity_map.cpp:50]   --->   Operation 25 'icmp' 'exitcond2_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (2.52ns)   --->   "%c = add i31 %i_op_assign_1, 1" [stereo_2020/disparity_map.cpp:58]   --->   Operation 26 'add' 'c' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i, label %1, label %4" [stereo_2020/disparity_map.cpp:50]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_2)   --->   "%tmp_6 = trunc i31 %i_op_assign_1 to i17" [stereo_2020/disparity_map.cpp:58]   --->   Operation 28 'trunc' 'tmp_6' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i31 %i_op_assign_1 to i17" [stereo_2020/disparity_map.cpp:58]   --->   Operation 29 'trunc' 'tmp_7' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_22_i_cast = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_7, i1 false)" [stereo_2020/disparity_map.cpp:54]   --->   Operation 30 'bitconcatenate' 'tmp_22_i_cast' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.13ns)   --->   "%tmp_1 = add i18 %tmp_22_i_cast, %tmp" [stereo_2020/disparity_map.cpp:54]   --->   Operation 31 'add' 'tmp_1' <Predicate = (!exitcond2_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_2)   --->   "%tmp_9 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_6, i1 false)" [stereo_2020/disparity_map.cpp:55]   --->   Operation 32 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_2)   --->   "%tmp_10 = or i18 %tmp_9, 1" [stereo_2020/disparity_map.cpp:55]   --->   Operation 33 'or' 'tmp_10' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.13ns) (out node of the LUT)   --->   "%tmp_2 = add i18 %tmp_10, %tmp" [stereo_2020/disparity_map.cpp:55]   --->   Operation 34 'add' 'tmp_2' <Predicate = (!exitcond2_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [stereo_2020/disparity_map.cpp:51]   --->   Operation 35 'specregionbegin' 'tmp_11_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:52]   --->   Operation 36 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%dat_V = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_stream_data_V)" [stereo_2020/disparity_map.cpp:53]   --->   Operation 37 'read' 'dat_V' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i18 %tmp_1 to i64" [stereo_2020/disparity_map.cpp:54]   --->   Operation 38 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%leftImage_in_V_addr = getelementptr [97200 x i8]* %leftImage_in_V, i64 0, i64 %tmp_1_cast" [stereo_2020/disparity_map.cpp:54]   --->   Operation 39 'getelementptr' 'leftImage_in_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%rightImage_in_V_addr = getelementptr [97200 x i8]* %rightImage_in_V, i64 0, i64 %tmp_1_cast" [stereo_2020/disparity_map.cpp:56]   --->   Operation 40 'getelementptr' 'rightImage_in_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i32 %dat_V to i8" [stereo_2020/disparity_map.cpp:54]   --->   Operation 41 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (3.25ns)   --->   "store i8 %tmp_8, i8* %leftImage_in_V_addr, align 2" [stereo_2020/disparity_map.cpp:54]   --->   Operation 42 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 97200> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i18 %tmp_2 to i64" [stereo_2020/disparity_map.cpp:55]   --->   Operation 43 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%leftImage_in_V_addr_1 = getelementptr [97200 x i8]* %leftImage_in_V, i64 0, i64 %tmp_2_cast" [stereo_2020/disparity_map.cpp:55]   --->   Operation 44 'getelementptr' 'leftImage_in_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%rightImage_in_V_addr_1 = getelementptr [97200 x i8]* %rightImage_in_V, i64 0, i64 %tmp_2_cast" [stereo_2020/disparity_map.cpp:57]   --->   Operation 45 'getelementptr' 'rightImage_in_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_1_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V, i32 8, i32 15)" [stereo_2020/disparity_map.cpp:55]   --->   Operation 46 'partselect' 'p_Result_1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (3.25ns)   --->   "store i8 %p_Result_1_i, i8* %leftImage_in_V_addr_1, align 1" [stereo_2020/disparity_map.cpp:55]   --->   Operation 47 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 97200> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V, i32 16, i32 23)" [stereo_2020/disparity_map.cpp:56]   --->   Operation 48 'partselect' 'p_Result_2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.25ns)   --->   "store i8 %p_Result_2_i, i8* %rightImage_in_V_addr, align 2" [stereo_2020/disparity_map.cpp:56]   --->   Operation 49 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 97200> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_3_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V, i32 24, i32 31)" [stereo_2020/disparity_map.cpp:57]   --->   Operation 50 'partselect' 'p_Result_3_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (3.25ns)   --->   "store i8 %p_Result_3_i, i8* %rightImage_in_V_addr_1, align 1" [stereo_2020/disparity_map.cpp:57]   --->   Operation 51 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 97200> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_11_i)" [stereo_2020/disparity_map.cpp:59]   --->   Operation 52 'specregionend' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %2" [stereo_2020/disparity_map.cpp:50]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str11, i32 %tmp_8_i)" [stereo_2020/disparity_map.cpp:60]   --->   Operation 54 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %0" [stereo_2020/disparity_map.cpp:49]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ in_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leftImage_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ rightImage_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6             (specinterface  ) [ 000000]
p_read126              (read           ) [ 000000]
p_read_1               (read           ) [ 001111]
rows_V_read            (read           ) [ 001111]
StgValue_10            (br             ) [ 011111]
i_op_assign            (phi            ) [ 001000]
phi_mul                (phi            ) [ 001000]
tmp                    (trunc          ) [ 000110]
next_mul               (add            ) [ 011111]
exitcond_i             (icmp           ) [ 001111]
r                      (add            ) [ 011111]
StgValue_17            (br             ) [ 000000]
StgValue_18            (specloopname   ) [ 000000]
tmp_8_i                (specregionbegin) [ 000111]
StgValue_20            (specpipeline   ) [ 000000]
StgValue_21            (br             ) [ 001111]
StgValue_22            (ret            ) [ 000000]
i_op_assign_1          (phi            ) [ 000100]
lftr_wideiv_cast_i     (zext           ) [ 000000]
exitcond2_i            (icmp           ) [ 001111]
c                      (add            ) [ 001111]
StgValue_27            (br             ) [ 000000]
tmp_6                  (trunc          ) [ 000000]
tmp_7                  (trunc          ) [ 000000]
tmp_22_i_cast          (bitconcatenate ) [ 000000]
tmp_1                  (add            ) [ 000010]
tmp_9                  (bitconcatenate ) [ 000000]
tmp_10                 (or             ) [ 000000]
tmp_2                  (add            ) [ 000010]
tmp_11_i               (specregionbegin) [ 000000]
StgValue_36            (specpipeline   ) [ 000000]
dat_V                  (read           ) [ 000000]
tmp_1_cast             (zext           ) [ 000000]
leftImage_in_V_addr    (getelementptr  ) [ 000000]
rightImage_in_V_addr   (getelementptr  ) [ 000000]
tmp_8                  (trunc          ) [ 000000]
StgValue_42            (store          ) [ 000000]
tmp_2_cast             (zext           ) [ 000000]
leftImage_in_V_addr_1  (getelementptr  ) [ 000000]
rightImage_in_V_addr_1 (getelementptr  ) [ 000000]
p_Result_1_i           (partselect     ) [ 000000]
StgValue_47            (store          ) [ 000000]
p_Result_2_i           (partselect     ) [ 000000]
StgValue_49            (store          ) [ 000000]
p_Result_3_i           (partselect     ) [ 000000]
StgValue_51            (store          ) [ 000000]
empty_106              (specregionend  ) [ 000000]
StgValue_53            (br             ) [ 001111]
empty                  (specregionend  ) [ 000000]
StgValue_55            (br             ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="leftImage_in_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leftImage_in_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rightImage_in_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rightImage_in_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i17.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_read126_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="63" slack="0"/>
<pin id="80" dir="0" index="1" bw="63" slack="0"/>
<pin id="81" dir="1" index="2" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read126/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="rows_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="dat_V_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dat_V/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="leftImage_in_V_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="18" slack="0"/>
<pin id="106" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="leftImage_in_V_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="rightImage_in_V_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="18" slack="0"/>
<pin id="113" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rightImage_in_V_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="17" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="136" dir="0" index="4" bw="17" slack="0"/>
<pin id="137" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="139" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/4 StgValue_47/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="leftImage_in_V_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="18" slack="0"/>
<pin id="126" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="leftImage_in_V_addr_1/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="rightImage_in_V_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="18" slack="0"/>
<pin id="133" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rightImage_in_V_addr_1/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="17" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="17" slack="0"/>
<pin id="148" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="150" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/4 StgValue_51/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_op_assign_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_op_assign_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="phi_mul_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="41" slack="1"/>
<pin id="165" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="phi_mul_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="41" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_op_assign_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="31" slack="1"/>
<pin id="176" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_op_assign_1_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="31" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="41" slack="0"/>
<pin id="187" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="next_mul_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="41" slack="0"/>
<pin id="192" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="exitcond_i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="lftr_wideiv_cast_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lftr_wideiv_cast_i/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exitcond2_i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="c_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="0"/>
<pin id="223" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_7_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="0"/>
<pin id="227" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_22_i_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="0"/>
<pin id="231" dir="0" index="1" bw="17" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22_i_cast/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="18" slack="0"/>
<pin id="239" dir="0" index="1" bw="18" slack="1"/>
<pin id="240" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_9_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="18" slack="0"/>
<pin id="244" dir="0" index="1" bw="17" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_10_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="18" slack="0"/>
<pin id="258" dir="0" index="1" bw="18" slack="1"/>
<pin id="259" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_1_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="18" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_8_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_2_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="18" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Result_1_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="0" index="3" bw="5" slack="0"/>
<pin id="281" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Result_2_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="0" index="3" bw="6" slack="0"/>
<pin id="292" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Result_3_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i/4 "/>
</bind>
</comp>

<comp id="309" class="1005" name="p_read_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2"/>
<pin id="311" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="rows_V_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_V_read "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="18" slack="1"/>
<pin id="321" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="325" class="1005" name="next_mul_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="41" slack="0"/>
<pin id="327" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="330" class="1005" name="exitcond_i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="334" class="1005" name="r_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="342" class="1005" name="c_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="31" slack="0"/>
<pin id="344" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="18" slack="1"/>
<pin id="349" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_2_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="18" slack="1"/>
<pin id="354" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="102" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="122" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="146"><net_src comp="109" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="129" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="167" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="167" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="156" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="156" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="178" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="178" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="178" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="178" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="221" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="269"><net_src comp="96" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="96" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="286"><net_src comp="276" pin="4"/><net_sink comp="116" pin=4"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="96" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="297"><net_src comp="287" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="304"><net_src comp="62" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="96" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="72" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="74" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="308"><net_src comp="298" pin="4"/><net_sink comp="141" pin=4"/></net>

<net id="312"><net_src comp="84" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="317"><net_src comp="90" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="322"><net_src comp="185" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="328"><net_src comp="189" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="333"><net_src comp="195" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="200" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="345"><net_src comp="215" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="350"><net_src comp="237" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="355"><net_src comp="256" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="271" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: leftImage_in_V | {4 }
	Port: rightImage_in_V | {4 }
 - Input state : 
	Port: Loop_disparityMap_la : rows_V | {1 }
	Port: Loop_disparityMap_la : in_stream_data_V | {4 }
	Port: Loop_disparityMap_la : p_read | {1 }
	Port: Loop_disparityMap_la : p_read1 | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		next_mul : 1
		exitcond_i : 1
		r : 1
		StgValue_17 : 2
	State 3
		lftr_wideiv_cast_i : 1
		exitcond2_i : 2
		c : 1
		StgValue_27 : 3
		tmp_6 : 1
		tmp_7 : 1
		tmp_22_i_cast : 2
		tmp_1 : 3
		tmp_9 : 2
		tmp_10 : 3
		tmp_2 : 3
	State 4
		leftImage_in_V_addr : 1
		rightImage_in_V_addr : 1
		StgValue_42 : 2
		leftImage_in_V_addr_1 : 1
		rightImage_in_V_addr_1 : 1
		StgValue_47 : 2
		StgValue_49 : 2
		StgValue_51 : 2
		empty_106 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      next_mul_fu_189      |    0    |    48   |
|          |          r_fu_200         |    0    |    39   |
|    add   |          c_fu_215         |    0    |    38   |
|          |        tmp_1_fu_237       |    0    |    25   |
|          |        tmp_2_fu_256       |    0    |    25   |
|----------|---------------------------|---------|---------|
|   icmp   |     exitcond_i_fu_195     |    0    |    18   |
|          |     exitcond2_i_fu_210    |    0    |    18   |
|----------|---------------------------|---------|---------|
|          |    p_read126_read_fu_78   |    0    |    0    |
|   read   |    p_read_1_read_fu_84    |    0    |    0    |
|          |   rows_V_read_read_fu_90  |    0    |    0    |
|          |      dat_V_read_fu_96     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_185        |    0    |    0    |
|   trunc  |        tmp_6_fu_221       |    0    |    0    |
|          |        tmp_7_fu_225       |    0    |    0    |
|          |        tmp_8_fu_266       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          | lftr_wideiv_cast_i_fu_206 |    0    |    0    |
|   zext   |     tmp_1_cast_fu_261     |    0    |    0    |
|          |     tmp_2_cast_fu_271     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|    tmp_22_i_cast_fu_229   |    0    |    0    |
|          |        tmp_9_fu_242       |    0    |    0    |
|----------|---------------------------|---------|---------|
|    or    |       tmp_10_fu_250       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    p_Result_1_i_fu_276    |    0    |    0    |
|partselect|    p_Result_2_i_fu_287    |    0    |    0    |
|          |    p_Result_3_i_fu_298    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   211   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      c_reg_342      |   31   |
|  exitcond_i_reg_330 |    1   |
|i_op_assign_1_reg_174|   31   |
| i_op_assign_reg_152 |   32   |
|   next_mul_reg_325  |   41   |
|   p_read_1_reg_309  |   32   |
|   phi_mul_reg_163   |   41   |
|      r_reg_334      |   32   |
| rows_V_read_reg_314 |   32   |
|    tmp_1_reg_347    |   18   |
|    tmp_2_reg_352    |   18   |
|     tmp_reg_319     |   18   |
+---------------------+--------+
|        Total        |   327  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   211  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   327  |    -   |
+-----------+--------+--------+
|   Total   |   327  |   211  |
+-----------+--------+--------+
