Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/serge/Vanier/courses/Old_program/247-503-VA_Integrated_Circuits_PLDs/projects/Basys2/Labs/lab_Intro_to_Basys2_/circuits_top_isim_beh.exe -prj C:/serge/Vanier/courses/Old_program/247-503-VA_Integrated_Circuits_PLDs/projects/Basys2/Labs/lab_Intro_to_Basys2_/circuits_top_beh.prj work.circuits_top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/serge/Vanier/courses/Old_program/247-503-VA_Integrated_Circuits_PLDs/projects/Basys2/Labs/lab_Intro_to_Basys2_/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module test
Compiling module circuits_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\circuits_top_isim_beh.exe.sim\libPortability.dll".
Compiled 3 Verilog Units
Built simulation executable C:/serge/Vanier/courses/Old_program/247-503-VA_Integrated_Circuits_PLDs/projects/Basys2/Labs/lab_Intro_to_Basys2_/circuits_top_isim_beh.exe
Fuse Memory Usage: 27616 KB
Fuse CPU Usage: 717 ms
