-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity digitrec is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V : IN STD_LOGIC_VECTOR (48 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of digitrec is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "digitrec,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=13.536100,HLS_SYN_LAT=1808,HLS_SYN_TPT=none,HLS_SYN_MEM=480,HLS_SYN_DSP=0,HLS_SYN_FF=859,HLS_SYN_LUT=3056}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_st6_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st7_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv11_708 : STD_LOGIC_VECTOR (10 downto 0) := "11100001000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv12_708 : STD_LOGIC_VECTOR (11 downto 0) := "011100001000";
    constant ap_const_lv13_E10 : STD_LOGIC_VECTOR (12 downto 0) := "0111000010000";
    constant ap_const_lv13_1518 : STD_LOGIC_VECTOR (12 downto 0) := "1010100011000";
    constant ap_const_lv14_1C20 : STD_LOGIC_VECTOR (13 downto 0) := "01110000100000";
    constant ap_const_lv14_2328 : STD_LOGIC_VECTOR (13 downto 0) := "10001100101000";
    constant ap_const_lv14_2A30 : STD_LOGIC_VECTOR (13 downto 0) := "10101000110000";
    constant ap_const_lv13_1138 : STD_LOGIC_VECTOR (12 downto 0) := "1000100111000";
    constant ap_const_lv12_840 : STD_LOGIC_VECTOR (11 downto 0) := "100001000000";
    constant ap_const_lv15_3F48 : STD_LOGIC_VECTOR (14 downto 0) := "011111101001000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_19 : BOOLEAN;
    signal training_data_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce0 : STD_LOGIC;
    signal training_data_V_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce1 : STD_LOGIC;
    signal training_data_V_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address2 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce2 : STD_LOGIC;
    signal training_data_V_q2 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address3 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce3 : STD_LOGIC;
    signal training_data_V_q3 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address4 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce4 : STD_LOGIC;
    signal training_data_V_q4 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address5 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce5 : STD_LOGIC;
    signal training_data_V_q5 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address6 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce6 : STD_LOGIC;
    signal training_data_V_q6 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address7 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce7 : STD_LOGIC;
    signal training_data_V_q7 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address8 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce8 : STD_LOGIC;
    signal training_data_V_q8 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address9 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce9 : STD_LOGIC;
    signal training_data_V_q9 : STD_LOGIC_VECTOR (47 downto 0);
    signal i4_reg_347 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond3_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_reg_1296 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_85 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_708_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal training_data_V_load_reg_1355 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_1_reg_1360 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_2_reg_1365 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_3_reg_1370 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_4_reg_1375 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_5_reg_1380 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_6_reg_1385 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_7_reg_1390 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_8_reg_1395 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_9_reg_1400 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_2 : STD_LOGIC;
    signal ap_sig_144 : BOOLEAN;
    signal grp_digitrec_knn_vote_fu_358_ap_start : STD_LOGIC;
    signal grp_digitrec_knn_vote_fu_358_ap_done : STD_LOGIC;
    signal grp_digitrec_knn_vote_fu_358_ap_idle : STD_LOGIC;
    signal grp_digitrec_knn_vote_fu_358_ap_ready : STD_LOGIC;
    signal grp_digitrec_knn_vote_fu_358_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_digitrec_update_knn_fu_402_ap_start : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_402_ap_done : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_402_ap_idle : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_402_ap_ready : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_402_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_402_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_402_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_402_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_402_min_distances_2_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_402_min_distances_2_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_402_min_distances_3_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_402_min_distances_3_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_412_ap_start : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_412_ap_done : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_412_ap_idle : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_412_ap_ready : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_412_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_412_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_412_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_412_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_412_min_distances_2_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_412_min_distances_2_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_412_min_distances_3_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_412_min_distances_3_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_422_ap_start : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_422_ap_done : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_422_ap_idle : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_422_ap_ready : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_422_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_422_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_422_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_422_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_422_min_distances_2_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_422_min_distances_2_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_422_min_distances_3_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_422_min_distances_3_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_432_ap_start : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_432_ap_done : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_432_ap_idle : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_432_ap_ready : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_432_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_432_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_432_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_432_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_432_min_distances_2_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_432_min_distances_2_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_432_min_distances_3_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_432_min_distances_3_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_442_ap_start : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_442_ap_done : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_442_ap_idle : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_442_ap_ready : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_442_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_442_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_442_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_442_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_442_min_distances_2_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_442_min_distances_2_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_442_min_distances_3_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_442_min_distances_3_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_452_ap_start : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_452_ap_done : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_452_ap_idle : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_452_ap_ready : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_452_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_452_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_452_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_452_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_452_min_distances_2_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_452_min_distances_2_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_452_min_distances_3_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_452_min_distances_3_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_462_ap_start : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_462_ap_done : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_462_ap_idle : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_462_ap_ready : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_462_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_462_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_462_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_462_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_462_min_distances_2_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_462_min_distances_2_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_462_min_distances_3_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_462_min_distances_3_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_472_ap_start : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_472_ap_done : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_472_ap_idle : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_472_ap_ready : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_472_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_472_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_472_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_472_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_472_min_distances_2_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_472_min_distances_2_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_472_min_distances_3_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_472_min_distances_3_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_482_ap_start : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_482_ap_done : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_482_ap_idle : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_482_ap_ready : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_482_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_482_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_482_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_482_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_482_min_distances_2_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_482_min_distances_2_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_482_min_distances_3_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_482_min_distances_3_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_492_ap_start : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_492_ap_done : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_492_ap_idle : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_492_ap_ready : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_492_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_492_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_492_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_492_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_492_min_distances_2_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_492_min_distances_2_V_o_ap_vld : STD_LOGIC;
    signal grp_digitrec_update_knn_fu_492_min_distances_3_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_digitrec_update_knn_fu_492_min_distances_3_V_o_ap_vld : STD_LOGIC;
    signal ap_reg_grp_digitrec_knn_vote_fu_358_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st7_fsm_3 : STD_LOGIC;
    signal ap_sig_475 : BOOLEAN;
    signal ap_reg_grp_digitrec_update_knn_fu_402_ap_start : STD_LOGIC := '0';
    signal knn_set_0_0_V_fu_70 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_1_V_fu_74 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_2_V_fu_78 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_3_V_fu_82 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_grp_digitrec_update_knn_fu_412_ap_start : STD_LOGIC := '0';
    signal knn_set_1_0_V_fu_86 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_1_V_fu_90 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_2_V_fu_94 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_3_V_fu_98 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_grp_digitrec_update_knn_fu_422_ap_start : STD_LOGIC := '0';
    signal knn_set_2_0_V_fu_102 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_1_V_fu_106 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_2_V_fu_110 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_3_V_fu_114 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_grp_digitrec_update_knn_fu_432_ap_start : STD_LOGIC := '0';
    signal knn_set_3_0_V_fu_118 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_3_1_V_fu_122 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_3_2_V_fu_126 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_3_3_V_fu_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_grp_digitrec_update_knn_fu_442_ap_start : STD_LOGIC := '0';
    signal knn_set_4_0_V_fu_134 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_4_1_V_fu_138 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_4_2_V_fu_142 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_4_3_V_fu_146 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_grp_digitrec_update_knn_fu_452_ap_start : STD_LOGIC := '0';
    signal knn_set_5_0_V_fu_150 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_5_1_V_fu_154 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_5_2_V_fu_158 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_5_3_V_fu_162 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_grp_digitrec_update_knn_fu_462_ap_start : STD_LOGIC := '0';
    signal knn_set_6_0_V_fu_166 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_6_1_V_fu_170 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_6_2_V_fu_174 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_6_3_V_fu_178 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_grp_digitrec_update_knn_fu_472_ap_start : STD_LOGIC := '0';
    signal knn_set_7_0_V_fu_182 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_7_1_V_fu_186 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_7_2_V_fu_190 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_7_3_V_fu_194 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_grp_digitrec_update_knn_fu_482_ap_start : STD_LOGIC := '0';
    signal knn_set_8_0_V_fu_198 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_8_1_V_fu_202 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_8_2_V_fu_206 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_8_3_V_fu_210 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_grp_digitrec_update_knn_fu_492_ap_start : STD_LOGIC := '0';
    signal knn_set_9_0_V_fu_214 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_9_1_V_fu_218 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_9_2_V_fu_222 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_9_3_V_fu_226 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_730_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_1_fu_741_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_2_fu_752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_3_fu_763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_4_fu_774_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_5_fu_785_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_6_fu_796_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_7_fu_811_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_8_fu_826_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_9_fu_837_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i4_cast3_cast7_fu_722_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_1_fu_735_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i4_cast3_cast_fu_726_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_2_fu_746_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_3_fu_757_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i4_cast3_fu_718_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_4_fu_768_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_5_fu_779_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_6_fu_790_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_7_fu_801_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_7_cast6_fu_807_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_8_fu_816_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_8_cast5_fu_822_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal i4_cast4_fu_714_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_2_9_fu_831_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);

    component digitrec_knn_vote IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        knn_set_0_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_0_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_0_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_0_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_1_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_1_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_1_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_1_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_2_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_2_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_2_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_2_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_3_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_3_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_3_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_3_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_4_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_4_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_4_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_4_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_5_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_5_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_5_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_5_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_6_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_6_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_6_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_6_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_7_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_7_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_7_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_7_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_8_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_8_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_8_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_8_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_9_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_9_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_9_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_9_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component digitrec_update_knn IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        test_inst_V : IN STD_LOGIC_VECTOR (48 downto 0);
        train_inst_V : IN STD_LOGIC_VECTOR (47 downto 0);
        min_distances_0_V_i : IN STD_LOGIC_VECTOR (5 downto 0);
        min_distances_0_V_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        min_distances_0_V_o_ap_vld : OUT STD_LOGIC;
        min_distances_1_V_i : IN STD_LOGIC_VECTOR (5 downto 0);
        min_distances_1_V_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        min_distances_1_V_o_ap_vld : OUT STD_LOGIC;
        min_distances_2_V_i : IN STD_LOGIC_VECTOR (5 downto 0);
        min_distances_2_V_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        min_distances_2_V_o_ap_vld : OUT STD_LOGIC;
        min_distances_3_V_i : IN STD_LOGIC_VECTOR (5 downto 0);
        min_distances_3_V_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        min_distances_3_V_o_ap_vld : OUT STD_LOGIC );
    end component;


    component digitrec_training_data_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address3 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address4 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address5 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address6 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address7 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address8 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address9 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;



begin
    training_data_V_U : component digitrec_training_data_V
    generic map (
        DataWidth => 48,
        AddressRange => 18000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => training_data_V_address0,
        ce0 => training_data_V_ce0,
        q0 => training_data_V_q0,
        address1 => training_data_V_address1,
        ce1 => training_data_V_ce1,
        q1 => training_data_V_q1,
        address2 => training_data_V_address2,
        ce2 => training_data_V_ce2,
        q2 => training_data_V_q2,
        address3 => training_data_V_address3,
        ce3 => training_data_V_ce3,
        q3 => training_data_V_q3,
        address4 => training_data_V_address4,
        ce4 => training_data_V_ce4,
        q4 => training_data_V_q4,
        address5 => training_data_V_address5,
        ce5 => training_data_V_ce5,
        q5 => training_data_V_q5,
        address6 => training_data_V_address6,
        ce6 => training_data_V_ce6,
        q6 => training_data_V_q6,
        address7 => training_data_V_address7,
        ce7 => training_data_V_ce7,
        q7 => training_data_V_q7,
        address8 => training_data_V_address8,
        ce8 => training_data_V_ce8,
        q8 => training_data_V_q8,
        address9 => training_data_V_address9,
        ce9 => training_data_V_ce9,
        q9 => training_data_V_q9);

    grp_digitrec_knn_vote_fu_358 : component digitrec_knn_vote
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_knn_vote_fu_358_ap_start,
        ap_done => grp_digitrec_knn_vote_fu_358_ap_done,
        ap_idle => grp_digitrec_knn_vote_fu_358_ap_idle,
        ap_ready => grp_digitrec_knn_vote_fu_358_ap_ready,
        knn_set_0_0_V_read => knn_set_0_0_V_fu_70,
        knn_set_0_1_V_read => knn_set_0_1_V_fu_74,
        knn_set_0_2_V_read => knn_set_0_2_V_fu_78,
        knn_set_0_3_V_read => knn_set_0_3_V_fu_82,
        knn_set_1_0_V_read => knn_set_1_0_V_fu_86,
        knn_set_1_1_V_read => knn_set_1_1_V_fu_90,
        knn_set_1_2_V_read => knn_set_1_2_V_fu_94,
        knn_set_1_3_V_read => knn_set_1_3_V_fu_98,
        knn_set_2_0_V_read => knn_set_2_0_V_fu_102,
        knn_set_2_1_V_read => knn_set_2_1_V_fu_106,
        knn_set_2_2_V_read => knn_set_2_2_V_fu_110,
        knn_set_2_3_V_read => knn_set_2_3_V_fu_114,
        knn_set_3_0_V_read => knn_set_3_0_V_fu_118,
        knn_set_3_1_V_read => knn_set_3_1_V_fu_122,
        knn_set_3_2_V_read => knn_set_3_2_V_fu_126,
        knn_set_3_3_V_read => knn_set_3_3_V_fu_130,
        knn_set_4_0_V_read => knn_set_4_0_V_fu_134,
        knn_set_4_1_V_read => knn_set_4_1_V_fu_138,
        knn_set_4_2_V_read => knn_set_4_2_V_fu_142,
        knn_set_4_3_V_read => knn_set_4_3_V_fu_146,
        knn_set_5_0_V_read => knn_set_5_0_V_fu_150,
        knn_set_5_1_V_read => knn_set_5_1_V_fu_154,
        knn_set_5_2_V_read => knn_set_5_2_V_fu_158,
        knn_set_5_3_V_read => knn_set_5_3_V_fu_162,
        knn_set_6_0_V_read => knn_set_6_0_V_fu_166,
        knn_set_6_1_V_read => knn_set_6_1_V_fu_170,
        knn_set_6_2_V_read => knn_set_6_2_V_fu_174,
        knn_set_6_3_V_read => knn_set_6_3_V_fu_178,
        knn_set_7_0_V_read => knn_set_7_0_V_fu_182,
        knn_set_7_1_V_read => knn_set_7_1_V_fu_186,
        knn_set_7_2_V_read => knn_set_7_2_V_fu_190,
        knn_set_7_3_V_read => knn_set_7_3_V_fu_194,
        knn_set_8_0_V_read => knn_set_8_0_V_fu_198,
        knn_set_8_1_V_read => knn_set_8_1_V_fu_202,
        knn_set_8_2_V_read => knn_set_8_2_V_fu_206,
        knn_set_8_3_V_read => knn_set_8_3_V_fu_210,
        knn_set_9_0_V_read => knn_set_9_0_V_fu_214,
        knn_set_9_1_V_read => knn_set_9_1_V_fu_218,
        knn_set_9_2_V_read => knn_set_9_2_V_fu_222,
        knn_set_9_3_V_read => knn_set_9_3_V_fu_226,
        ap_return => grp_digitrec_knn_vote_fu_358_ap_return);

    grp_digitrec_update_knn_fu_402 : component digitrec_update_knn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_update_knn_fu_402_ap_start,
        ap_done => grp_digitrec_update_knn_fu_402_ap_done,
        ap_idle => grp_digitrec_update_knn_fu_402_ap_idle,
        ap_ready => grp_digitrec_update_knn_fu_402_ap_ready,
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_reg_1355,
        min_distances_0_V_i => knn_set_0_0_V_fu_70,
        min_distances_0_V_o => grp_digitrec_update_knn_fu_402_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => grp_digitrec_update_knn_fu_402_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_0_1_V_fu_74,
        min_distances_1_V_o => grp_digitrec_update_knn_fu_402_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => grp_digitrec_update_knn_fu_402_min_distances_1_V_o_ap_vld,
        min_distances_2_V_i => knn_set_0_2_V_fu_78,
        min_distances_2_V_o => grp_digitrec_update_knn_fu_402_min_distances_2_V_o,
        min_distances_2_V_o_ap_vld => grp_digitrec_update_knn_fu_402_min_distances_2_V_o_ap_vld,
        min_distances_3_V_i => knn_set_0_3_V_fu_82,
        min_distances_3_V_o => grp_digitrec_update_knn_fu_402_min_distances_3_V_o,
        min_distances_3_V_o_ap_vld => grp_digitrec_update_knn_fu_402_min_distances_3_V_o_ap_vld);

    grp_digitrec_update_knn_fu_412 : component digitrec_update_knn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_update_knn_fu_412_ap_start,
        ap_done => grp_digitrec_update_knn_fu_412_ap_done,
        ap_idle => grp_digitrec_update_knn_fu_412_ap_idle,
        ap_ready => grp_digitrec_update_knn_fu_412_ap_ready,
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_1_reg_1360,
        min_distances_0_V_i => knn_set_1_0_V_fu_86,
        min_distances_0_V_o => grp_digitrec_update_knn_fu_412_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => grp_digitrec_update_knn_fu_412_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_1_1_V_fu_90,
        min_distances_1_V_o => grp_digitrec_update_knn_fu_412_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => grp_digitrec_update_knn_fu_412_min_distances_1_V_o_ap_vld,
        min_distances_2_V_i => knn_set_1_2_V_fu_94,
        min_distances_2_V_o => grp_digitrec_update_knn_fu_412_min_distances_2_V_o,
        min_distances_2_V_o_ap_vld => grp_digitrec_update_knn_fu_412_min_distances_2_V_o_ap_vld,
        min_distances_3_V_i => knn_set_1_3_V_fu_98,
        min_distances_3_V_o => grp_digitrec_update_knn_fu_412_min_distances_3_V_o,
        min_distances_3_V_o_ap_vld => grp_digitrec_update_knn_fu_412_min_distances_3_V_o_ap_vld);

    grp_digitrec_update_knn_fu_422 : component digitrec_update_knn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_update_knn_fu_422_ap_start,
        ap_done => grp_digitrec_update_knn_fu_422_ap_done,
        ap_idle => grp_digitrec_update_knn_fu_422_ap_idle,
        ap_ready => grp_digitrec_update_knn_fu_422_ap_ready,
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_2_reg_1365,
        min_distances_0_V_i => knn_set_2_0_V_fu_102,
        min_distances_0_V_o => grp_digitrec_update_knn_fu_422_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => grp_digitrec_update_knn_fu_422_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_2_1_V_fu_106,
        min_distances_1_V_o => grp_digitrec_update_knn_fu_422_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => grp_digitrec_update_knn_fu_422_min_distances_1_V_o_ap_vld,
        min_distances_2_V_i => knn_set_2_2_V_fu_110,
        min_distances_2_V_o => grp_digitrec_update_knn_fu_422_min_distances_2_V_o,
        min_distances_2_V_o_ap_vld => grp_digitrec_update_knn_fu_422_min_distances_2_V_o_ap_vld,
        min_distances_3_V_i => knn_set_2_3_V_fu_114,
        min_distances_3_V_o => grp_digitrec_update_knn_fu_422_min_distances_3_V_o,
        min_distances_3_V_o_ap_vld => grp_digitrec_update_knn_fu_422_min_distances_3_V_o_ap_vld);

    grp_digitrec_update_knn_fu_432 : component digitrec_update_knn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_update_knn_fu_432_ap_start,
        ap_done => grp_digitrec_update_knn_fu_432_ap_done,
        ap_idle => grp_digitrec_update_knn_fu_432_ap_idle,
        ap_ready => grp_digitrec_update_knn_fu_432_ap_ready,
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_3_reg_1370,
        min_distances_0_V_i => knn_set_3_0_V_fu_118,
        min_distances_0_V_o => grp_digitrec_update_knn_fu_432_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => grp_digitrec_update_knn_fu_432_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_3_1_V_fu_122,
        min_distances_1_V_o => grp_digitrec_update_knn_fu_432_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => grp_digitrec_update_knn_fu_432_min_distances_1_V_o_ap_vld,
        min_distances_2_V_i => knn_set_3_2_V_fu_126,
        min_distances_2_V_o => grp_digitrec_update_knn_fu_432_min_distances_2_V_o,
        min_distances_2_V_o_ap_vld => grp_digitrec_update_knn_fu_432_min_distances_2_V_o_ap_vld,
        min_distances_3_V_i => knn_set_3_3_V_fu_130,
        min_distances_3_V_o => grp_digitrec_update_knn_fu_432_min_distances_3_V_o,
        min_distances_3_V_o_ap_vld => grp_digitrec_update_knn_fu_432_min_distances_3_V_o_ap_vld);

    grp_digitrec_update_knn_fu_442 : component digitrec_update_knn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_update_knn_fu_442_ap_start,
        ap_done => grp_digitrec_update_knn_fu_442_ap_done,
        ap_idle => grp_digitrec_update_knn_fu_442_ap_idle,
        ap_ready => grp_digitrec_update_knn_fu_442_ap_ready,
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_4_reg_1375,
        min_distances_0_V_i => knn_set_4_0_V_fu_134,
        min_distances_0_V_o => grp_digitrec_update_knn_fu_442_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => grp_digitrec_update_knn_fu_442_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_4_1_V_fu_138,
        min_distances_1_V_o => grp_digitrec_update_knn_fu_442_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => grp_digitrec_update_knn_fu_442_min_distances_1_V_o_ap_vld,
        min_distances_2_V_i => knn_set_4_2_V_fu_142,
        min_distances_2_V_o => grp_digitrec_update_knn_fu_442_min_distances_2_V_o,
        min_distances_2_V_o_ap_vld => grp_digitrec_update_knn_fu_442_min_distances_2_V_o_ap_vld,
        min_distances_3_V_i => knn_set_4_3_V_fu_146,
        min_distances_3_V_o => grp_digitrec_update_knn_fu_442_min_distances_3_V_o,
        min_distances_3_V_o_ap_vld => grp_digitrec_update_knn_fu_442_min_distances_3_V_o_ap_vld);

    grp_digitrec_update_knn_fu_452 : component digitrec_update_knn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_update_knn_fu_452_ap_start,
        ap_done => grp_digitrec_update_knn_fu_452_ap_done,
        ap_idle => grp_digitrec_update_knn_fu_452_ap_idle,
        ap_ready => grp_digitrec_update_knn_fu_452_ap_ready,
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_5_reg_1380,
        min_distances_0_V_i => knn_set_5_0_V_fu_150,
        min_distances_0_V_o => grp_digitrec_update_knn_fu_452_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => grp_digitrec_update_knn_fu_452_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_5_1_V_fu_154,
        min_distances_1_V_o => grp_digitrec_update_knn_fu_452_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => grp_digitrec_update_knn_fu_452_min_distances_1_V_o_ap_vld,
        min_distances_2_V_i => knn_set_5_2_V_fu_158,
        min_distances_2_V_o => grp_digitrec_update_knn_fu_452_min_distances_2_V_o,
        min_distances_2_V_o_ap_vld => grp_digitrec_update_knn_fu_452_min_distances_2_V_o_ap_vld,
        min_distances_3_V_i => knn_set_5_3_V_fu_162,
        min_distances_3_V_o => grp_digitrec_update_knn_fu_452_min_distances_3_V_o,
        min_distances_3_V_o_ap_vld => grp_digitrec_update_knn_fu_452_min_distances_3_V_o_ap_vld);

    grp_digitrec_update_knn_fu_462 : component digitrec_update_knn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_update_knn_fu_462_ap_start,
        ap_done => grp_digitrec_update_knn_fu_462_ap_done,
        ap_idle => grp_digitrec_update_knn_fu_462_ap_idle,
        ap_ready => grp_digitrec_update_knn_fu_462_ap_ready,
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_6_reg_1385,
        min_distances_0_V_i => knn_set_6_0_V_fu_166,
        min_distances_0_V_o => grp_digitrec_update_knn_fu_462_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => grp_digitrec_update_knn_fu_462_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_6_1_V_fu_170,
        min_distances_1_V_o => grp_digitrec_update_knn_fu_462_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => grp_digitrec_update_knn_fu_462_min_distances_1_V_o_ap_vld,
        min_distances_2_V_i => knn_set_6_2_V_fu_174,
        min_distances_2_V_o => grp_digitrec_update_knn_fu_462_min_distances_2_V_o,
        min_distances_2_V_o_ap_vld => grp_digitrec_update_knn_fu_462_min_distances_2_V_o_ap_vld,
        min_distances_3_V_i => knn_set_6_3_V_fu_178,
        min_distances_3_V_o => grp_digitrec_update_knn_fu_462_min_distances_3_V_o,
        min_distances_3_V_o_ap_vld => grp_digitrec_update_knn_fu_462_min_distances_3_V_o_ap_vld);

    grp_digitrec_update_knn_fu_472 : component digitrec_update_knn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_update_knn_fu_472_ap_start,
        ap_done => grp_digitrec_update_knn_fu_472_ap_done,
        ap_idle => grp_digitrec_update_knn_fu_472_ap_idle,
        ap_ready => grp_digitrec_update_knn_fu_472_ap_ready,
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_7_reg_1390,
        min_distances_0_V_i => knn_set_7_0_V_fu_182,
        min_distances_0_V_o => grp_digitrec_update_knn_fu_472_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => grp_digitrec_update_knn_fu_472_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_7_1_V_fu_186,
        min_distances_1_V_o => grp_digitrec_update_knn_fu_472_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => grp_digitrec_update_knn_fu_472_min_distances_1_V_o_ap_vld,
        min_distances_2_V_i => knn_set_7_2_V_fu_190,
        min_distances_2_V_o => grp_digitrec_update_knn_fu_472_min_distances_2_V_o,
        min_distances_2_V_o_ap_vld => grp_digitrec_update_knn_fu_472_min_distances_2_V_o_ap_vld,
        min_distances_3_V_i => knn_set_7_3_V_fu_194,
        min_distances_3_V_o => grp_digitrec_update_knn_fu_472_min_distances_3_V_o,
        min_distances_3_V_o_ap_vld => grp_digitrec_update_knn_fu_472_min_distances_3_V_o_ap_vld);

    grp_digitrec_update_knn_fu_482 : component digitrec_update_knn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_update_knn_fu_482_ap_start,
        ap_done => grp_digitrec_update_knn_fu_482_ap_done,
        ap_idle => grp_digitrec_update_knn_fu_482_ap_idle,
        ap_ready => grp_digitrec_update_knn_fu_482_ap_ready,
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_8_reg_1395,
        min_distances_0_V_i => knn_set_8_0_V_fu_198,
        min_distances_0_V_o => grp_digitrec_update_knn_fu_482_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => grp_digitrec_update_knn_fu_482_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_8_1_V_fu_202,
        min_distances_1_V_o => grp_digitrec_update_knn_fu_482_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => grp_digitrec_update_knn_fu_482_min_distances_1_V_o_ap_vld,
        min_distances_2_V_i => knn_set_8_2_V_fu_206,
        min_distances_2_V_o => grp_digitrec_update_knn_fu_482_min_distances_2_V_o,
        min_distances_2_V_o_ap_vld => grp_digitrec_update_knn_fu_482_min_distances_2_V_o_ap_vld,
        min_distances_3_V_i => knn_set_8_3_V_fu_210,
        min_distances_3_V_o => grp_digitrec_update_knn_fu_482_min_distances_3_V_o,
        min_distances_3_V_o_ap_vld => grp_digitrec_update_knn_fu_482_min_distances_3_V_o_ap_vld);

    grp_digitrec_update_knn_fu_492 : component digitrec_update_knn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_update_knn_fu_492_ap_start,
        ap_done => grp_digitrec_update_knn_fu_492_ap_done,
        ap_idle => grp_digitrec_update_knn_fu_492_ap_idle,
        ap_ready => grp_digitrec_update_knn_fu_492_ap_ready,
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_9_reg_1400,
        min_distances_0_V_i => knn_set_9_0_V_fu_214,
        min_distances_0_V_o => grp_digitrec_update_knn_fu_492_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => grp_digitrec_update_knn_fu_492_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_9_1_V_fu_218,
        min_distances_1_V_o => grp_digitrec_update_knn_fu_492_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => grp_digitrec_update_knn_fu_492_min_distances_1_V_o_ap_vld,
        min_distances_2_V_i => knn_set_9_2_V_fu_222,
        min_distances_2_V_o => grp_digitrec_update_knn_fu_492_min_distances_2_V_o,
        min_distances_2_V_o_ap_vld => grp_digitrec_update_knn_fu_492_min_distances_2_V_o_ap_vld,
        min_distances_3_V_i => knn_set_9_3_V_fu_226,
        min_distances_3_V_o => grp_digitrec_update_knn_fu_492_min_distances_3_V_o,
        min_distances_3_V_o_ap_vld => grp_digitrec_update_knn_fu_492_min_distances_3_V_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_knn_vote_fu_358_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_knn_vote_fu_358_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_2)) then 
                    ap_reg_grp_digitrec_knn_vote_fu_358_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_knn_vote_fu_358_ap_ready)) then 
                    ap_reg_grp_digitrec_knn_vote_fu_358_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_update_knn_fu_402_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_update_knn_fu_402_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then 
                    ap_reg_grp_digitrec_update_knn_fu_402_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_update_knn_fu_402_ap_ready)) then 
                    ap_reg_grp_digitrec_update_knn_fu_402_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_update_knn_fu_412_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_update_knn_fu_412_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then 
                    ap_reg_grp_digitrec_update_knn_fu_412_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_update_knn_fu_412_ap_ready)) then 
                    ap_reg_grp_digitrec_update_knn_fu_412_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_update_knn_fu_422_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_update_knn_fu_422_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then 
                    ap_reg_grp_digitrec_update_knn_fu_422_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_update_knn_fu_422_ap_ready)) then 
                    ap_reg_grp_digitrec_update_knn_fu_422_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_update_knn_fu_432_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_update_knn_fu_432_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then 
                    ap_reg_grp_digitrec_update_knn_fu_432_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_update_knn_fu_432_ap_ready)) then 
                    ap_reg_grp_digitrec_update_knn_fu_432_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_update_knn_fu_442_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_update_knn_fu_442_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then 
                    ap_reg_grp_digitrec_update_knn_fu_442_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_update_knn_fu_442_ap_ready)) then 
                    ap_reg_grp_digitrec_update_knn_fu_442_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_update_knn_fu_452_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_update_knn_fu_452_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then 
                    ap_reg_grp_digitrec_update_knn_fu_452_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_update_knn_fu_452_ap_ready)) then 
                    ap_reg_grp_digitrec_update_knn_fu_452_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_update_knn_fu_462_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_update_knn_fu_462_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then 
                    ap_reg_grp_digitrec_update_knn_fu_462_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_update_knn_fu_462_ap_ready)) then 
                    ap_reg_grp_digitrec_update_knn_fu_462_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_update_knn_fu_472_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_update_knn_fu_472_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then 
                    ap_reg_grp_digitrec_update_knn_fu_472_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_update_knn_fu_472_ap_ready)) then 
                    ap_reg_grp_digitrec_update_knn_fu_472_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_update_knn_fu_482_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_update_knn_fu_482_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then 
                    ap_reg_grp_digitrec_update_knn_fu_482_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_update_knn_fu_482_ap_ready)) then 
                    ap_reg_grp_digitrec_update_knn_fu_482_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_update_knn_fu_492_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_update_knn_fu_492_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then 
                    ap_reg_grp_digitrec_update_knn_fu_492_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_update_knn_fu_492_ap_ready)) then 
                    ap_reg_grp_digitrec_update_knn_fu_492_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((exitcond3_fu_702_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond3_fu_702_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((exitcond3_fu_702_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end if;
        end if;
    end process;


    i4_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                i4_reg_347 <= ap_const_lv11_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond3_fu_702_p2 = ap_const_lv1_0))) then 
                i4_reg_347 <= i_fu_708_p2;
            end if; 
        end if;
    end process;

    knn_set_0_0_V_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_0_0_V_fu_70 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_402_min_distances_0_V_o_ap_vld))) then 
                knn_set_0_0_V_fu_70 <= grp_digitrec_update_knn_fu_402_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_0_1_V_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_0_1_V_fu_74 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_402_min_distances_1_V_o_ap_vld))) then 
                knn_set_0_1_V_fu_74 <= grp_digitrec_update_knn_fu_402_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_0_2_V_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_0_2_V_fu_78 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_402_min_distances_2_V_o_ap_vld))) then 
                knn_set_0_2_V_fu_78 <= grp_digitrec_update_knn_fu_402_min_distances_2_V_o;
            end if; 
        end if;
    end process;

    knn_set_0_3_V_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_0_3_V_fu_82 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_402_min_distances_3_V_o_ap_vld))) then 
                knn_set_0_3_V_fu_82 <= grp_digitrec_update_knn_fu_402_min_distances_3_V_o;
            end if; 
        end if;
    end process;

    knn_set_1_0_V_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_1_0_V_fu_86 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_412_min_distances_0_V_o_ap_vld))) then 
                knn_set_1_0_V_fu_86 <= grp_digitrec_update_knn_fu_412_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_1_1_V_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_1_1_V_fu_90 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_412_min_distances_1_V_o_ap_vld))) then 
                knn_set_1_1_V_fu_90 <= grp_digitrec_update_knn_fu_412_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_1_2_V_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_1_2_V_fu_94 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_412_min_distances_2_V_o_ap_vld))) then 
                knn_set_1_2_V_fu_94 <= grp_digitrec_update_knn_fu_412_min_distances_2_V_o;
            end if; 
        end if;
    end process;

    knn_set_1_3_V_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_1_3_V_fu_98 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_412_min_distances_3_V_o_ap_vld))) then 
                knn_set_1_3_V_fu_98 <= grp_digitrec_update_knn_fu_412_min_distances_3_V_o;
            end if; 
        end if;
    end process;

    knn_set_2_0_V_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_2_0_V_fu_102 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_422_min_distances_0_V_o_ap_vld))) then 
                knn_set_2_0_V_fu_102 <= grp_digitrec_update_knn_fu_422_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_2_1_V_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_2_1_V_fu_106 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_422_min_distances_1_V_o_ap_vld))) then 
                knn_set_2_1_V_fu_106 <= grp_digitrec_update_knn_fu_422_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_2_2_V_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_2_2_V_fu_110 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_422_min_distances_2_V_o_ap_vld))) then 
                knn_set_2_2_V_fu_110 <= grp_digitrec_update_knn_fu_422_min_distances_2_V_o;
            end if; 
        end if;
    end process;

    knn_set_2_3_V_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_2_3_V_fu_114 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_422_min_distances_3_V_o_ap_vld))) then 
                knn_set_2_3_V_fu_114 <= grp_digitrec_update_knn_fu_422_min_distances_3_V_o;
            end if; 
        end if;
    end process;

    knn_set_3_0_V_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_3_0_V_fu_118 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_432_min_distances_0_V_o_ap_vld))) then 
                knn_set_3_0_V_fu_118 <= grp_digitrec_update_knn_fu_432_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_3_1_V_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_3_1_V_fu_122 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_432_min_distances_1_V_o_ap_vld))) then 
                knn_set_3_1_V_fu_122 <= grp_digitrec_update_knn_fu_432_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_3_2_V_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_3_2_V_fu_126 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_432_min_distances_2_V_o_ap_vld))) then 
                knn_set_3_2_V_fu_126 <= grp_digitrec_update_knn_fu_432_min_distances_2_V_o;
            end if; 
        end if;
    end process;

    knn_set_3_3_V_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_3_3_V_fu_130 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_432_min_distances_3_V_o_ap_vld))) then 
                knn_set_3_3_V_fu_130 <= grp_digitrec_update_knn_fu_432_min_distances_3_V_o;
            end if; 
        end if;
    end process;

    knn_set_4_0_V_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_4_0_V_fu_134 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_442_min_distances_0_V_o_ap_vld))) then 
                knn_set_4_0_V_fu_134 <= grp_digitrec_update_knn_fu_442_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_4_1_V_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_4_1_V_fu_138 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_442_min_distances_1_V_o_ap_vld))) then 
                knn_set_4_1_V_fu_138 <= grp_digitrec_update_knn_fu_442_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_4_2_V_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_4_2_V_fu_142 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_442_min_distances_2_V_o_ap_vld))) then 
                knn_set_4_2_V_fu_142 <= grp_digitrec_update_knn_fu_442_min_distances_2_V_o;
            end if; 
        end if;
    end process;

    knn_set_4_3_V_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_4_3_V_fu_146 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_442_min_distances_3_V_o_ap_vld))) then 
                knn_set_4_3_V_fu_146 <= grp_digitrec_update_knn_fu_442_min_distances_3_V_o;
            end if; 
        end if;
    end process;

    knn_set_5_0_V_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_5_0_V_fu_150 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_452_min_distances_0_V_o_ap_vld))) then 
                knn_set_5_0_V_fu_150 <= grp_digitrec_update_knn_fu_452_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_5_1_V_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_5_1_V_fu_154 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_452_min_distances_1_V_o_ap_vld))) then 
                knn_set_5_1_V_fu_154 <= grp_digitrec_update_knn_fu_452_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_5_2_V_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_5_2_V_fu_158 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_452_min_distances_2_V_o_ap_vld))) then 
                knn_set_5_2_V_fu_158 <= grp_digitrec_update_knn_fu_452_min_distances_2_V_o;
            end if; 
        end if;
    end process;

    knn_set_5_3_V_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_5_3_V_fu_162 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_452_min_distances_3_V_o_ap_vld))) then 
                knn_set_5_3_V_fu_162 <= grp_digitrec_update_knn_fu_452_min_distances_3_V_o;
            end if; 
        end if;
    end process;

    knn_set_6_0_V_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_6_0_V_fu_166 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_462_min_distances_0_V_o_ap_vld))) then 
                knn_set_6_0_V_fu_166 <= grp_digitrec_update_knn_fu_462_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_6_1_V_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_6_1_V_fu_170 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_462_min_distances_1_V_o_ap_vld))) then 
                knn_set_6_1_V_fu_170 <= grp_digitrec_update_knn_fu_462_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_6_2_V_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_6_2_V_fu_174 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_462_min_distances_2_V_o_ap_vld))) then 
                knn_set_6_2_V_fu_174 <= grp_digitrec_update_knn_fu_462_min_distances_2_V_o;
            end if; 
        end if;
    end process;

    knn_set_6_3_V_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_6_3_V_fu_178 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_462_min_distances_3_V_o_ap_vld))) then 
                knn_set_6_3_V_fu_178 <= grp_digitrec_update_knn_fu_462_min_distances_3_V_o;
            end if; 
        end if;
    end process;

    knn_set_7_0_V_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_7_0_V_fu_182 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_472_min_distances_0_V_o_ap_vld))) then 
                knn_set_7_0_V_fu_182 <= grp_digitrec_update_knn_fu_472_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_7_1_V_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_7_1_V_fu_186 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_472_min_distances_1_V_o_ap_vld))) then 
                knn_set_7_1_V_fu_186 <= grp_digitrec_update_knn_fu_472_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_7_2_V_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_7_2_V_fu_190 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_472_min_distances_2_V_o_ap_vld))) then 
                knn_set_7_2_V_fu_190 <= grp_digitrec_update_knn_fu_472_min_distances_2_V_o;
            end if; 
        end if;
    end process;

    knn_set_7_3_V_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_7_3_V_fu_194 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_472_min_distances_3_V_o_ap_vld))) then 
                knn_set_7_3_V_fu_194 <= grp_digitrec_update_knn_fu_472_min_distances_3_V_o;
            end if; 
        end if;
    end process;

    knn_set_8_0_V_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_8_0_V_fu_198 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_482_min_distances_0_V_o_ap_vld))) then 
                knn_set_8_0_V_fu_198 <= grp_digitrec_update_knn_fu_482_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_8_1_V_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_8_1_V_fu_202 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_482_min_distances_1_V_o_ap_vld))) then 
                knn_set_8_1_V_fu_202 <= grp_digitrec_update_knn_fu_482_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_8_2_V_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_8_2_V_fu_206 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_482_min_distances_2_V_o_ap_vld))) then 
                knn_set_8_2_V_fu_206 <= grp_digitrec_update_knn_fu_482_min_distances_2_V_o;
            end if; 
        end if;
    end process;

    knn_set_8_3_V_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_8_3_V_fu_210 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_482_min_distances_3_V_o_ap_vld))) then 
                knn_set_8_3_V_fu_210 <= grp_digitrec_update_knn_fu_482_min_distances_3_V_o;
            end if; 
        end if;
    end process;

    knn_set_9_0_V_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_9_0_V_fu_214 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_492_min_distances_0_V_o_ap_vld))) then 
                knn_set_9_0_V_fu_214 <= grp_digitrec_update_knn_fu_492_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_9_1_V_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_9_1_V_fu_218 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_492_min_distances_1_V_o_ap_vld))) then 
                knn_set_9_1_V_fu_218 <= grp_digitrec_update_knn_fu_492_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_9_2_V_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_9_2_V_fu_222 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_492_min_distances_2_V_o_ap_vld))) then 
                knn_set_9_2_V_fu_222 <= grp_digitrec_update_knn_fu_492_min_distances_2_V_o;
            end if; 
        end if;
    end process;

    knn_set_9_3_V_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_9_3_V_fu_226 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = grp_digitrec_update_knn_fu_492_min_distances_3_V_o_ap_vld))) then 
                knn_set_9_3_V_fu_226 <= grp_digitrec_update_knn_fu_492_min_distances_3_V_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) then
                ap_reg_ppstg_exitcond3_reg_1296_pp0_iter1 <= exitcond3_reg_1296;
                exitcond3_reg_1296 <= exitcond3_fu_702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_1296 = ap_const_lv1_0))) then
                training_data_V_load_1_reg_1360 <= training_data_V_q1;
                training_data_V_load_2_reg_1365 <= training_data_V_q2;
                training_data_V_load_3_reg_1370 <= training_data_V_q3;
                training_data_V_load_4_reg_1375 <= training_data_V_q4;
                training_data_V_load_5_reg_1380 <= training_data_V_q5;
                training_data_V_load_6_reg_1385 <= training_data_V_q6;
                training_data_V_load_7_reg_1390 <= training_data_V_q7;
                training_data_V_load_8_reg_1395 <= training_data_V_q8;
                training_data_V_load_9_reg_1400 <= training_data_V_q9;
                training_data_V_load_reg_1355 <= training_data_V_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond3_fu_702_p2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, grp_digitrec_knn_vote_fu_358_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((exitcond3_fu_702_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((exitcond3_fu_702_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_2;
                end if;
            when ap_ST_st6_fsm_2 => 
                ap_NS_fsm <= ap_ST_st7_fsm_3;
            when ap_ST_st7_fsm_3 => 
                if (not((ap_const_logic_0 = grp_digitrec_knn_vote_fu_358_ap_done))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    ap_done_assign_proc : process(grp_digitrec_knn_vote_fu_358_ap_done, ap_sig_cseq_ST_st7_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_3) and not((ap_const_logic_0 = grp_digitrec_knn_vote_fu_358_ap_done)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_digitrec_knn_vote_fu_358_ap_done, ap_sig_cseq_ST_st7_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_3) and not((ap_const_logic_0 = grp_digitrec_knn_vote_fu_358_ap_done)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= grp_digitrec_knn_vote_fu_358_ap_return;

    ap_sig_144_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_144 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_19_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_19 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_475_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_475 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_85_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_85 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_85)
    begin
        if (ap_sig_85) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_19)
    begin
        if (ap_sig_19) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_2_assign_proc : process(ap_sig_144)
    begin
        if (ap_sig_144) then 
            ap_sig_cseq_ST_st6_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_3_assign_proc : process(ap_sig_475)
    begin
        if (ap_sig_475) then 
            ap_sig_cseq_ST_st7_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond3_fu_702_p2 <= "1" when (i4_reg_347 = ap_const_lv11_708) else "0";
    grp_digitrec_knn_vote_fu_358_ap_start <= ap_reg_grp_digitrec_knn_vote_fu_358_ap_start;
    grp_digitrec_update_knn_fu_402_ap_start <= ap_reg_grp_digitrec_update_knn_fu_402_ap_start;
    grp_digitrec_update_knn_fu_412_ap_start <= ap_reg_grp_digitrec_update_knn_fu_412_ap_start;
    grp_digitrec_update_knn_fu_422_ap_start <= ap_reg_grp_digitrec_update_knn_fu_422_ap_start;
    grp_digitrec_update_knn_fu_432_ap_start <= ap_reg_grp_digitrec_update_knn_fu_432_ap_start;
    grp_digitrec_update_knn_fu_442_ap_start <= ap_reg_grp_digitrec_update_knn_fu_442_ap_start;
    grp_digitrec_update_knn_fu_452_ap_start <= ap_reg_grp_digitrec_update_knn_fu_452_ap_start;
    grp_digitrec_update_knn_fu_462_ap_start <= ap_reg_grp_digitrec_update_knn_fu_462_ap_start;
    grp_digitrec_update_knn_fu_472_ap_start <= ap_reg_grp_digitrec_update_knn_fu_472_ap_start;
    grp_digitrec_update_knn_fu_482_ap_start <= ap_reg_grp_digitrec_update_knn_fu_482_ap_start;
    grp_digitrec_update_knn_fu_492_ap_start <= ap_reg_grp_digitrec_update_knn_fu_492_ap_start;
    i4_cast3_cast7_fu_722_p1 <= std_logic_vector(resize(unsigned(i4_reg_347),12));
    i4_cast3_cast_fu_726_p1 <= std_logic_vector(resize(unsigned(i4_reg_347),13));
    i4_cast3_fu_718_p1 <= std_logic_vector(resize(unsigned(i4_reg_347),14));
    i4_cast4_fu_714_p1 <= std_logic_vector(resize(unsigned(i4_reg_347),15));
    i_fu_708_p2 <= std_logic_vector(unsigned(i4_reg_347) + unsigned(ap_const_lv11_1));
    tmp_2_1_fu_735_p2 <= std_logic_vector(unsigned(i4_cast3_cast7_fu_722_p1) + unsigned(ap_const_lv12_708));
    tmp_2_2_fu_746_p2 <= std_logic_vector(unsigned(i4_cast3_cast_fu_726_p1) + unsigned(ap_const_lv13_E10));
    tmp_2_3_fu_757_p2 <= std_logic_vector(unsigned(i4_cast3_cast_fu_726_p1) + unsigned(ap_const_lv13_1518));
    tmp_2_4_fu_768_p2 <= std_logic_vector(unsigned(i4_cast3_fu_718_p1) + unsigned(ap_const_lv14_1C20));
    tmp_2_5_fu_779_p2 <= std_logic_vector(unsigned(i4_cast3_fu_718_p1) + unsigned(ap_const_lv14_2328));
    tmp_2_6_fu_790_p2 <= std_logic_vector(unsigned(i4_cast3_fu_718_p1) + unsigned(ap_const_lv14_2A30));
        tmp_2_7_cast6_fu_807_p1 <= std_logic_vector(resize(signed(tmp_2_7_fu_801_p2),14));

    tmp_2_7_fu_801_p2 <= std_logic_vector(unsigned(i4_cast3_cast_fu_726_p1) + unsigned(ap_const_lv13_1138));
        tmp_2_8_cast5_fu_822_p1 <= std_logic_vector(resize(signed(tmp_2_8_fu_816_p2),14));

    tmp_2_8_fu_816_p2 <= std_logic_vector(unsigned(i4_cast3_cast7_fu_722_p1) + unsigned(ap_const_lv12_840));
    tmp_2_9_fu_831_p2 <= std_logic_vector(unsigned(i4_cast4_fu_714_p1) + unsigned(ap_const_lv15_3F48));
    tmp_3_1_fu_741_p1 <= std_logic_vector(resize(unsigned(tmp_2_1_fu_735_p2),64));
    tmp_3_2_fu_752_p1 <= std_logic_vector(resize(unsigned(tmp_2_2_fu_746_p2),64));
    tmp_3_3_fu_763_p1 <= std_logic_vector(resize(unsigned(tmp_2_3_fu_757_p2),64));
    tmp_3_4_fu_774_p1 <= std_logic_vector(resize(unsigned(tmp_2_4_fu_768_p2),64));
    tmp_3_5_fu_785_p1 <= std_logic_vector(resize(unsigned(tmp_2_5_fu_779_p2),64));
    tmp_3_6_fu_796_p1 <= std_logic_vector(resize(unsigned(tmp_2_6_fu_790_p2),64));
    tmp_3_7_fu_811_p1 <= std_logic_vector(resize(unsigned(tmp_2_7_cast6_fu_807_p1),64));
    tmp_3_8_fu_826_p1 <= std_logic_vector(resize(unsigned(tmp_2_8_cast5_fu_822_p1),64));
    tmp_3_9_fu_837_p1 <= std_logic_vector(resize(unsigned(tmp_2_9_fu_831_p2),64));
    tmp_3_fu_730_p1 <= std_logic_vector(resize(unsigned(i4_reg_347),64));
    training_data_V_address0 <= tmp_3_fu_730_p1(15 - 1 downto 0);
    training_data_V_address1 <= tmp_3_1_fu_741_p1(15 - 1 downto 0);
    training_data_V_address2 <= tmp_3_2_fu_752_p1(15 - 1 downto 0);
    training_data_V_address3 <= tmp_3_3_fu_763_p1(15 - 1 downto 0);
    training_data_V_address4 <= tmp_3_4_fu_774_p1(15 - 1 downto 0);
    training_data_V_address5 <= tmp_3_5_fu_785_p1(15 - 1 downto 0);
    training_data_V_address6 <= tmp_3_6_fu_796_p1(15 - 1 downto 0);
    training_data_V_address7 <= tmp_3_7_fu_811_p1(15 - 1 downto 0);
    training_data_V_address8 <= tmp_3_8_fu_826_p1(15 - 1 downto 0);
    training_data_V_address9 <= tmp_3_9_fu_837_p1(15 - 1 downto 0);

    training_data_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce0 <= ap_const_logic_1;
        else 
            training_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce1 <= ap_const_logic_1;
        else 
            training_data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce2_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce2 <= ap_const_logic_1;
        else 
            training_data_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce3_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce3 <= ap_const_logic_1;
        else 
            training_data_V_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce4_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce4 <= ap_const_logic_1;
        else 
            training_data_V_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce5_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce5 <= ap_const_logic_1;
        else 
            training_data_V_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce6_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce6 <= ap_const_logic_1;
        else 
            training_data_V_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce7_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce7 <= ap_const_logic_1;
        else 
            training_data_V_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce8_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce8 <= ap_const_logic_1;
        else 
            training_data_V_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce9_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce9 <= ap_const_logic_1;
        else 
            training_data_V_ce9 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
