<stg><name>myproject</name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %x_V_read = call i80 @_ssdm_op_Read.ap_vld.i80P(i80* %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="80">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %trunc_ln1117 = trunc i80 %x_V_read to i5

]]></Node>
<StgValue><ssdm name="trunc_ln1117"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %x_V_read, i32 75, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %sext_ln1117_1 = sext i5 %tmp_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %x_V_read, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %sext_ln1116 = sext i5 %tmp_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %sext_ln1116_1 = sext i5 %trunc_ln1117 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %r_V_23 = mul i10 %sext_ln1117_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %rhs_V = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %r_V_23, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %sext_ln700 = sext i5 %tmp_2 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %sext_ln728 = sext i5 %tmp_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %p_Val2_18 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %x_V_read, i32 70, i32 74)

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %rhs_V_1 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %p_Val2_18, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %sext_ln728_1 = sext i13 %rhs_V_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %ret_V = sub i14 %sext_ln728_1, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %sext_ln700_2 = sext i5 %tmp_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %r_V_24 = mul i10 %sext_ln1117_1, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %sext_ln1118 = sext i10 %r_V_24 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %r_V_25 = mul i15 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %sext_ln703 = sext i14 %ret_V to i15

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %ret_V_1 = add i15 %sext_ln703, %r_V_25

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %r_V_38 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_1, i2 0)

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  %sext_ln1118_1 = sext i7 %r_V_38 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  %r_V = add i8 %sext_ln1118_1, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:39  %sext_ln728_3 = sext i8 %r_V to i12

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %mul_ln728 = mul i12 %sext_ln728_3, %sext_ln728

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %sext_ln1118_2 = sext i5 %p_Val2_18 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:61  %sext_ln1118_3 = sext i5 %p_Val2_18 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %sext_ln1118_4 = sext i5 %p_Val2_18 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:63  %sext_ln1118_5 = sext i5 %p_Val2_18 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:64  %sext_ln728_5 = sext i5 %tmp_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:65  %tmp_4 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %x_V_read, i32 20, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %r_V_27 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %p_Val2_18, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %sext_ln1118_6 = sext i6 %r_V_27 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %sext_ln1116_3 = sext i6 %r_V_27 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:69  %r_V_28 = mul i11 %sext_ln1116_3, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:70  %sext_ln728_6 = sext i11 %r_V_28 to i14

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:71  %mul_ln728_1 = mul i14 %sext_ln728_6, %sext_ln728_5

]]></Node>
<StgValue><ssdm name="mul_ln728_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %rhs_V_7 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %mul_ln728_1, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:73  %sext_ln728_7 = sext i18 %rhs_V_7 to i19

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %r_V_7 = mul i10 %sext_ln1118_4, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:75  %sext_ln1118_7 = sext i5 %tmp_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:76  %sext_ln1118_8 = sext i5 %tmp_4 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %sext_ln1118_9 = sext i10 %r_V_7 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:78  %mul_ln728_2 = mul i13 %sext_ln1118_9, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln728_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="17" op_1_bw="13" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %rhs_V_8 = call i17 @_ssdm_op_BitConcatenate.i17.i13.i4(i13 %mul_ln728_2, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="19" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:80  %sext_ln728_8 = sext i17 %rhs_V_8 to i19

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:81  %ret_V_5 = sub i19 %sext_ln728_8, %sext_ln728_7

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:86  %r_V_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %p_Val2_18, i2 0)

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:87  %sext_ln1118_10 = sext i7 %r_V_8 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:88  %sext_ln1116_4 = sext i7 %r_V_8 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:94  %r_V_30 = sub i8 %sext_ln1118_10, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:95  %sext_ln728_11 = sext i8 %r_V_30 to i12

]]></Node>
<StgValue><ssdm name="sext_ln728_11"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %sext_ln1118_11 = sext i5 %tmp_4 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:97  %sext_ln728_12 = sext i5 %tmp_4 to i12

]]></Node>
<StgValue><ssdm name="sext_ln728_12"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:98  %mul_ln728_3 = mul i12 %sext_ln728_11, %sext_ln728_12

]]></Node>
<StgValue><ssdm name="mul_ln728_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:102  %shl_ln1118_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %p_Val2_18, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:103  %sext_ln1118_12 = sext i8 %shl_ln1118_6 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:104  %r_V_31 = sub i9 %sext_ln1118_12, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:110  %tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %x_V_read, i32 15, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:111  %sext_ln1118_13 = sext i5 %tmp_5 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:112  %r_V_12 = mul i10 %sext_ln1118_13, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:113  %sext_ln1118_14 = sext i10 %r_V_12 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:114  %r_V_32 = mul i15 %sext_ln1118_14, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %sext_ln1192_3 = sext i15 %r_V_32 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="17" op_1_bw="5" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:116  %rhs_V_13 = call i17 @_ssdm_op_BitConcatenate.i17.i5.i12(i5 %p_Val2_18, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_13"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:117  %sub_ln1192_3 = sub i17 %sext_ln1192_3, %rhs_V_13

]]></Node>
<StgValue><ssdm name="sub_ln1192_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:118  %r_V_33 = mul i10 %sext_ln1117_1, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:119  %rhs_V_14 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %r_V_33, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_14"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %sext_ln1192_4 = sext i14 %rhs_V_14 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:121  %sub_ln1192_4 = sub i17 %sub_ln1192_3, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="sub_ln1192_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:122  %r_V_34 = mul i10 %sext_ln700, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %sext_ln1118_15 = sext i5 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:127  %r_V_39 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_5, i2 0)

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:128  %sext_ln1118_16 = sext i7 %r_V_39 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:129  %r_V_16 = add i8 %sext_ln1118_16, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:130  %sext_ln1118_17 = sext i5 %tmp_5 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %sext_ln1118_18 = sext i8 %r_V_16 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:132  %mul_ln728_4 = mul i12 %sext_ln1118_18, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln728_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:136  %sext_ln1118_19 = sext i5 %tmp_5 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:137  %sub_ln728 = sub i7 %sext_ln1118_19, %r_V_39

]]></Node>
<StgValue><ssdm name="sub_ln728"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:144  %r_V_35 = mul i12 %sext_ln1116_4, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:145  %rhs_V_18 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %r_V_35, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_18"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %ret_V_11 = sub i16 0, %rhs_V_18

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:147  %r_V_36 = mul i10 %sext_ln700, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:148  %rhs_V_19 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %r_V_36, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_19"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:149  %sext_ln728_14 = sext i14 %rhs_V_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln728_14"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:150  %ret_V_12 = sub i16 %ret_V_11, %sext_ln728_14

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %r_V_37 = mul i10 %sext_ln1118_11, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:152  %rhs_V_20 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %r_V_37, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_20"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:153  %sext_ln728_15 = sext i14 %rhs_V_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln728_15"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %ret_V_13 = add i16 %sext_ln728_15, %ret_V_12

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:155  %rhs_V_21 = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %p_Val2_18, i9 0)

]]></Node>
<StgValue><ssdm name="rhs_V_21"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:156  %sext_ln728_16 = sext i14 %rhs_V_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln728_16"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:157  %ret_V_14 = add i16 %sext_ln728_16, %ret_V_13

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:158  %sext_ln703_4 = sext i16 %ret_V_14 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:159  %rhs_V_22 = call i15 @_ssdm_op_BitConcatenate.i15.i5.i10(i5 %tmp_1, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_22"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:160  %sext_ln728_17 = sext i15 %rhs_V_22 to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_17"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:161  %ret_V_15 = sub i17 %sext_ln703_4, %sext_ln728_17

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:162  %rhs_V_23 = call i15 @_ssdm_op_BitConcatenate.i15.i5.i10(i5 %tmp_5, i10 0)

]]></Node>
<StgValue><ssdm name="rhs_V_23"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="17" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:163  %sext_ln1192_8 = sext i15 %rhs_V_23 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %sub_ln1192_6 = sub i17 %ret_V_15, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="sub_ln1192_6"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:165  %ret_V_16 = add i17 -32768, %sub_ln1192_6

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:166  %trunc_ln708_3 = call i5 @_ssdm_op_PartSelect.i5.i17.i32.i32(i17 %ret_V_16, i32 12, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %lhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %r_V_30, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %r_V_40 = sub i8 %sext_ln1118_1, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="21" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:170  %sext_ln703_5 = sext i20 %lhs_V to i21

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:171  %rhs_V_24 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %r_V_40, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_24"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="21" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:172  %sext_ln728_18 = sext i20 %rhs_V_24 to i21

]]></Node>
<StgValue><ssdm name="sext_ln728_18"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:173  %ret_V_17 = sub i21 %sext_ln703_5, %sext_ln728_18

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:174  %r_V_22 = sub i8 %sext_ln1118_16, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:175  %sext_ln1118_20 = sext i8 %r_V_22 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:176  %mul_ln728_5 = mul i12 %sext_ln1118_20, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln728_5"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %rhs_V_25 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %mul_ln728_5, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_25"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="21" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:178  %sext_ln1192_9 = sext i20 %rhs_V_25 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:179  %sub_ln1192_7 = sub i21 %ret_V_17, %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="sub_ln1192_7"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:180  %ret_V_18 = add i21 -458752, %sub_ln1192_7

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:181  %trunc_ln708_4 = call i5 @_ssdm_op_PartSelect.i5.i21.i32.i32(i21 %ret_V_18, i32 16, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecBitsMap(i5* %y_4_V), !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  call void (...)* @_ssdm_op_SpecBitsMap(i5* %y_3_V), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i5* %y_2_V), !map !145

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i5* %y_1_V), !map !151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  call void (...)* @_ssdm_op_SpecBitsMap(i5* %y_0_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  call void (...)* @_ssdm_op_SpecBitsMap(i80* %x_V), !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  call void (...)* @_ssdm_op_SpecInterface(i80* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  call void (...)* @_ssdm_op_SpecInterface(i5* %y_0_V, i5* %y_1_V, i5* %y_2_V, i5* %y_3_V, i5* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %sext_ln1117 = sext i5 %tmp_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %sext_ln700_1 = sext i5 %tmp_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %rhs_V_2 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %r_V_24, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %sext_ln728_2 = sext i14 %rhs_V_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %ret_V_2 = add i15 %sext_ln728_2, %ret_V_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:41  %sext_ln703_1 = sext i15 %ret_V_2 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:42  %rhs_V_3 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %mul_ln728, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:43  %sext_ln728_4 = sext i16 %rhs_V_3 to i17

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:44  %ret_V_3 = sub i17 %sext_ln703_1, %sext_ln728_4

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="5" op_2_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:45  %rhs_V_4 = call i16 @_ssdm_op_BitConcatenate.i16.i5.i11(i5 %tmp_1, i11 0)

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:46  %sext_ln1192 = sext i16 %rhs_V_4 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:47  %add_ln1192 = add i17 %sext_ln1192, %ret_V_3

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %r_V_3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_2, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:49  %sext_ln1116_2 = sext i6 %r_V_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:50  %r_V_26 = mul i11 %sext_ln1116_2, %sext_ln700_1

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %rhs_V_5 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %r_V_26, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %sext_ln1192_1 = sext i15 %rhs_V_5 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:53  %add_ln1192_1 = add i17 %sext_ln1192_1, %add_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="5" op_2_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:54  %rhs_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i5.i11(i5 %tmp_2, i11 0)

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:55  %sext_ln1192_2 = sext i16 %rhs_V_6 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:56  %sub_ln1192 = sub i17 %add_ln1192_1, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="sub_ln1192"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:57  %ret_V_4 = add i17 -45056, %sub_ln1192

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %trunc_ln = call i5 @_ssdm_op_PartSelect.i5.i17.i32.i32(i17 %ret_V_4, i32 12, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:59  call void @_ssdm_op_Write.ap_vld.i5P(i5* %y_0_V, i5 %trunc_ln)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="20" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:82  %sext_ln703_2 = sext i19 %ret_V_5 to i20

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="19" op_0_bw="19" op_1_bw="11" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %rhs_V_9 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %r_V_28, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="20" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %sext_ln728_9 = sext i19 %rhs_V_9 to i20

]]></Node>
<StgValue><ssdm name="sext_ln728_9"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %ret_V_6 = add i20 %sext_ln728_9, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:89  %r_V_29 = mul i12 %sext_ln1116_4, %sext_ln1117

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="21" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %sext_ln703_3 = sext i20 %ret_V_6 to i21

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:91  %rhs_V_10 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %r_V_29, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="21" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:92  %sext_ln728_10 = sext i20 %rhs_V_10 to i21

]]></Node>
<StgValue><ssdm name="sext_ln728_10"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %ret_V_7 = add i21 %sext_ln728_10, %sext_ln703_3

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:99  %rhs_V_11 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %mul_ln728_3, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="21" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %sext_ln728_13 = sext i20 %rhs_V_11 to i21

]]></Node>
<StgValue><ssdm name="sext_ln728_13"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %ret_V_8 = sub i21 %ret_V_7, %sext_ln728_13

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="21" op_0_bw="21" op_1_bw="9" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:105  %rhs_V_12 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %r_V_31, i12 0)

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %sub_ln1192_2 = sub i21 %ret_V_8, %rhs_V_12

]]></Node>
<StgValue><ssdm name="sub_ln1192_2"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:107  %ret_V_9 = add i21 -851968, %sub_ln1192_2

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:108  %trunc_ln708_1 = call i5 @_ssdm_op_PartSelect.i5.i21.i32.i32(i21 %ret_V_9, i32 16, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:109  call void @_ssdm_op_Write.ap_vld.i5P(i5* %y_1_V, i5 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %rhs_V_15 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %r_V_34, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_15"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:124  %sext_ln1192_5 = sext i14 %rhs_V_15 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:125  %add_ln1192_6 = add i17 %sext_ln1192_5, %sub_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:133  %rhs_V_16 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %mul_ln728_4, i4 0)

]]></Node>
<StgValue><ssdm name="rhs_V_16"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:134  %sext_ln1192_6 = sext i16 %rhs_V_16 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:135  %sub_ln1192_5 = sub i17 %add_ln1192_6, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="sub_ln1192_5"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:138  %rhs_V_17 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %sub_ln728, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V_17"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %sext_ln1192_7 = sext i15 %rhs_V_17 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:140  %add_ln1192_7 = add i17 %sext_ln1192_7, %sub_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:141  %ret_V_10 = add i17 -20480, %add_ln1192_7

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:142  %trunc_ln708_2 = call i5 @_ssdm_op_PartSelect.i5.i17.i32.i32(i17 %ret_V_10, i32 12, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:143  call void @_ssdm_op_Write.ap_vld.i5P(i5* %y_2_V, i5 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  call void @_ssdm_op_Write.ap_vld.i5P(i5* %y_3_V, i5 %trunc_ln708_3)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:182  call void @_ssdm_op_Write.ap_vld.i5P(i5* %y_4_V, i5 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi21ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi20ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
