module testebench_NOT_GATE();
	logic [3:0] A;
	wire [3:0] OUT;
	
	NOT_GATE NOT_GATE_test(A, OUT);


	initial
		begin	
		#10 assign A = 4'b0001; 
		
		#10 assign A = 4'b0010;
		
	end


endmodule: testebench_NOT_GATE