Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 31 17:15:01 2025
| Host         : MadamImAdam running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Cronometro_onBoard_control_sets_placed.rpt
| Design       : Cronometro_onBoard
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              65 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                             |                              |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | BA/CU/E[0]                                  | reset_IBUF                   |                1 |              5 |         5.00 |
| ~clk_IBUF_BUFG | CR/counter_minuti/E[0]                      | reset_IBUF                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | BA/CU/FSM_onehot_stato_corrente_reg[1]_0[0] | reset_IBUF                   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | BA/CU/FSM_onehot_stato_corrente_reg[2]_0[0] | reset_IBUF                   |                1 |              6 |         6.00 |
| ~clk_IBUF_BUFG | CR/counter_secondi/temp_UMax_reg_0[0]       | reset_IBUF                   |                3 |              6 |         2.00 |
| ~clk_IBUF_BUFG | CR/base_dei_tempi/E[0]                      | reset_IBUF                   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | BA/deb/deb.count[31]_i_2_n_0                | BA/deb/deb.count[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                                             | reset_IBUF                   |               19 |             59 |         3.11 |
+----------------+---------------------------------------------+------------------------------+------------------+----------------+--------------+


