{
  "name": "<arch::kernel::apic::xapic::XApic as arch::kernel::apic::Apic>::send_ipi",
  "safe": false,
  "callees": {
    "irq::guard::disable_local": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Disables all IRQs on the current CPU (i.e., locally).\n\n This function returns a guard object, which will automatically enable local IRQs again when\n it is dropped. This function works correctly even when it is called in a _nested_ way.\n The local IRQs shall only be re-enabled when the most outer guard is dropped.\n\n This function can play nicely with [`SpinLock`] as the type uses this function internally.\n One can invoke this function even after acquiring a spin lock. And the reversed order is also ok.\n\n [`SpinLock`]: crate::sync::SpinLock\n\n # Example\n\n ```rust\n use ostd::irq;\n\n {\n     let _ = irq::disable_local();\n     todo!(\"do something when irqs are disabled\");\n }\n ```\n",
      "adt": {
        "irq::guard::DisabledLocalIrqGuard": "Constructor"
      }
    },
    "io::io_mem::IoMem::<io::io_mem::Sensitive>::write_once": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Writes a value of the `PodOnce` type at the specified offset using one\n non-tearing memory store.\n\n Except that the offset is specified explicitly, the semantics of this\n method is the same as [`VmWriter::write_once`].\n\n # Safety\n\n The caller must ensure that the offset and the write operation is valid,\n e.g., follows the specification when used for implementing drivers, does\n not cause any out-of-bounds access, and does not cause unsound side\n effects (e.g., corrupting the kernel memory).\n",
      "adt": {
        "io::io_mem::IoMem": "ImmutableAsArgument"
      }
    },
    "arch::kernel::apic::Icr::upper": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the higher 32 bits of the ICR.\n",
      "adt": {
        "arch::kernel::apic::Icr": "ImmutableAsArgument"
      }
    },
    "arch::kernel::apic::Icr::lower": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the lower 32 bits of the ICR.\n",
      "adt": {
        "arch::kernel::apic::Icr": "ImmutableAsArgument"
      }
    },
    "io::io_mem::IoMem::<io::io_mem::Sensitive>::read_once": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Reads a value of the `PodOnce` type at the specified offset using one\n non-tearing memory load.\n\n Except that the offset is specified explicitly, the semantics of this\n method is the same as [`VmReader::read_once`].\n\n # Safety\n\n The caller must ensure that the offset and the read operation is valid,\n e.g., follows the specification when used for implementing drivers, does\n not cause any out-of-bounds access, and does not cause unsound side\n effects (e.g., corrupting the kernel memory).\n",
      "adt": {
        "io::io_mem::IoMem": "ImmutableAsArgument"
      }
    }
  },
  "adts": {
    "irq::guard::DisabledLocalIrqGuard": [
      "Plain"
    ],
    "io::io_mem::IoMem": [
      "Ref"
    ],
    "arch::kernel::apic::xapic::XApic": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "Ref"
    ],
    "arch::kernel::apic::Icr": [
      "Ref",
      "Plain"
    ]
  },
  "path": 1271,
  "span": "ostd/src/arch/x86/kernel/apic/xapic.rs:81:5: 105:6",
  "src": "unsafe fn send_ipi(&self, icr: super::Icr) {\n        let _guard = crate::irq::disable_local();\n\n        // SAFETY: These operations write the interrupt command to APIC and wait for results. The\n        // caller guarantees it's safe to execute this interrupt command.\n        unsafe {\n            self.io_mem.write_once(xapic::XAPIC_ESR as usize, &0u32);\n            // The upper 32 bits of ICR must be written into XAPIC_ICR1 first,\n            // because writing into XAPIC_ICR0 will trigger the action of\n            // interrupt sending.\n            self.io_mem\n                .write_once(xapic::XAPIC_ICR1 as usize, &icr.upper());\n            self.io_mem\n                .write_once(xapic::XAPIC_ICR0 as usize, &icr.lower());\n            loop {\n                let icr = self.io_mem.read_once::<u32>(xapic::XAPIC_ICR0 as usize);\n                if ((icr >> 12) & 0x1) == 0 {\n                    break;\n                }\n                if self.io_mem.read_once::<u32>(xapic::XAPIC_ESR as usize) > 0 {\n                    break;\n                }\n            }\n        }\n    }",
  "mir": "fn <arch::kernel::apic::xapic::XApic as arch::kernel::apic::Apic>::send_ipi(_1: &arch::kernel::apic::xapic::XApic, _2: arch::kernel::apic::Icr) -> () {\n    let mut _0: ();\n    let  _3: irq::guard::DisabledLocalIrqGuard;\n    let  _4: ();\n    let mut _5: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let mut _6: usize;\n    let  _7: &u32;\n    let  _8: ();\n    let mut _9: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let mut _10: usize;\n    let  _11: &u32;\n    let  _12: u32;\n    let mut _13: &arch::kernel::apic::Icr;\n    let  _14: ();\n    let mut _15: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let mut _16: usize;\n    let  _17: &u32;\n    let  _18: u32;\n    let mut _19: &arch::kernel::apic::Icr;\n    let  _20: u32;\n    let mut _21: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let mut _22: usize;\n    let mut _23: u32;\n    let mut _24: u32;\n    let mut _25: u32;\n    let mut _26: bool;\n    let mut _27: bool;\n    let mut _28: u32;\n    let mut _29: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let mut _30: usize;\n    debug self => _1;\n    debug icr => _2;\n    debug _guard => _3;\n    debug icr => _20;\n    bb0: {\n        StorageLive(_3);\n        _3 = irq::guard::disable_local() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        StorageLive(_6);\n        _6 = x86::apic::xapic::XAPIC_ESR as usize;\n        _7 = <arch::kernel::apic::xapic::XApic as arch::kernel::apic::Apic>::send_ipi::promoted[0];\n        _4 = io::io_mem::IoMem::<io::io_mem::Sensitive>::write_once::<u32>(move _5, move _6, _7) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageLive(_9);\n        _9 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        StorageLive(_10);\n        _10 = x86::apic::xapic::XAPIC_ICR1 as usize;\n        StorageLive(_12);\n        StorageLive(_13);\n        _13 = &_2;\n        _12 = arch::kernel::apic::Icr::upper(move _13) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_13);\n        _11 = &_12;\n        _8 = io::io_mem::IoMem::<io::io_mem::Sensitive>::write_once::<u32>(move _9, move _10, _11) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_10);\n        StorageDead(_9);\n        StorageDead(_12);\n        StorageLive(_15);\n        _15 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        StorageLive(_16);\n        _16 = x86::apic::xapic::XAPIC_ICR0 as usize;\n        StorageLive(_18);\n        StorageLive(_19);\n        _19 = &_2;\n        _18 = arch::kernel::apic::Icr::lower(move _19) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_19);\n        _17 = &_18;\n        _14 = io::io_mem::IoMem::<io::io_mem::Sensitive>::write_once::<u32>(move _15, move _16, _17) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_16);\n        StorageDead(_15);\n        StorageDead(_18);\n        goto -> bb7;\n    }\n    bb7: {\n        StorageLive(_21);\n        _21 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        StorageLive(_22);\n        _22 = x86::apic::xapic::XAPIC_ICR0 as usize;\n        _20 = io::io_mem::IoMem::<io::io_mem::Sensitive>::read_once::<u32>(move _21, move _22) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_22);\n        StorageDead(_21);\n        StorageLive(_23);\n        StorageLive(_24);\n        _25 = 12_i32 as u32;\n        _26 = Lt(move _25, 32_u32);\n        assert(move _26, \"attempt to shift right by `{}`, which would overflow\", 12_i32) -> [success: bb9, unwind unreachable];\n    }\n    bb9: {\n        _24 = Shr(_20, 12_i32);\n        _23 = BitAnd(move _24, 1_u32);\n        StorageDead(_24);\n        switchInt(move _23) -> [0: bb10, otherwise: bb11];\n    }\n    bb10: {\n        StorageDead(_23);\n        goto -> bb15;\n    }\n    bb11: {\n        StorageDead(_23);\n        StorageLive(_27);\n        StorageLive(_28);\n        StorageLive(_29);\n        _29 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        StorageLive(_30);\n        _30 = x86::apic::xapic::XAPIC_ESR as usize;\n        _28 = io::io_mem::IoMem::<io::io_mem::Sensitive>::read_once::<u32>(move _29, move _30) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        StorageDead(_30);\n        StorageDead(_29);\n        _27 = Gt(move _28, 0_u32);\n        switchInt(move _27) -> [0: bb14, otherwise: bb13];\n    }\n    bb13: {\n        StorageDead(_28);\n        StorageDead(_27);\n        goto -> bb15;\n    }\n    bb14: {\n        StorageDead(_28);\n        StorageDead(_27);\n        goto -> bb7;\n    }\n    bb15: {\n        drop(_3) -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}