$date
	Wed Apr 17 14:53:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module sequence_detector_tb $end
$var wire 1 ! z $end
$var parameter 32 " T $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % w $end
$scope module sq $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % w $end
$var parameter 2 & A $end
$var parameter 2 ' B $end
$var parameter 2 ( C $end
$var reg 2 ) state_next [1:0] $end
$var reg 2 * state_reg [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 (
b1 '
b0 &
b10100 "
$end
#0
$dumpvars
b0 *
bx )
x%
1$
1#
0!
$end
#1000
0%
0#
#2000
b1 )
1%
1#
#3000
0%
0#
0$
#4000
b10 )
b1 *
1%
1#
#5000
0#
#6000
1!
b10 *
b0 )
0%
1#
#7000
1%
0#
#8000
b1 )
0!
b0 *
1#
#9000
0#
#10000
b0 )
b1 *
0%
1#
#11000
b10 )
1%
0#
