---
layout: page
title: Github
permalink: /github/
---

## Featured Projects

- [ACORN Encryption/Decryption RTL](https://github.com/Ikarthikmb/ACORN128b2025/tree/state_in_top)  
  RTL hardware implementation of the ACORN authenticated encryption cipher.
  
- [Cilantro RISC-V Processor](https://github.com/Ikarthikmb/rtl_designs) *(In progress)*  
  A simple RISC-V based processor.

- [MIPS Processor](https://github.com/Ikarthikmb/rtl_designs/tree/main/8_mips_processor) *(In progress)*  
  RTL implementation of a MIPS processor.

- [16-bit Neuron Unit with ReLU Activation](https://github.com/Ikarthikmb/rtl_designs/blob/main/9_neuron_unit/README.md)  
  A fundamental building block of artificial neural networks.

---

## Verilog Designs

- [Basic Gates: AND, OR, NAND, NOR, XOR, XNOR](https://github.com/Ikarthikmb/VerilogFod/blob/main/gates/basic_gates.v)
- [1 Bit Inverter](https://github.com/Ikarthikmb/VerilogFod/blob/main/inverter/inverter.v)
- [Half Adder](https://github.com/Ikarthikmb/VerilogFod/blob/main/half_adder.v)
- [16 Bit Binary Adder Tree](https://github.com/Ikarthikmb/VerilogFod/blob/main/binary_adder_tree.v)
- [PWM Generator](https://github.com/Ikarthikmb/rtl_designs/blob/main/5_pwm_generator/README.md)
- [8-bit Numerically Controlled Oscillator](https://github.com/Ikarthikmb/rtl_designs/blob/main/6_numerically_controlled_oscillator/README.md)
- [UART Receiver](https://github.com/Ikarthikmb/VerilogFod/blob/main/uart_rx.v)

## Processors & AI

- [Cilantro RISC-V Processor](https://github.com/Ikarthikmb/rtl_designs) *(In progress)*
- [MIPS Processor](https://github.com/Ikarthikmb/rtl_designs/tree/main/8_mips_processor) *(In progress)*
- [16-bit Neuron Unit with ReLU Activation](https://github.com/Ikarthikmb/rtl_designs/blob/main/9_neuron_unit/README.md)

## Encryption

- [ACORN Encryption/Decryption RTL](https://github.com/Ikarthikmb/ACORN128b2025/tree/state_in_top)

## Learning Resources

- [Data Types in Verilog HDL](https://github.com/Ikarthikmb/VerilogFod/blob/main/data_types/data_types.v)
- [Code Questions on Data Types](https://github.com/Ikarthikmb/VerilogFod/blob/main/assignment2.md)
- [Icarus Verilog + GTK Wave Guide](https://github.com/Ikarthikmb/VerilogFod/blob/main/References/Icarus_Verilog_GTKWave_guide.pdf)

## In-Progress Projects

- [Gray to Binary Converter](https://github.com/Ikarthikmb/rtl_designs)
- [Cilantro RISC-V Processor](https://github.com/Ikarthikmb/rtl_designs)
- [MIPS Processor](https://github.com/Ikarthikmb/rtl_designs/tree/main/8_mips_processor)

