

================================================================
== Vivado HLS Report for 'aes_encrypt'
================================================================
* Date:           Mon Nov 18 20:33:13 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.498 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3803|     4483| 38.030 us | 44.830 us |  3803|  4483|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+------+------+---------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------+-----------+---------+---------+-----------+-----------+------+------+---------+
        |grp_aes_main_fu_131   |aes_main   |     2720|     2720| 27.200 us | 27.200 us |  2720|  2720|   none  |
        |grp_expandKey_fu_139  |expandKey  |      998|     1678|  9.980 us | 16.780 us |   998|  1678|   none  |
        +----------------------+-----------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 2     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 2.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    136|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      -|    1416|   4030|    0|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    209|    -|
|Register         |        -|      -|      54|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      0|    1470|   4375|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|       1|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------+-----------+---------+-------+-----+------+-----+
    |grp_aes_main_fu_131   |aes_main   |        2|      0|  936|  3038|    0|
    |grp_expandKey_fu_139  |expandKey  |        2|      0|  480|   992|    0|
    +----------------------+-----------+---------+-------+-----+------+-----+
    |Total                 |           |        4|      0| 1416|  4030|    0|
    +----------------------+-----------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |block_U        |aes_encrypt_block     |        1|  0|   0|    0|    16|    8|     1|          128|
    |expandedKey_U  |aes_encrypt_expandEe  |        1|  0|   0|    0|   176|    8|     1|         1408|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        2|  0|   0|    0|   192|   16|     2|         1536|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln51_1_fu_216_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln51_fu_194_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln67_1_fu_291_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln67_fu_281_p2    |     +    |      0|  0|  13|           4|           4|
    |i_10_fu_235_p2        |     +    |      0|  0|  12|           3|           1|
    |i_fu_160_p2           |     +    |      0|  0|  12|           3|           1|
    |j_3_fu_263_p2         |     +    |      0|  0|  12|           3|           1|
    |j_fu_188_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln46_fu_154_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln49_fu_182_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln62_fu_229_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln65_fu_257_p2   |   icmp   |      0|  0|   9|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 136|          40|          36|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  50|         11|    1|         11|
    |block_address0        |  21|          4|    4|         16|
    |block_ce0             |  15|          3|    1|          3|
    |block_ce1             |   9|          2|    1|          2|
    |block_d0              |  15|          3|    8|         24|
    |block_we0             |  15|          3|    1|          3|
    |block_we1             |   9|          2|    1|          2|
    |expandedKey_address0  |  15|          3|    8|         24|
    |expandedKey_ce0       |  15|          3|    1|          3|
    |expandedKey_we0       |   9|          2|    1|          2|
    |i_0_reg_87            |   9|          2|    3|          6|
    |i_1_reg_109           |   9|          2|    3|          6|
    |j_0_reg_98            |   9|          2|    3|          6|
    |j_1_reg_120           |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 209|         44|   39|        114|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln51_1_reg_331                 |   4|   0|    4|          0|
    |add_ln67_1_reg_367                 |   4|   0|    4|          0|
    |ap_CS_fsm                          |  10|   0|   10|          0|
    |grp_aes_main_fu_131_ap_start_reg   |   1|   0|    1|          0|
    |grp_expandKey_fu_139_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_87                         |   3|   0|    3|          0|
    |i_10_reg_344                       |   3|   0|    3|          0|
    |i_1_reg_109                        |   3|   0|    3|          0|
    |i_reg_308                          |   3|   0|    3|          0|
    |j_0_reg_98                         |   3|   0|    3|          0|
    |j_1_reg_120                        |   3|   0|    3|          0|
    |j_3_reg_357                        |   3|   0|    3|          0|
    |j_reg_321                          |   3|   0|    3|          0|
    |shl_ln2_reg_349                    |   2|   0|    4|          2|
    |shl_ln_reg_313                     |   2|   0|    4|          2|
    |zext_ln46_reg_300                  |   3|   0|    4|          1|
    |zext_ln62_reg_336                  |   3|   0|    4|          1|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  54|   0|   60|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  aes_encrypt | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  aes_encrypt | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  aes_encrypt | return value |
|ap_done            | out |    1| ap_ctrl_hs |  aes_encrypt | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  aes_encrypt | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  aes_encrypt | return value |
|input_r_address0   | out |    4|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    8|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    8|  ap_memory |   output_r   |     array    |
|key_address0       | out |    4|  ap_memory |      key     |     array    |
|key_ce0            | out |    1|  ap_memory |      key     |     array    |
|key_q0             |  in |    8|  ap_memory |      key     |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 8 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%block = alloca [16 x i8], align 16" [encrypt.cpp:42]   --->   Operation 11 'alloca' 'block' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%expandedKey = alloca [176 x i8], align 16" [encrypt.cpp:44]   --->   Operation 12 'alloca' 'expandedKey' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.loopexit1" [encrypt.cpp:46]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit1.loopexit ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %i_0 to i4" [encrypt.cpp:46]   --->   Operation 15 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.13ns)   --->   "%icmp_ln46 = icmp eq i3 %i_0, -4" [encrypt.cpp:46]   --->   Operation 16 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [encrypt.cpp:46]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %2, label %.preheader1.preheader" [encrypt.cpp:46]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i3 %i_0 to i2" [encrypt.cpp:51]   --->   Operation 20 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln51, i2 0)" [encrypt.cpp:51]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader1" [encrypt.cpp:49]   --->   Operation 22 'br' <Predicate = (!icmp_ln46)> <Delay = 1.76>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @expandKey([176 x i8]* %expandedKey, [16 x i8]* %key)" [encrypt.cpp:56]   --->   Operation 23 'call' <Predicate = (icmp_ln46)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i3 %j_0 to i4" [encrypt.cpp:49]   --->   Operation 25 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln49 = icmp eq i3 %j_0, -4" [encrypt.cpp:49]   --->   Operation 26 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 27 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [encrypt.cpp:49]   --->   Operation 28 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %.loopexit1.loopexit, label %1" [encrypt.cpp:49]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln51 = add i4 %zext_ln49, %shl_ln" [encrypt.cpp:51]   --->   Operation 30 'add' 'add_ln51' <Predicate = (!icmp_ln49)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %add_ln51 to i64" [encrypt.cpp:51]   --->   Operation 31 'zext' 'zext_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [16 x i8]* %input_r, i64 0, i64 %zext_ln51" [encrypt.cpp:51]   --->   Operation 32 'getelementptr' 'input_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%input_load = load i8* %input_addr, align 1" [encrypt.cpp:51]   --->   Operation 33 'load' 'input_load' <Predicate = (!icmp_ln49)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i3 %j_0 to i2" [encrypt.cpp:51]   --->   Operation 34 'trunc' 'trunc_ln51_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln51_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln51_1, i2 0)" [encrypt.cpp:51]   --->   Operation 35 'bitconcatenate' 'shl_ln51_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln51_1 = add i4 %shl_ln51_1, %zext_ln46" [encrypt.cpp:51]   --->   Operation 36 'add' 'add_ln51_1' <Predicate = (!icmp_ln49)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 37 'br' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 38 [1/2] (2.32ns)   --->   "%input_load = load i8* %input_addr, align 1" [encrypt.cpp:51]   --->   Operation 38 'load' 'input_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i4 %add_ln51_1 to i64" [encrypt.cpp:51]   --->   Operation 39 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln51_1" [encrypt.cpp:51]   --->   Operation 40 'getelementptr' 'block_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.32ns)   --->   "store i8 %input_load, i8* %block_addr, align 1" [encrypt.cpp:51]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader1" [encrypt.cpp:49]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @expandKey([176 x i8]* %expandedKey, [16 x i8]* %key)" [encrypt.cpp:56]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "call fastcc void @aes_main([16 x i8]* %block, [176 x i8]* %expandedKey)" [encrypt.cpp:59]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @aes_main([16 x i8]* %block, [176 x i8]* %expandedKey)" [encrypt.cpp:59]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 46 [1/1] (1.76ns)   --->   "br label %.loopexit" [encrypt.cpp:62]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 1.76>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %2 ], [ %i_10, %.loopexit.loopexit ]"   --->   Operation 47 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i3 %i_1 to i4" [encrypt.cpp:62]   --->   Operation 48 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln62 = icmp eq i3 %i_1, -4" [encrypt.cpp:62]   --->   Operation 49 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 50 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (1.65ns)   --->   "%i_10 = add i3 %i_1, 1" [encrypt.cpp:62]   --->   Operation 51 'add' 'i_10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %4, label %.preheader.preheader" [encrypt.cpp:62]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i3 %i_1 to i2" [encrypt.cpp:67]   --->   Operation 53 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln67, i2 0)" [encrypt.cpp:67]   --->   Operation 54 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader" [encrypt.cpp:65]   --->   Operation 55 'br' <Predicate = (!icmp_ln62)> <Delay = 1.76>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [encrypt.cpp:70]   --->   Operation 56 'ret' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.05>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j_3, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i3 %j_1 to i4" [encrypt.cpp:65]   --->   Operation 58 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (1.13ns)   --->   "%icmp_ln65 = icmp eq i3 %j_1, -4" [encrypt.cpp:65]   --->   Operation 59 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 60 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (1.65ns)   --->   "%j_3 = add i3 %j_1, 1" [encrypt.cpp:65]   --->   Operation 61 'add' 'j_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.loopexit.loopexit, label %3" [encrypt.cpp:65]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i3 %j_1 to i2" [encrypt.cpp:67]   --->   Operation 63 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln67_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln67_1, i2 0)" [encrypt.cpp:67]   --->   Operation 64 'bitconcatenate' 'shl_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (1.73ns)   --->   "%add_ln67 = add i4 %shl_ln67_1, %zext_ln62" [encrypt.cpp:67]   --->   Operation 65 'add' 'add_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i4 %add_ln67 to i64" [encrypt.cpp:67]   --->   Operation 66 'zext' 'zext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln67" [encrypt.cpp:67]   --->   Operation 67 'getelementptr' 'block_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 68 [2/2] (2.32ns)   --->   "%block_load = load i8* %block_addr_1, align 1" [encrypt.cpp:67]   --->   Operation 68 'load' 'block_load' <Predicate = (!icmp_ln65)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln67_1 = add i4 %zext_ln65, %shl_ln2" [encrypt.cpp:67]   --->   Operation 69 'add' 'add_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 70 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 4.64>
ST_10 : Operation 71 [1/2] (2.32ns)   --->   "%block_load = load i8* %block_addr_1, align 1" [encrypt.cpp:67]   --->   Operation 71 'load' 'block_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i4 %add_ln67_1 to i64" [encrypt.cpp:67]   --->   Operation 72 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i8]* %output_r, i64 0, i64 %zext_ln67_1" [encrypt.cpp:67]   --->   Operation 73 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (2.32ns)   --->   "store i8 %block_load, i8* %output_addr, align 1" [encrypt.cpp:67]   --->   Operation 74 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader" [encrypt.cpp:65]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
block        (alloca           ) [ 00111111111]
expandedKey  (alloca           ) [ 00111111000]
br_ln46      (br               ) [ 01111000000]
i_0          (phi              ) [ 00100000000]
zext_ln46    (zext             ) [ 00011000000]
icmp_ln46    (icmp             ) [ 00111000000]
empty        (speclooptripcount) [ 00000000000]
i            (add              ) [ 01111000000]
br_ln46      (br               ) [ 00000000000]
trunc_ln51   (trunc            ) [ 00000000000]
shl_ln       (bitconcatenate   ) [ 00011000000]
br_ln49      (br               ) [ 00111000000]
j_0          (phi              ) [ 00010000000]
zext_ln49    (zext             ) [ 00000000000]
icmp_ln49    (icmp             ) [ 00111000000]
empty_23     (speclooptripcount) [ 00000000000]
j            (add              ) [ 00111000000]
br_ln49      (br               ) [ 00000000000]
add_ln51     (add              ) [ 00000000000]
zext_ln51    (zext             ) [ 00000000000]
input_addr   (getelementptr    ) [ 00001000000]
trunc_ln51_1 (trunc            ) [ 00000000000]
shl_ln51_1   (bitconcatenate   ) [ 00000000000]
add_ln51_1   (add              ) [ 00001000000]
br_ln0       (br               ) [ 01111000000]
input_load   (load             ) [ 00000000000]
zext_ln51_1  (zext             ) [ 00000000000]
block_addr   (getelementptr    ) [ 00000000000]
store_ln51   (store            ) [ 00000000000]
br_ln49      (br               ) [ 00111000000]
call_ln56    (call             ) [ 00000000000]
call_ln59    (call             ) [ 00000000000]
br_ln62      (br               ) [ 00000001111]
i_1          (phi              ) [ 00000000100]
zext_ln62    (zext             ) [ 00000000011]
icmp_ln62    (icmp             ) [ 00000000111]
empty_24     (speclooptripcount) [ 00000000000]
i_10         (add              ) [ 00000001111]
br_ln62      (br               ) [ 00000000000]
trunc_ln67   (trunc            ) [ 00000000000]
shl_ln2      (bitconcatenate   ) [ 00000000011]
br_ln65      (br               ) [ 00000000111]
ret_ln70     (ret              ) [ 00000000000]
j_1          (phi              ) [ 00000000010]
zext_ln65    (zext             ) [ 00000000000]
icmp_ln65    (icmp             ) [ 00000000111]
empty_25     (speclooptripcount) [ 00000000000]
j_3          (add              ) [ 00000000111]
br_ln65      (br               ) [ 00000000000]
trunc_ln67_1 (trunc            ) [ 00000000000]
shl_ln67_1   (bitconcatenate   ) [ 00000000000]
add_ln67     (add              ) [ 00000000000]
zext_ln67    (zext             ) [ 00000000000]
block_addr_1 (getelementptr    ) [ 00000000001]
add_ln67_1   (add              ) [ 00000000001]
br_ln0       (br               ) [ 00000001111]
block_load   (load             ) [ 00000000000]
zext_ln67_1  (zext             ) [ 00000000000]
output_addr  (getelementptr    ) [ 00000000000]
store_ln67   (store            ) [ 00000000000]
br_ln65      (br               ) [ 00000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Rcon">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandKey"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_main"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="block_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="expandedKey_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="expandedKey/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="input_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="4" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="0"/>
<pin id="49" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="block_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="4" slack="0"/>
<pin id="57" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln51/4 block_load/9 "/>
</bind>
</comp>

<comp id="66" class="1004" name="block_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr_1/9 "/>
</bind>
</comp>

<comp id="73" class="1004" name="output_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln67_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/10 "/>
</bind>
</comp>

<comp id="87" class="1005" name="i_0_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="1"/>
<pin id="89" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_0_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="3" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="j_0_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="1"/>
<pin id="100" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_0_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_1_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="1"/>
<pin id="111" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_1_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="120" class="1005" name="j_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="1"/>
<pin id="122" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_1_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_aes_main_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="3" bw="8" slack="0"/>
<pin id="136" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_expandKey_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="0" index="3" bw="8" slack="0"/>
<pin id="144" dir="0" index="4" bw="8" slack="0"/>
<pin id="145" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln46_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln46_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln51_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="shl_ln_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln49_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln49_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln51_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="1"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln51_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln51_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln51_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln51_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln51_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="1"/>
<pin id="219" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln51_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln62_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln62_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_10_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln67_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln65_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/9 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln65_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="j_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln67_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_1/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="shl_ln67_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln67_1/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln67_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="1"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln67_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln67_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="1"/>
<pin id="294" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/9 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln67_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_1/10 "/>
</bind>
</comp>

<comp id="300" class="1005" name="zext_ln46_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="313" class="1005" name="shl_ln_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="321" class="1005" name="j_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="326" class="1005" name="input_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="1"/>
<pin id="328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="add_ln51_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="zext_ln62_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_10_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="349" class="1005" name="shl_ln2_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="j_3_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="block_addr_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln67_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="28" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="64"><net_src comp="47" pin="3"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="72"><net_src comp="66" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="59" pin="3"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="139" pin=4"/></net>

<net id="153"><net_src comp="91" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="91" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="91" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="91" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="102" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="102" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="102" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="178" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="207"><net_src comp="102" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="228"><net_src comp="113" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="113" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="113" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="113" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="124" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="124" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="124" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="124" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="295"><net_src comp="253" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="303"><net_src comp="150" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="311"><net_src comp="160" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="316"><net_src comp="170" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="324"><net_src comp="188" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="329"><net_src comp="40" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="334"><net_src comp="216" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="339"><net_src comp="225" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="347"><net_src comp="235" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="352"><net_src comp="245" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="360"><net_src comp="263" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="365"><net_src comp="66" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="370"><net_src comp="291" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="296" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: output_r | {10 }
	Port: key | {}
	Port: sbox | {}
	Port: Rcon | {}
 - Input state : 
	Port: aes_encrypt : input_r | {3 4 }
	Port: aes_encrypt : output_r | {}
	Port: aes_encrypt : key | {2 5 }
	Port: aes_encrypt : sbox | {2 5 6 7 }
	Port: aes_encrypt : Rcon | {2 5 }
  - Chain level:
	State 1
	State 2
		zext_ln46 : 1
		icmp_ln46 : 1
		i : 1
		br_ln46 : 2
		trunc_ln51 : 1
		shl_ln : 2
	State 3
		zext_ln49 : 1
		icmp_ln49 : 1
		j : 1
		br_ln49 : 2
		add_ln51 : 2
		zext_ln51 : 3
		input_addr : 4
		input_load : 5
		trunc_ln51_1 : 1
		shl_ln51_1 : 2
		add_ln51_1 : 3
	State 4
		block_addr : 1
		store_ln51 : 2
	State 5
	State 6
	State 7
	State 8
		zext_ln62 : 1
		icmp_ln62 : 1
		i_10 : 1
		br_ln62 : 2
		trunc_ln67 : 1
		shl_ln2 : 2
	State 9
		zext_ln65 : 1
		icmp_ln65 : 1
		j_3 : 1
		br_ln65 : 2
		trunc_ln67_1 : 1
		shl_ln67_1 : 2
		add_ln67 : 3
		zext_ln67 : 4
		block_addr_1 : 5
		block_load : 6
		add_ln67_1 : 2
	State 10
		output_addr : 1
		store_ln67 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit   |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------|---------|---------|---------|---------|---------|
|   call   |  grp_aes_main_fu_131 |    0    | 63.0896 |   1318  |   1878  |    0    |
|          | grp_expandKey_fu_139 |    0    |  16.104 |   631   |   586   |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|
|          |       i_fu_160       |    0    |    0    |    0    |    12   |    0    |
|          |       j_fu_188       |    0    |    0    |    0    |    12   |    0    |
|          |    add_ln51_fu_194   |    0    |    0    |    0    |    13   |    0    |
|    add   |   add_ln51_1_fu_216  |    0    |    0    |    0    |    13   |    0    |
|          |      i_10_fu_235     |    0    |    0    |    0    |    12   |    0    |
|          |      j_3_fu_263      |    0    |    0    |    0    |    12   |    0    |
|          |    add_ln67_fu_281   |    0    |    0    |    0    |    13   |    0    |
|          |   add_ln67_1_fu_291  |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|
|          |   icmp_ln46_fu_154   |    0    |    0    |    0    |    9    |    0    |
|   icmp   |   icmp_ln49_fu_182   |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln62_fu_229   |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln65_fu_257   |    0    |    0    |    0    |    9    |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|
|          |   zext_ln46_fu_150   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln49_fu_178   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln51_fu_199   |    0    |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln51_1_fu_221  |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln62_fu_225   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln65_fu_253   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln67_fu_286   |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln67_1_fu_296  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|
|          |   trunc_ln51_fu_166  |    0    |    0    |    0    |    0    |    0    |
|   trunc  |  trunc_ln51_1_fu_204 |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln67_fu_241  |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln67_1_fu_269 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|
|          |     shl_ln_fu_170    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|   shl_ln51_1_fu_208  |    0    |    0    |    0    |    0    |    0    |
|          |    shl_ln2_fu_245    |    0    |    0    |    0    |    0    |    0    |
|          |   shl_ln67_1_fu_273  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|
|   Total  |                      |    0    | 79.1936 |   1949  |   2600  |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|   block   |    1   |    0   |    0   |    0   |
|expandedKey|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln51_1_reg_331 |    4   |
| add_ln67_1_reg_367 |    4   |
|block_addr_1_reg_362|    4   |
|     i_0_reg_87     |    3   |
|    i_10_reg_344    |    3   |
|     i_1_reg_109    |    3   |
|      i_reg_308     |    3   |
| input_addr_reg_326 |    4   |
|     j_0_reg_98     |    3   |
|     j_1_reg_120    |    3   |
|     j_3_reg_357    |    3   |
|      j_reg_321     |    3   |
|   shl_ln2_reg_349  |    4   |
|   shl_ln_reg_313   |    4   |
|  zext_ln46_reg_300 |    4   |
|  zext_ln62_reg_336 |    4   |
+--------------------+--------+
|        Total       |   56   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_59 |  p0  |   3  |   4  |   12   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   || 3.58375 ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   79   |  1949  |  2600  |    0   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   24   |    -   |
|  Register |    -   |    -   |   56   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   82   |  2005  |  2624  |    0   |
+-----------+--------+--------+--------+--------+--------+
