Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 27 08:38:50 2021
| Host         : C195-UL-41 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.089        0.000                      0                 3522        0.053        0.000                      0                 3522        2.000        0.000                       0                  1327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             6.089        0.000                      0                 3301        0.053        0.000                      0                 3301        9.020        0.000                       0                  1250  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       14.690        0.000                      0                  149        0.154        0.000                      0                  149        9.500        0.000                       0                    73  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                           8.333        0.000                      0                   63        0.060        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                          15.737        0.000                      0                    8        1.064        0.000                      0                    8  
**async_default**              clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       10.993        0.000                      0                   23        2.643        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.960ns  (logic 7.171ns (55.330%)  route 5.789ns (44.670%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.763     3.071    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.080 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.795     7.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.999    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.379 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.379    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.618 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[2]
                         net (fo=2, routed)           0.856     9.474    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_5
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.301     9.775 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16/O
                         net (fo=1, routed)           0.000     9.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.308    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.527 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_7/O[0]
                         net (fo=1, routed)           0.588    11.115    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[11]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.960 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.183 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[0]
                         net (fo=17, routed)          1.799    13.982    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y27         LUT5 (Prop_lut5_I1_O)        0.299    14.281 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=3, routed)           1.750    16.031    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/wea_reg[0]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.543    22.735    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.865    
                         clock uncertainty           -0.302    22.563    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.120    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.120    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.989ns  (logic 7.171ns (55.209%)  route 5.818ns (44.791%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.763     3.071    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.080 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.795     7.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.999    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.379 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.379    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.618 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[2]
                         net (fo=2, routed)           0.856     9.474    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_5
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.301     9.775 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16/O
                         net (fo=1, routed)           0.000     9.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.308    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.527 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_7/O[0]
                         net (fo=1, routed)           0.588    11.115    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[11]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.960 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.183 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[0]
                         net (fo=17, routed)          1.799    13.982    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y27         LUT5 (Prop_lut5_I1_O)        0.299    14.281 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=3, routed)           1.778    16.059    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.535    22.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.230    22.957    
                         clock uncertainty           -0.302    22.655    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.212    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.212    
                         arrival time                         -16.059    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.866ns  (logic 7.287ns (56.639%)  route 5.579ns (43.361%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.763     3.071    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.080 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.795     7.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.999    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.379 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.379    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.618 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[2]
                         net (fo=2, routed)           0.856     9.474    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_5
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.301     9.775 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16/O
                         net (fo=1, routed)           0.000     9.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.308    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.527 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_7/O[0]
                         net (fo=1, routed)           0.588    11.115    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[11]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.960 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.295 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[1]
                         net (fo=13, routed)          1.659    13.954    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[15]
    SLICE_X24Y27         LUT5 (Prop_lut5_I3_O)        0.303    14.257 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.680    15.936    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/wea_reg[0]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.541    22.733    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.863    
                         clock uncertainty           -0.302    22.561    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.118    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.118    
                         arrival time                         -15.936    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.395ns  (logic 6.943ns (56.013%)  route 5.452ns (43.987%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.763     3.071    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.080 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.626     7.705    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.829 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.829    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.407 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/O[2]
                         net (fo=1, routed)           0.786     9.193    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.301     9.494 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_20/O
                         net (fo=1, routed)           0.000     9.494    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_20_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.027 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.027    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.246 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[0]
                         net (fo=1, routed)           0.586    10.832    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[7]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.677 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.011 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[1]
                         net (fo=35, routed)          3.454    15.466    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.543    22.735    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.865    
                         clock uncertainty           -0.302    22.563    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.745    21.818    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.818    
                         arrival time                         -15.466    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.638ns  (logic 7.171ns (56.744%)  route 5.467ns (43.256%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.763     3.071    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.080 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.795     7.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.999    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.379 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.379    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.618 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[2]
                         net (fo=2, routed)           0.856     9.474    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_5
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.301     9.775 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16/O
                         net (fo=1, routed)           0.000     9.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.308    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.527 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_7/O[0]
                         net (fo=1, routed)           0.588    11.115    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[11]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.960 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.183 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[0]
                         net (fo=17, routed)          1.754    13.937    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y29         LUT5 (Prop_lut5_I1_O)        0.299    14.236 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=3, routed)           1.472    15.708    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/ram_ena
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.532    22.724    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.854    
                         clock uncertainty           -0.302    22.552    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.109    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -15.708    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.266ns  (logic 6.831ns (55.690%)  route 5.435ns (44.310%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.763     3.071    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.080 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.626     7.705    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.829 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.829    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.407 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/O[2]
                         net (fo=1, routed)           0.786     9.193    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.301     9.494 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_20/O
                         net (fo=1, routed)           0.000     9.494    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_20_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.027 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.027    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.246 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[0]
                         net (fo=1, routed)           0.586    10.832    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[7]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.677 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.899 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[0]
                         net (fo=36, routed)          3.437    15.337    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.543    22.735    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.865    
                         clock uncertainty           -0.302    22.563    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    21.822    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.822    
                         arrival time                         -15.337    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.183ns  (logic 6.639ns (54.495%)  route 5.544ns (45.505%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.735 - 20.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.763     3.071    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.080 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.626     7.705    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.829 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.829    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.407 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/O[2]
                         net (fo=1, routed)           0.786     9.193    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.301     9.494 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_20/O
                         net (fo=1, routed)           0.000     9.494    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_20_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.027 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.027    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.246 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[0]
                         net (fo=1, routed)           0.586    10.832    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[7]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875    11.707 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3/O[2]
                         net (fo=36, routed)          3.546    15.253    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.543    22.735    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.865    
                         clock uncertainty           -0.302    22.563    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    21.819    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.819    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.438ns  (logic 7.287ns (58.588%)  route 5.151ns (41.412%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.730 - 20.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.763     3.071    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.080 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.795     7.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.999    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.379 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.379    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.618 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[2]
                         net (fo=2, routed)           0.856     9.474    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_5
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.301     9.775 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16/O
                         net (fo=1, routed)           0.000     9.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.308    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.527 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_7/O[0]
                         net (fo=1, routed)           0.588    11.115    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[11]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.960 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.295 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[1]
                         net (fo=13, routed)          1.415    13.710    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[15]
    SLICE_X24Y27         LUT5 (Prop_lut5_I3_O)        0.303    14.013 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.496    15.508    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/wea_reg[0]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.538    22.730    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.860    
                         clock uncertainty           -0.302    22.558    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.115    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.115    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.500ns  (logic 7.171ns (57.366%)  route 5.329ns (42.634%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.728 - 20.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.763     3.071    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.080 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.795     7.875    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.999 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.999    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.379 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.379    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.618 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[2]
                         net (fo=2, routed)           0.856     9.474    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_5
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.301     9.775 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16/O
                         net (fo=1, routed)           0.000     9.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_16_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.308    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.527 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_7/O[0]
                         net (fo=1, routed)           0.588    11.115    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[11]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.960 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.183 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[0]
                         net (fo=17, routed)          1.532    13.714    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[14]
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.299    14.013 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=3, routed)           1.558    15.571    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.536    22.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.230    22.958    
                         clock uncertainty           -0.302    22.656    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.213    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.064ns  (logic 6.831ns (56.623%)  route 5.233ns (43.377%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.763     3.071    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.080 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.626     7.705    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.829 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.829    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.407 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/O[2]
                         net (fo=1, routed)           0.786     9.193    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.301     9.494 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_20/O
                         net (fo=1, routed)           0.000     9.494    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_20_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.027 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.027    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.246 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[0]
                         net (fo=1, routed)           0.586    10.832    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[7]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.677 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.677    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.899 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[0]
                         net (fo=36, routed)          3.235    15.134    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.541    22.733    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.863    
                         clock uncertainty           -0.302    22.561    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    21.820    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                  6.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.224     1.287    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.224     1.287    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.545%)  route 0.213ns (50.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/Q
                         net (fo=7, routed)           0.213     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
    SLICE_X11Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.329 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X11Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.800%)  route 0.194ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.246    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.907%)  route 0.193ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.193     1.245    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.966%)  route 0.240ns (63.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.240     1.308    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.046     1.239    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.073%)  route 0.186ns (56.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         0.186     1.230    design_1_i/axi_gpio_0/U0/gpio_core_1/SR[0]
    SLICE_X17Y44         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.831     1.201    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y44         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[22]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y44         FDSE (Hold_fdse_C_S)        -0.018     1.154    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.073%)  route 0.186ns (56.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         0.186     1.230    design_1_i/axi_gpio_0/U0/gpio_core_1/SR[0]
    SLICE_X17Y44         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.831     1.201    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y44         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[23]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y44         FDSE (Hold_fdse_C_S)        -0.018     1.154    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.073%)  route 0.186ns (56.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         0.186     1.230    design_1_i/axi_gpio_0/U0/gpio_core_1/SR[0]
    SLICE_X17Y44         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.831     1.201    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y44         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[24]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y44         FDSE (Hold_fdse_C_S)        -0.018     1.154    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.073%)  route 0.186ns (56.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         0.186     1.230    design_1_i/axi_gpio_0/U0/gpio_core_1/SR[0]
    SLICE_X17Y44         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.831     1.201    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y44         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[25]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y44         FDSE (Hold_fdse_C_S)        -0.018     1.154    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y5   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y5   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2   design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y43   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X12Y40  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y48  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y43   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y43   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.690ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.580ns (10.976%)  route 4.704ns (89.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.663    -0.730    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/Q
                         net (fo=17, routed)          4.704     4.431    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124     4.555 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.555    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[2]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.491    18.625    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
                         clock pessimism              0.623    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.077    19.245    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.245    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                 14.690    

Slack (MET) :             14.705ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.606ns (11.411%)  route 4.704ns (88.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.663    -0.730    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/Q
                         net (fo=17, routed)          4.704     4.431    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.150     4.581 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.581    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[3]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.491    18.625    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                         clock pessimism              0.623    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.118    19.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.286    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                 14.705    

Slack (MET) :             15.187ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.828ns (17.292%)  route 3.960ns (82.708%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.272 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.567     2.296    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.420 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.312     2.732    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     2.856 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          1.081     3.936    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X32Y30         LUT3 (Prop_lut3_I2_O)        0.124     4.060 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.060    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[1]_i_1_n_0
    SLICE_X32Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
                         clock pessimism              0.624    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X32Y30         FDCE (Setup_fdce_C_D)        0.077    19.247    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.247    
                         arrival time                          -4.060    
  -------------------------------------------------------------------
                         slack                                 15.187    

Slack (MET) :             15.206ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.850ns (17.671%)  route 3.960ns (82.329%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.272 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.567     2.296    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.420 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.312     2.732    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     2.856 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          1.081     3.936    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X32Y30         LUT3 (Prop_lut3_I2_O)        0.146     4.082 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     4.082    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[5]_i_1_n_0
    SLICE_X32Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                         clock pessimism              0.624    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X32Y30         FDCE (Setup_fdce_C_D)        0.118    19.288    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.288    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                 15.206    

Slack (MET) :             15.393ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.828ns (18.165%)  route 3.730ns (81.835%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.272 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.567     2.296    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.420 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.312     2.732    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     2.856 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          0.851     3.706    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.830 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.830    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[4]_i_1_n_0
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                         clock pessimism              0.646    19.272    
                         clock uncertainty           -0.080    19.192    
    SLICE_X33Y30         FDCE (Setup_fdce_C_D)        0.031    19.223    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         19.223    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                 15.393    

Slack (MET) :             15.424ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.828ns (18.301%)  route 3.696ns (81.699%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.272 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.567     2.296    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.420 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.312     2.732    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     2.856 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          0.817     3.673    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X33Y30         LUT4 (Prop_lut4_I3_O)        0.124     3.797 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[2]_i_1_n_0
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
                         clock pessimism              0.646    19.272    
                         clock uncertainty           -0.080    19.192    
    SLICE_X33Y30         FDCE (Setup_fdce_C_D)        0.029    19.221    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.221    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                 15.424    

Slack (MET) :             15.442ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.856ns (18.803%)  route 3.696ns (81.197%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.272 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.567     2.296    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.420 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.312     2.732    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     2.856 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          0.817     3.673    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X33Y30         LUT5 (Prop_lut5_I4_O)        0.152     3.825 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.825    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[3]_i_1_n_0
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                         clock pessimism              0.646    19.272    
                         clock uncertainty           -0.080    19.192    
    SLICE_X33Y30         FDCE (Setup_fdce_C_D)        0.075    19.267    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.267    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                 15.442    

Slack (MET) :             15.551ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.828ns (18.703%)  route 3.599ns (81.297%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.272 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.567     2.296    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.420 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.312     2.732    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     2.856 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          0.720     3.575    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.699 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.699    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[7]_i_1_n_0
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X32Y31         FDCE (Setup_fdce_C_D)        0.081    19.250    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.250    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 15.551    

Slack (MET) :             15.562ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.854ns (19.177%)  route 3.599ns (80.823%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.272 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.567     2.296    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.420 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.312     2.732    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     2.856 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          0.720     3.575    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.150     3.725 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.725    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[8]_i_1_n_0
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                         clock pessimism              0.622    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X32Y31         FDCE (Setup_fdce_C_D)        0.118    19.287    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         19.287    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                 15.562    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.828ns (18.821%)  route 3.571ns (81.179%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.272 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.567     2.296    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124     2.420 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.312     2.732    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_5_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.124     2.856 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          0.692     3.548    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X32Y31         LUT2 (Prop_lut2_I1_O)        0.124     3.672 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.672    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[0]_i_1_n_0
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                         clock pessimism              0.622    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X32Y31         FDCE (Setup_fdce_C_D)        0.077    19.246    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.246    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                 15.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.563    -0.532    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X18Y38         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[2]/Q
                         net (fo=5, routed)           0.073    -0.317    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg_n_0_[2]
    SLICE_X19Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.272 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/plusOp__0[5]
    SLICE_X19Y38         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.831    -0.766    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X19Y38         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[5]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.092    -0.427    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.563    -0.532    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X19Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[2]/Q
                         net (fo=5, routed)           0.082    -0.309    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg_n_0_[2]
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/plusOp[5]
    SLICE_X18Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.831    -0.766    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X18Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.092    -0.427    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.556    -0.539    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=20, routed)          0.122    -0.275    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X30Y29         LUT5 (Prop_lut5_I3_O)        0.048    -0.227 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[3]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                         clock pessimism              0.249    -0.526    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.131    -0.395    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.556    -0.539    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=20, routed)          0.122    -0.275    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X30Y29         LUT4 (Prop_lut4_I1_O)        0.045    -0.230 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[2]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
                         clock pessimism              0.249    -0.526    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.120    -0.406    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.556    -0.539    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=20, routed)          0.126    -0.271    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X30Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[4]_i_1_n_0
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
                         clock pessimism              0.249    -0.526    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.121    -0.405    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.563    -0.532    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X18Y38         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.109    -0.282    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg_n_0_[0]
    SLICE_X19Y38         LUT5 (Prop_lut5_I2_O)        0.045    -0.237 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/plusOp__0[4]
    SLICE_X19Y38         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.831    -0.766    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X19Y38         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.091    -0.428    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.413%)  route 0.393ns (73.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.561    -0.534    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X22Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.393     0.000    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg_n_0_[0]
    SLICE_X21Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.830    -0.767    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X21Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[1]/C
                         clock pessimism              0.498    -0.269    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.075    -0.194    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/sync_ffs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.561    -0.534    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X22Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/sync_ffs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/sync_ffs_reg[1]/Q
                         net (fo=1, routed)           0.125    -0.268    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/Q[0]
    SLICE_X22Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.829    -0.768    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X22Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/C
                         clock pessimism              0.234    -0.534    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.070    -0.464    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.560    -0.535    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X21Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.338    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/p_0_in
    SLICE_X21Y39         LUT4 (Prop_lut4_I1_O)        0.099    -0.239 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X21Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.830    -0.767    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X21Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg/C
                         clock pessimism              0.232    -0.535    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.091    -0.444    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.563    -0.532    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X19Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.258    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg_n_0_[0]
    SLICE_X18Y39         LUT5 (Prop_lut5_I2_O)        0.049    -0.209 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/plusOp[4]
    SLICE_X18Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.831    -0.766    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X18Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]/C
                         clock pessimism              0.247    -0.519    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.104    -0.415    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y28     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X30Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X30Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X30Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X32Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y30     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y28     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.292ns  (logic 5.310ns (37.153%)  route 8.982ns (62.847%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.249 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           2.112     1.863    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.018     5.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           5.088    10.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.093 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    11.093    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.626 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          1.782    13.565    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.490    22.683    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.407    22.275    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.377    21.898    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.292ns  (logic 5.310ns (37.153%)  route 8.982ns (62.847%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.249 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           2.112     1.863    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.018     5.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           5.088    10.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.093 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    11.093    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.626 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          1.782    13.565    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.490    22.683    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.407    22.275    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.377    21.898    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.292ns  (logic 5.310ns (37.153%)  route 8.982ns (62.847%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.249 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           2.112     1.863    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.018     5.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           5.088    10.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.093 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    11.093    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.626 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          1.782    13.565    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.490    22.683    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.407    22.275    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.377    21.898    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.292ns  (logic 5.310ns (37.153%)  route 8.982ns (62.847%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.249 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           2.112     1.863    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.018     5.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           5.088    10.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.093 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    11.093    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.626 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          1.782    13.565    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.490    22.683    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.407    22.275    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.377    21.898    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.292ns  (logic 5.310ns (37.153%)  route 8.982ns (62.847%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.249 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           2.112     1.863    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.018     5.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           5.088    10.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.093 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    11.093    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.626 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          1.782    13.565    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.490    22.683    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.407    22.275    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.377    21.898    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.292ns  (logic 5.310ns (37.153%)  route 8.982ns (62.847%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.249 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           2.112     1.863    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.018     5.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           5.088    10.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.093 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    11.093    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.626 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          1.782    13.565    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.490    22.683    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X34Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.407    22.275    
    SLICE_X34Y31         FDRE (Setup_fdre_C_CE)      -0.377    21.898    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         21.898    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.249ns  (logic 5.310ns (37.267%)  route 8.939ns (62.733%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.249 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           2.112     1.863    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.018     5.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           5.088    10.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.093 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    11.093    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.626 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          1.739    13.522    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.493    22.686    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                         clock pessimism              0.000    22.686    
                         clock uncertainty           -0.407    22.278    
    SLICE_X32Y33         FDRE (Setup_fdre_C_CE)      -0.377    21.901    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]
  -------------------------------------------------------------------
                         required time                         21.901    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  8.379    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 5.310ns (37.298%)  route 8.927ns (62.702%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.249 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           2.112     1.863    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.018     5.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           5.088    10.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.093 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    11.093    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.626 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          1.726    13.510    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X32Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.492    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.407    22.277    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.377    21.900    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         21.900    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 5.310ns (37.298%)  route 8.927ns (62.702%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.249 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           2.112     1.863    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.018     5.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           5.088    10.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.093 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    11.093    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.626 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          1.726    13.510    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X32Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.492    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.407    22.277    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.377    21.900    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         21.900    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 5.310ns (37.298%)  route 8.927ns (62.702%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.249 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           2.112     1.863    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.018     5.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           5.088    10.969    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.093 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    11.093    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.626 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          1.726    13.510    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X32Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.492    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.407    22.277    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.377    21.900    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         21.900    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                  8.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.418ns (8.345%)  route 4.591ns (91.655%))
  Logic Levels:           0  
  Clock Path Skew:        4.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.501    -1.365    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X16Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.418    -0.947 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/Q
                         net (fo=2, routed)           4.591     3.644    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/PS2_new_sig
    SLICE_X14Y42         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.675     2.983    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y42         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.407     3.390    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.194     3.584    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.337ns (6.897%)  route 4.549ns (93.103%))
  Logic Levels:           0  
  Clock Path Skew:        4.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.501    -1.365    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X18Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.337    -1.028 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/Q
                         net (fo=1, routed)           4.549     3.522    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X17Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.673     2.981    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.407     3.388    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.054     3.442    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.665ns (12.886%)  route 4.496ns (87.114%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.490    -1.376    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.367    -1.009 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/Q
                         net (fo=17, routed)          4.496     3.487    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
    SLICE_X26Y26         MUXF7 (Prop_muxf7_S_O)       0.222     3.709 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     3.709    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3_n_0
    SLICE_X26Y26         MUXF8 (Prop_muxf8_I1_O)      0.076     3.785 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.785    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X26Y26         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.655     2.963    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X26Y26         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.000     2.963    
                         clock uncertainty            0.407     3.370    
    SLICE_X26Y26         FDCE (Hold_fdce_C_D)         0.297     3.667    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.367ns (7.216%)  route 4.719ns (92.784%))
  Logic Levels:           0  
  Clock Path Skew:        4.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.501    -1.365    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X18Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.998 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/Q
                         net (fo=1, routed)           4.719     3.721    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X17Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.673     2.981    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.407     3.388    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.161     3.549    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.721    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.518ns (9.959%)  route 4.683ns (90.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.501    -1.365    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X16Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.418    -0.947 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/Q
                         net (fo=2, routed)           4.683     3.737    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/PS2_new_sig
    SLICE_X14Y42         LUT6 (Prop_lut6_I1_O)        0.100     3.837 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/IRQ_I_i_1/O
                         net (fo=1, routed)           0.000     3.837    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD_n_1
    SLICE_X14Y42         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.675     2.983    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y42         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.407     3.390    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.270     3.660    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.837    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.642ns (12.173%)  route 4.632ns (87.827%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        4.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.491    -1.375    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.367    -1.008 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=20, routed)          4.632     3.625    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X26Y25         LUT6 (Prop_lut6_I4_O)        0.100     3.725 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_3/O
                         net (fo=1, routed)           0.000     3.725    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_3_n_0
    SLICE_X26Y25         MUXF7 (Prop_muxf7_I1_O)      0.175     3.900 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.900    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X26Y25         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.653     2.961    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X26Y25         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.000     2.961    
                         clock uncertainty            0.407     3.368    
    SLICE_X26Y25         FDCE (Hold_fdce_C_D)         0.297     3.665    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           3.900    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 0.642ns (12.038%)  route 4.691ns (87.962%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        4.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.491    -1.375    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.367    -1.008 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=20, routed)          4.691     3.683    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X27Y27         LUT6 (Prop_lut6_I4_O)        0.100     3.783 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3_n_0
    SLICE_X27Y27         MUXF7 (Prop_muxf7_I1_O)      0.175     3.958 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.958    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1_n_0
    SLICE_X27Y27         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.656     2.964    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X27Y27         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.000     2.964    
                         clock uncertainty            0.407     3.371    
    SLICE_X27Y27         FDCE (Hold_fdce_C_D)         0.297     3.668    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.642ns (11.628%)  route 4.879ns (88.372%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        4.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.491    -1.375    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.367    -1.008 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=20, routed)          4.879     3.872    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I4_O)        0.100     3.972 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3/O
                         net (fo=1, routed)           0.000     3.972    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3_n_0
    SLICE_X26Y27         MUXF7 (Prop_muxf7_I1_O)      0.175     4.147 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.147    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X26Y27         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.656     2.964    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X26Y27         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.000     2.964    
                         clock uncertainty            0.407     3.371    
    SLICE_X26Y27         FDCE (Hold_fdce_C_D)         0.297     3.668    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           4.147    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 0.337ns (6.362%)  route 4.960ns (93.638%))
  Logic Levels:           0  
  Clock Path Skew:        4.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.501    -1.365    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X18Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.337    -1.028 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/Q
                         net (fo=1, routed)           4.960     3.932    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X17Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.673     2.981    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.407     3.388    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.056     3.444    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.248ns (8.552%)  route 2.652ns (91.448%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.555    -0.540    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/Q
                         net (fo=17, routed)          2.652     2.253    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.045     2.298 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     2.298    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_2_n_0
    SLICE_X27Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     2.360 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X27Y26         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.816     1.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X27Y26         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.407     1.593    
    SLICE_X27Y26         FDCE (Hold_fdce_C_D)         0.105     1.698    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.662    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.580ns (17.190%)  route 2.794ns (82.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 22.674 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          1.650     6.346    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y25         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.482    22.674    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X26Y25         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.116    22.790    
                         clock uncertainty           -0.302    22.488    
    SLICE_X26Y25         FDCE (Recov_fdce_C_CLR)     -0.405    22.083    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.873ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.580ns (17.898%)  route 2.661ns (82.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          1.517     6.213    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y26         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.484    22.677    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X26Y26         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.116    22.792    
                         clock uncertainty           -0.302    22.490    
    SLICE_X26Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.085    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         22.085    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                 15.873    

Slack (MET) :             15.877ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.580ns (17.922%)  route 2.656ns (82.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          1.513     6.208    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X27Y26         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.484    22.677    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X27Y26         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.116    22.792    
                         clock uncertainty           -0.302    22.490    
    SLICE_X27Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.085    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.085    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                 15.877    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.580ns (18.771%)  route 2.510ns (81.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          1.366     6.062    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y27         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.485    22.677    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X26Y27         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X26Y27         FDCE (Recov_fdce_C_CLR)     -0.405    22.086    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.029ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.580ns (18.798%)  route 2.505ns (81.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          1.362     6.057    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X27Y27         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.485    22.677    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X27Y27         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.116    22.793    
                         clock uncertainty           -0.302    22.491    
    SLICE_X27Y27         FDCE (Recov_fdce_C_CLR)     -0.405    22.086    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                 16.029    

Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.580ns (22.226%)  route 2.030ns (77.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.886     5.582    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]_0
    SLICE_X15Y51         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.492    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X15Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.207    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                 16.625    

Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.580ns (22.226%)  route 2.030ns (77.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.886     5.582    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]_0
    SLICE_X15Y51         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.492    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X15Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.207    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                 16.625    

Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_we_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.580ns (22.226%)  route 2.030ns (77.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.886     5.582    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]_0
    SLICE_X15Y51         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_we_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.492    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_we_reg/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X15Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.207    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_we_reg
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                 16.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.479%)  route 0.821ns (81.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.349     1.909    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]_0
    SLICE_X15Y51         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.831     1.201    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.479%)  route 0.821ns (81.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.349     1.909    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]_0
    SLICE_X15Y51         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.831     1.201    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_we_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.479%)  route 0.821ns (81.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.349     1.909    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]_0
    SLICE_X15Y51         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_we_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.831     1.201    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_we_reg/C
                         clock pessimism             -0.263     0.938    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_we_reg
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.186ns (14.629%)  route 1.085ns (85.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.614     2.174    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X27Y27         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.818     1.188    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X27Y27         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism             -0.029     1.159    
    SLICE_X27Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.186ns (14.579%)  route 1.090ns (85.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.618     2.178    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y27         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.818     1.188    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X26Y27         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism             -0.029     1.159    
    SLICE_X26Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.186ns (13.930%)  route 1.149ns (86.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.678     2.238    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X27Y26         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.816     1.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X27Y26         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism             -0.029     1.157    
    SLICE_X27Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.186ns (13.885%)  route 1.154ns (86.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.682     2.242    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y26         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.816     1.186    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X26Y26         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism             -0.029     1.157    
    SLICE_X26Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.186ns (13.419%)  route 1.200ns (86.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.728     2.289    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y25         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.815     1.185    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aclk
    SLICE_X26Y25         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism             -0.029     1.156    
    SLICE_X26Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  1.225    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.993ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.580ns (14.896%)  route 3.314ns (85.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          2.170     6.866    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.361    17.859    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.859    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                 10.993    

Slack (MET) :             10.993ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.580ns (14.896%)  route 3.314ns (85.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          2.170     6.866    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.361    17.859    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.859    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                 10.993    

Slack (MET) :             11.035ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.580ns (14.896%)  route 3.314ns (85.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          2.170     6.866    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.319    17.901    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                 11.035    

Slack (MET) :             11.035ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.580ns (14.896%)  route 3.314ns (85.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          2.170     6.866    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.319    17.901    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                 11.035    

Slack (MET) :             11.035ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.580ns (14.896%)  route 3.314ns (85.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          2.170     6.866    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X32Y31         FDCE (Recov_fdce_C_CLR)     -0.319    17.901    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                 11.035    

Slack (MET) :             11.073ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.580ns (15.388%)  route 3.189ns (84.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          2.046     6.741    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X33Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
                         clock pessimism              0.000    18.626    
                         clock uncertainty           -0.407    18.219    
    SLICE_X33Y30         FDCE (Recov_fdce_C_CLR)     -0.405    17.814    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.814    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 11.073    

Slack (MET) :             11.073ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.580ns (15.388%)  route 3.189ns (84.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          2.046     6.741    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X33Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                         clock pessimism              0.000    18.626    
                         clock uncertainty           -0.407    18.219    
    SLICE_X33Y30         FDCE (Recov_fdce_C_CLR)     -0.405    17.814    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.814    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 11.073    

Slack (MET) :             11.073ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.580ns (15.388%)  route 3.189ns (84.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          2.046     6.741    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X33Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                         clock pessimism              0.000    18.626    
                         clock uncertainty           -0.407    18.219    
    SLICE_X33Y30         FDCE (Recov_fdce_C_CLR)     -0.405    17.814    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.814    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 11.073    

Slack (MET) :             11.117ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.580ns (15.388%)  route 3.189ns (84.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          2.046     6.741    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                         clock pessimism              0.000    18.626    
                         clock uncertainty           -0.407    18.219    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.361    17.858    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.858    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 11.117    

Slack (MET) :             11.159ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.580ns (15.388%)  route 3.189ns (84.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        1.664     2.972    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.144     4.572    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.696 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          2.046     6.741    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
                         clock pessimism              0.000    18.626    
                         clock uncertainty           -0.407    18.219    
    SLICE_X32Y30         FDCE (Recov_fdce_C_CLR)     -0.319    17.900    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.900    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 11.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.643ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.530%)  route 1.094ns (85.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.622     2.183    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X31Y28         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.821    -0.776    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.407    -0.369    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.461    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.688ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.769%)  route 1.165ns (86.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.693     2.253    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X30Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.407    -0.368    
    SLICE_X30Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.435    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.688ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.769%)  route 1.165ns (86.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.693     2.253    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X30Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.407    -0.368    
    SLICE_X30Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.435    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.688ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.769%)  route 1.165ns (86.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.693     2.253    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X30Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.407    -0.368    
    SLICE_X30Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.435    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.713ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.769%)  route 1.165ns (86.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.693     2.253    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X31Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.407    -0.368    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.713ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.769%)  route 1.165ns (86.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.693     2.253    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X31Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.407    -0.368    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.713ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.769%)  route 1.165ns (86.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.693     2.253    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X31Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.407    -0.368    
    SLICE_X31Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.730ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.186ns (13.368%)  route 1.205ns (86.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.734     2.294    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y28         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.821    -0.776    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.407    -0.369    
    SLICE_X32Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.436    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.186ns (13.368%)  route 1.205ns (86.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.734     2.294    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y28         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.821    -0.776    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.407    -0.369    
    SLICE_X32Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.436    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.730ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.186ns (13.368%)  route 1.205ns (86.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1251, routed)        0.562     0.903    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.472     1.515    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_2/O
                         net (fo=35, routed)          0.734     2.294    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y28         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=71, routed)          0.821    -0.776    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y28         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.407    -0.369    
    SLICE_X32Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.436    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  2.730    





