
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00800100  00003208  0000329c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003208  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005dd  00800138  00800138  000032d4  2**0
                  ALLOC
  3 .debug_aranges 00000240  00000000  00000000  000032d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000ce9  00000000  00000000  00003514  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003e12  00000000  00000000  000041fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000130c  00000000  00000000  0000800f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003cbf  00000000  00000000  0000931b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000007a0  00000000  00000000  0000cfdc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001969  00000000  00000000  0000d77c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000022ea  00000000  00000000  0000f0e5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 01 	jmp	0x28c	; 0x28c <__ctors_end>
       4:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
       8:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
       c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      10:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      14:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      18:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      1c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      20:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      24:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      28:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      2c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      30:	0c 94 09 0f 	jmp	0x1e12	; 0x1e12 <__vector_12>
      34:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      38:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      3c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      40:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      44:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      48:	0c 94 df 16 	jmp	0x2dbe	; 0x2dbe <__vector_18>
      4c:	0c 94 2a 17 	jmp	0x2e54	; 0x2e54 <__vector_19>
      50:	0c 94 a3 16 	jmp	0x2d46	; 0x2d46 <__vector_20>
      54:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      58:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      5c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      60:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      64:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      68:	0c 94 6c 02 	jmp	0x4d8	; 0x4d8 <__vector_26>
      6c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      70:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      74:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      78:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      7c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      80:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      84:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      88:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>

0000008c <aucCRCHi>:
      8c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      9c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      ac:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      bc:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      cc:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      dc:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      ec:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      fc:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     10c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     11c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     12c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     13c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     14c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     15c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     16c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     17c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@

0000018c <aucCRCLo>:
     18c:	00 c0 c1 01 c3 03 02 c2 c6 06 07 c7 05 c5 c4 04     ................
     19c:	cc 0c 0d cd 0f cf ce 0e 0a ca cb 0b c9 09 08 c8     ................
     1ac:	d8 18 19 d9 1b db da 1a 1e de df 1f dd 1d 1c dc     ................
     1bc:	14 d4 d5 15 d7 17 16 d6 d2 12 13 d3 11 d1 d0 10     ................
     1cc:	f0 30 31 f1 33 f3 f2 32 36 f6 f7 37 f5 35 34 f4     .01.3..26..7.54.
     1dc:	3c fc fd 3d ff 3f 3e fe fa 3a 3b fb 39 f9 f8 38     <..=.?>..:;.9..8
     1ec:	28 e8 e9 29 eb 2b 2a ea ee 2e 2f ef 2d ed ec 2c     (..).+*.../.-..,
     1fc:	e4 24 25 e5 27 e7 e6 26 22 e2 e3 23 e1 21 20 e0     .$%.'..&"..#.! .
     20c:	a0 60 61 a1 63 a3 a2 62 66 a6 a7 67 a5 65 64 a4     .`a.c..bf..g.ed.
     21c:	6c ac ad 6d af 6f 6e ae aa 6a 6b ab 69 a9 a8 68     l..m.on..jk.i..h
     22c:	78 b8 b9 79 bb 7b 7a ba be 7e 7f bf 7d bd bc 7c     x..y.{z..~..}..|
     23c:	b4 74 75 b5 77 b7 b6 76 72 b2 b3 73 b1 71 70 b0     .tu.w..vr..s.qp.
     24c:	50 90 91 51 93 53 52 92 96 56 57 97 55 95 94 54     P..Q.SR..VW.U..T
     25c:	9c 5c 5d 9d 5f 9f 9e 5e 5a 9a 9b 5b 99 59 58 98     .\]._..^Z..[.YX.
     26c:	88 48 49 89 4b 8b 8a 4a 4e 8e 8f 4f 8d 4d 4c 8c     .HI.K..JN..O.ML.
     27c:	44 84 85 45 87 47 46 86 82 42 43 83 41 81 80 40     D..E.GF..BC.A..@

0000028c <__ctors_end>:
     28c:	11 24       	eor	r1, r1
     28e:	1f be       	out	0x3f, r1	; 63
     290:	cf ef       	ldi	r28, 0xFF	; 255
     292:	d0 e1       	ldi	r29, 0x10	; 16
     294:	de bf       	out	0x3e, r29	; 62
     296:	cd bf       	out	0x3d, r28	; 61

00000298 <__do_copy_data>:
     298:	11 e0       	ldi	r17, 0x01	; 1
     29a:	a0 e0       	ldi	r26, 0x00	; 0
     29c:	b1 e0       	ldi	r27, 0x01	; 1
     29e:	e8 e0       	ldi	r30, 0x08	; 8
     2a0:	f2 e3       	ldi	r31, 0x32	; 50
     2a2:	00 e0       	ldi	r16, 0x00	; 0
     2a4:	0b bf       	out	0x3b, r16	; 59
     2a6:	02 c0       	rjmp	.+4      	; 0x2ac <__do_copy_data+0x14>
     2a8:	07 90       	elpm	r0, Z+
     2aa:	0d 92       	st	X+, r0
     2ac:	a8 33       	cpi	r26, 0x38	; 56
     2ae:	b1 07       	cpc	r27, r17
     2b0:	d9 f7       	brne	.-10     	; 0x2a8 <__do_copy_data+0x10>

000002b2 <__do_clear_bss>:
     2b2:	17 e0       	ldi	r17, 0x07	; 7
     2b4:	a8 e3       	ldi	r26, 0x38	; 56
     2b6:	b1 e0       	ldi	r27, 0x01	; 1
     2b8:	01 c0       	rjmp	.+2      	; 0x2bc <.do_clear_bss_start>

000002ba <.do_clear_bss_loop>:
     2ba:	1d 92       	st	X+, r1

000002bc <.do_clear_bss_start>:
     2bc:	a5 31       	cpi	r26, 0x15	; 21
     2be:	b1 07       	cpc	r27, r17
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <.do_clear_bss_loop>
     2c2:	0e 94 c8 03 	call	0x790	; 0x790 <main>
     2c6:	0c 94 02 19 	jmp	0x3204	; 0x3204 <_exit>

000002ca <__bad_interrupt>:
     2ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002ce <mbMasterClrTimeOutError>:
	return 0;
}

void mbMasterClrTimeOutError( void *lpObject )
{
	uiModbusTimeOutCounter = uiRegHolding[18];
     2ce:	80 91 ce 01 	lds	r24, 0x01CE
     2d2:	90 91 cf 01 	lds	r25, 0x01CF
     2d6:	90 93 a9 01 	sts	0x01A9, r25
     2da:	80 93 a8 01 	sts	0x01A8, r24
}
     2de:	08 95       	ret

000002e0 <eMBRegInputCB>:
	
	return MB_ENOREG;
}

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
     2e0:	dc 01       	movw	r26, r24
	unsigned int iRegIndex;
 
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
     2e2:	61 15       	cp	r22, r1
     2e4:	71 05       	cpc	r23, r1
     2e6:	41 f1       	breq	.+80     	; 0x338 <eMBRegInputCB+0x58>
     2e8:	ca 01       	movw	r24, r20
     2ea:	86 0f       	add	r24, r22
     2ec:	97 1f       	adc	r25, r23
     2ee:	86 36       	cpi	r24, 0x66	; 102
     2f0:	91 05       	cpc	r25, r1
     2f2:	10 f5       	brcc	.+68     	; 0x338 <eMBRegInputCB+0x58>
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
     2f4:	61 50       	subi	r22, 0x01	; 1
     2f6:	70 40       	sbci	r23, 0x00	; 0
     2f8:	12 c0       	rjmp	.+36     	; 0x31e <eMBRegInputCB+0x3e>
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
     2fa:	fb 01       	movw	r30, r22
     2fc:	ee 0f       	add	r30, r30
     2fe:	ff 1f       	adc	r31, r31
     300:	e6 58       	subi	r30, 0x86	; 134
     302:	fd 4f       	sbci	r31, 0xFD	; 253
     304:	80 81       	ld	r24, Z
     306:	91 81       	ldd	r25, Z+1	; 0x01
     308:	9c 93       	st	X, r25
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
     30a:	80 81       	ld	r24, Z
     30c:	91 81       	ldd	r25, Z+1	; 0x01
     30e:	11 96       	adiw	r26, 0x01	; 1
     310:	8c 93       	st	X, r24
     312:	11 97       	sbiw	r26, 0x01	; 1
	
	return MB_ENOREG;
}

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
     314:	12 96       	adiw	r26, 0x02	; 2
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
     316:	6f 5f       	subi	r22, 0xFF	; 255
     318:	7f 4f       	sbci	r23, 0xFF	; 255
			--usNRegs;
     31a:	41 50       	subi	r20, 0x01	; 1
     31c:	50 40       	sbci	r21, 0x00	; 0
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
     31e:	41 15       	cp	r20, r1
     320:	51 05       	cpc	r21, r1
     322:	59 f7       	brne	.-42     	; 0x2fa <eMBRegInputCB+0x1a>
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
			--usNRegs;
		}

		uiModbusTimeOutCounter = uiRegHolding[18];
     324:	80 91 ce 01 	lds	r24, 0x01CE
     328:	90 91 cf 01 	lds	r25, 0x01CF
     32c:	90 93 a9 01 	sts	0x01A9, r25
     330:	80 93 a8 01 	sts	0x01A8, r24
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	08 95       	ret
		return MB_ENOERR;
     338:	81 e0       	ldi	r24, 0x01	; 1
	}
	return MB_ENOREG;
}
     33a:	08 95       	ret

0000033c <eMBRegHoldingCB>:

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     33c:	cf 93       	push	r28
     33e:	df 93       	push	r29
     340:	ec 01       	movw	r28, r24
	unsigned int iRegIndex;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_HOLDING_START) &&
     342:	61 15       	cp	r22, r1
     344:	71 05       	cpc	r23, r1
     346:	09 f4       	brne	.+2      	; 0x34a <eMBRegHoldingCB+0xe>
     348:	49 c0       	rjmp	.+146    	; 0x3dc <eMBRegHoldingCB+0xa0>
     34a:	ca 01       	movw	r24, r20
     34c:	86 0f       	add	r24, r22
     34e:	97 1f       	adc	r25, r23
     350:	86 36       	cpi	r24, 0x66	; 102
     352:	91 05       	cpc	r25, r1
     354:	08 f0       	brcs	.+2      	; 0x358 <eMBRegHoldingCB+0x1c>
     356:	42 c0       	rjmp	.+132    	; 0x3dc <eMBRegHoldingCB+0xa0>
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
     358:	22 23       	and	r18, r18
     35a:	19 f0       	breq	.+6      	; 0x362 <eMBRegHoldingCB+0x26>
     35c:	21 30       	cpi	r18, 0x01	; 1
     35e:	f1 f5       	brne	.+124    	; 0x3dc <eMBRegHoldingCB+0xa0>
     360:	17 c0       	rjmp	.+46     	; 0x390 <eMBRegHoldingCB+0x54>
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
     362:	61 50       	subi	r22, 0x01	; 1
     364:	70 40       	sbci	r23, 0x00	; 0
     366:	10 c0       	rjmp	.+32     	; 0x388 <eMBRegHoldingCB+0x4c>
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
     368:	fb 01       	movw	r30, r22
     36a:	ee 0f       	add	r30, r30
     36c:	ff 1f       	adc	r31, r31
     36e:	e6 55       	subi	r30, 0x56	; 86
     370:	fe 4f       	sbci	r31, 0xFE	; 254
     372:	80 81       	ld	r24, Z
     374:	91 81       	ldd	r25, Z+1	; 0x01
     376:	98 83       	st	Y, r25
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
     378:	80 81       	ld	r24, Z
     37a:	91 81       	ldd	r25, Z+1	; 0x01
     37c:	89 83       	std	Y+1, r24	; 0x01
}

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     37e:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
				++iRegIndex;
     380:	6f 5f       	subi	r22, 0xFF	; 255
     382:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     384:	41 50       	subi	r20, 0x01	; 1
     386:	50 40       	sbci	r21, 0x00	; 0
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     388:	41 15       	cp	r20, r1
     38a:	51 05       	cpc	r21, r1
     38c:	69 f7       	brne	.-38     	; 0x368 <eMBRegHoldingCB+0x2c>
     38e:	1c c0       	rjmp	.+56     	; 0x3c8 <eMBRegHoldingCB+0x8c>
		/*
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
     390:	61 50       	subi	r22, 0x01	; 1
     392:	70 40       	sbci	r23, 0x00	; 0
     394:	16 c0       	rjmp	.+44     	; 0x3c2 <eMBRegHoldingCB+0x86>
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
     396:	b8 81       	ld	r27, Y
     398:	a0 e0       	ldi	r26, 0x00	; 0
     39a:	fb 01       	movw	r30, r22
     39c:	ee 0f       	add	r30, r30
     39e:	ff 1f       	adc	r31, r31
     3a0:	e6 55       	subi	r30, 0x56	; 86
     3a2:	fe 4f       	sbci	r31, 0xFE	; 254
     3a4:	b1 83       	std	Z+1, r27	; 0x01
     3a6:	a0 83       	st	Z, r26
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
     3a8:	20 81       	ld	r18, Z
     3aa:	31 81       	ldd	r19, Z+1	; 0x01
     3ac:	89 81       	ldd	r24, Y+1	; 0x01
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	28 2b       	or	r18, r24
     3b2:	39 2b       	or	r19, r25
     3b4:	31 83       	std	Z+1, r19	; 0x01
     3b6:	20 83       	st	Z, r18
}

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     3b8:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
     3ba:	6f 5f       	subi	r22, 0xFF	; 255
     3bc:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     3be:	41 50       	subi	r20, 0x01	; 1
     3c0:	50 40       	sbci	r21, 0x00	; 0
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     3c2:	41 15       	cp	r20, r1
     3c4:	51 05       	cpc	r21, r1
     3c6:	39 f7       	brne	.-50     	; 0x396 <eMBRegHoldingCB+0x5a>
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
				--usNRegs;
			}

			uiModbusTimeOutCounter = uiRegHolding[18];
     3c8:	80 91 ce 01 	lds	r24, 0x01CE
     3cc:	90 91 cf 01 	lds	r25, 0x01CF
     3d0:	90 93 a9 01 	sts	0x01A9, r25
     3d4:	80 93 a8 01 	sts	0x01A8, r24
     3d8:	80 e0       	ldi	r24, 0x00	; 0
     3da:	01 c0       	rjmp	.+2      	; 0x3de <eMBRegHoldingCB+0xa2>
		}
		 return MB_ENOERR;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	return MB_ENOREG;
}
     3de:	df 91       	pop	r29
     3e0:	cf 91       	pop	r28
     3e2:	08 95       	ret

000003e4 <byteArrToBitArr>:

void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
     3e4:	0f 93       	push	r16
     3e6:	1f 93       	push	r17
     3e8:	cf 93       	push	r28
     3ea:	df 93       	push	r29
     3ec:	ec 01       	movw	r28, r24
     3ee:	a0 e0       	ldi	r26, 0x00	; 0
     3f0:	b0 e0       	ldi	r27, 0x00	; 0
	for( i = 0; i < bit_count; i++ ) {
		n = i / 8;
		if( lpByte[i] ) {
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
     3f2:	01 e0       	ldi	r16, 0x01	; 1
     3f4:	10 e0       	ldi	r17, 0x00	; 0
     3f6:	32 c0       	rjmp	.+100    	; 0x45c <byteArrToBitArr+0x78>
void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
	uint16_t i, n;

	for( i = 0; i < bit_count; i++ ) {
		n = i / 8;
     3f8:	cd 01       	movw	r24, r26
     3fa:	e3 e0       	ldi	r30, 0x03	; 3
     3fc:	96 95       	lsr	r25
     3fe:	87 95       	ror	r24
     400:	ea 95       	dec	r30
     402:	e1 f7       	brne	.-8      	; 0x3fc <byteArrToBitArr+0x18>
		if( lpByte[i] ) {
     404:	fb 01       	movw	r30, r22
     406:	ea 0f       	add	r30, r26
     408:	fb 1f       	adc	r31, r27
     40a:	20 81       	ld	r18, Z
     40c:	fe 01       	movw	r30, r28
     40e:	e8 0f       	add	r30, r24
     410:	f9 1f       	adc	r31, r25
     412:	33 e0       	ldi	r19, 0x03	; 3
     414:	88 0f       	add	r24, r24
     416:	99 1f       	adc	r25, r25
     418:	3a 95       	dec	r19
     41a:	e1 f7       	brne	.-8      	; 0x414 <byteArrToBitArr+0x30>
     41c:	22 23       	and	r18, r18
     41e:	71 f0       	breq	.+28     	; 0x43c <byteArrToBitArr+0x58>
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
     420:	9d 01       	movw	r18, r26
     422:	28 1b       	sub	r18, r24
     424:	39 0b       	sbc	r19, r25
     426:	c9 01       	movw	r24, r18
     428:	98 01       	movw	r18, r16
     42a:	02 c0       	rjmp	.+4      	; 0x430 <byteArrToBitArr+0x4c>
     42c:	22 0f       	add	r18, r18
     42e:	33 1f       	adc	r19, r19
     430:	8a 95       	dec	r24
     432:	e2 f7       	brpl	.-8      	; 0x42c <byteArrToBitArr+0x48>
     434:	c9 01       	movw	r24, r18
     436:	20 81       	ld	r18, Z
     438:	28 2b       	or	r18, r24
     43a:	0e c0       	rjmp	.+28     	; 0x458 <byteArrToBitArr+0x74>
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
     43c:	9d 01       	movw	r18, r26
     43e:	28 1b       	sub	r18, r24
     440:	39 0b       	sbc	r19, r25
     442:	c9 01       	movw	r24, r18
     444:	98 01       	movw	r18, r16
     446:	02 c0       	rjmp	.+4      	; 0x44c <byteArrToBitArr+0x68>
     448:	22 0f       	add	r18, r18
     44a:	33 1f       	adc	r19, r19
     44c:	8a 95       	dec	r24
     44e:	e2 f7       	brpl	.-8      	; 0x448 <byteArrToBitArr+0x64>
     450:	c9 01       	movw	r24, r18
     452:	80 95       	com	r24
     454:	20 81       	ld	r18, Z
     456:	28 23       	and	r18, r24
     458:	20 83       	st	Z, r18

void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
	uint16_t i, n;

	for( i = 0; i < bit_count; i++ ) {
     45a:	11 96       	adiw	r26, 0x01	; 1
     45c:	a4 17       	cp	r26, r20
     45e:	b5 07       	cpc	r27, r21
     460:	58 f2       	brcs	.-106    	; 0x3f8 <byteArrToBitArr+0x14>
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
		}
	}
}
     462:	df 91       	pop	r29
     464:	cf 91       	pop	r28
     466:	1f 91       	pop	r17
     468:	0f 91       	pop	r16
     46a:	08 95       	ret

0000046c <initBoard>:

	PORTG &= ~MCU_PG0_bm;
}

void initBoard(void)
{
     46c:	0f 93       	push	r16
     46e:	1f 93       	push	r17
	PORTG &= ~MCU_IO_RESET_bm;
     470:	05 e6       	ldi	r16, 0x65	; 101
     472:	10 e0       	ldi	r17, 0x00	; 0
     474:	f8 01       	movw	r30, r16
     476:	80 81       	ld	r24, Z
     478:	8b 7f       	andi	r24, 0xFB	; 251
     47a:	80 83       	st	Z, r24
	DDRG |= MCU_IO_RESET_bm | MCU_PG1_bm | MCU_PG0_bm;
     47c:	e4 e6       	ldi	r30, 0x64	; 100
     47e:	f0 e0       	ldi	r31, 0x00	; 0
     480:	80 81       	ld	r24, Z
     482:	87 60       	ori	r24, 0x07	; 7
     484:	80 83       	st	Z, r24

	initDigitalOutput();
     486:	0e 94 46 11 	call	0x228c	; 0x228c <initDigitalOutput>

	PORTB |= MCU_CS1_bm | MCU_CS0_bm;
     48a:	88 b3       	in	r24, 0x18	; 24
     48c:	81 61       	ori	r24, 0x11	; 17
     48e:	88 bb       	out	0x18, r24	; 24
	DDRB |= ( MCU_CS1_bm | MCU_CS0_bm );
     490:	87 b3       	in	r24, 0x17	; 23
     492:	81 61       	ori	r24, 0x11	; 17
     494:	87 bb       	out	0x17, r24	; 23

	DDRE |= MCU_RS485_DE_bm;
     496:	12 9a       	sbi	0x02, 2	; 2
	disable_rs485_transmit();
     498:	1a 98       	cbi	0x03, 2	; 3

	spi_init();
     49a:	0e 94 fe 11 	call	0x23fc	; 0x23fc <spi_init>
	initHmiLed();
     49e:	0e 94 dd 11 	call	0x23ba	; 0x23ba <initHmiLed>
	initAddressSwitch();
     4a2:	0e 94 7e 11 	call	0x22fc	; 0x22fc <initAddressSwitch>
	initDigitalInput();
     4a6:	0e 94 20 11 	call	0x2240	; 0x2240 <initDigitalInput>

	PORTG |= MCU_IO_RESET_bm;
     4aa:	f8 01       	movw	r30, r16
     4ac:	80 81       	ld	r24, Z
     4ae:	84 60       	ori	r24, 0x04	; 4
     4b0:	80 83       	st	Z, r24

	OCR3A = 249;
     4b2:	89 ef       	ldi	r24, 0xF9	; 249
     4b4:	90 e0       	ldi	r25, 0x00	; 0
     4b6:	90 93 87 00 	sts	0x0087, r25
     4ba:	80 93 86 00 	sts	0x0086, r24
	TCCR3A = 0;
     4be:	10 92 8b 00 	sts	0x008B, r1
	TCCR3B = (1<<WGM32) | (1<<CS31) | (1<<CS30);
     4c2:	8b e0       	ldi	r24, 0x0B	; 11
     4c4:	80 93 8a 00 	sts	0x008A, r24
	ETIMSK |= (1<<OCIE3A);
     4c8:	ed e7       	ldi	r30, 0x7D	; 125
     4ca:	f0 e0       	ldi	r31, 0x00	; 0
     4cc:	80 81       	ld	r24, Z
     4ce:	80 61       	ori	r24, 0x10	; 16
     4d0:	80 83       	st	Z, r24
}
     4d2:	1f 91       	pop	r17
     4d4:	0f 91       	pop	r16
     4d6:	08 95       	ret

000004d8 <__vector_26>:
		}
	}
}

ISR( TIMER3_COMPA_vect )
{
     4d8:	1f 92       	push	r1
     4da:	0f 92       	push	r0
     4dc:	0f b6       	in	r0, 0x3f	; 63
     4de:	0f 92       	push	r0
     4e0:	0b b6       	in	r0, 0x3b	; 59
     4e2:	0f 92       	push	r0
     4e4:	11 24       	eor	r1, r1
     4e6:	2f 93       	push	r18
     4e8:	3f 93       	push	r19
     4ea:	4f 93       	push	r20
     4ec:	5f 93       	push	r21
     4ee:	6f 93       	push	r22
     4f0:	7f 93       	push	r23
     4f2:	8f 93       	push	r24
     4f4:	9f 93       	push	r25
     4f6:	af 93       	push	r26
     4f8:	bf 93       	push	r27
     4fa:	ef 93       	push	r30
     4fc:	ff 93       	push	r31
	volatile static uint16_t n0 = 0, n1 = 0, n2 = 0, n3 = 0;

	PORTG |= MCU_PG0_bm;
     4fe:	80 91 65 00 	lds	r24, 0x0065
     502:	81 60       	ori	r24, 0x01	; 1
     504:	80 93 65 00 	sts	0x0065, r24

	if( 10 == ++n0 ) {
     508:	80 91 78 02 	lds	r24, 0x0278
     50c:	90 91 79 02 	lds	r25, 0x0279
     510:	01 96       	adiw	r24, 0x01	; 1
     512:	90 93 79 02 	sts	0x0279, r25
     516:	80 93 78 02 	sts	0x0278, r24
     51a:	80 91 78 02 	lds	r24, 0x0278
     51e:	90 91 79 02 	lds	r25, 0x0279
     522:	0a 97       	sbiw	r24, 0x0a	; 10
     524:	39 f4       	brne	.+14     	; 0x534 <__vector_26+0x5c>
		uc10msTimerEvent = 1;
     526:	81 e0       	ldi	r24, 0x01	; 1
     528:	80 93 a1 01 	sts	0x01A1, r24
		n0 = 0;
     52c:	10 92 79 02 	sts	0x0279, r1
     530:	10 92 78 02 	sts	0x0278, r1
	}

	if( 100 == ++n1 ) {
     534:	80 91 76 02 	lds	r24, 0x0276
     538:	90 91 77 02 	lds	r25, 0x0277
     53c:	01 96       	adiw	r24, 0x01	; 1
     53e:	90 93 77 02 	sts	0x0277, r25
     542:	80 93 76 02 	sts	0x0276, r24
     546:	80 91 76 02 	lds	r24, 0x0276
     54a:	90 91 77 02 	lds	r25, 0x0277
     54e:	84 36       	cpi	r24, 0x64	; 100
     550:	91 05       	cpc	r25, r1
     552:	39 f4       	brne	.+14     	; 0x562 <__vector_26+0x8a>
		uc100msTimerEvent = 1;
     554:	81 e0       	ldi	r24, 0x01	; 1
     556:	80 93 a2 01 	sts	0x01A2, r24
		n1 = 0;
     55a:	10 92 77 02 	sts	0x0277, r1
     55e:	10 92 76 02 	sts	0x0276, r1
	}

	if( 500 == ++n2 ) {
     562:	80 91 74 02 	lds	r24, 0x0274
     566:	90 91 75 02 	lds	r25, 0x0275
     56a:	01 96       	adiw	r24, 0x01	; 1
     56c:	90 93 75 02 	sts	0x0275, r25
     570:	80 93 74 02 	sts	0x0274, r24
     574:	80 91 74 02 	lds	r24, 0x0274
     578:	90 91 75 02 	lds	r25, 0x0275
     57c:	84 5f       	subi	r24, 0xF4	; 244
     57e:	91 40       	sbci	r25, 0x01	; 1
     580:	51 f4       	brne	.+20     	; 0x596 <__vector_26+0xbe>
		uc500msTimerEvent = 1;
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	90 93 a4 01 	sts	0x01A4, r25
     58a:	80 93 a3 01 	sts	0x01A3, r24
		n2 = 0;
     58e:	10 92 75 02 	sts	0x0275, r1
     592:	10 92 74 02 	sts	0x0274, r1
	}

	if( 1000 == ++n3 ) {
     596:	80 91 72 02 	lds	r24, 0x0272
     59a:	90 91 73 02 	lds	r25, 0x0273
     59e:	01 96       	adiw	r24, 0x01	; 1
     5a0:	90 93 73 02 	sts	0x0273, r25
     5a4:	80 93 72 02 	sts	0x0272, r24
     5a8:	80 91 72 02 	lds	r24, 0x0272
     5ac:	90 91 73 02 	lds	r25, 0x0273
     5b0:	88 5e       	subi	r24, 0xE8	; 232
     5b2:	93 40       	sbci	r25, 0x03	; 3
     5b4:	51 f4       	brne	.+20     	; 0x5ca <__vector_26+0xf2>
		uc1000msTimerEvent = 1;
     5b6:	81 e0       	ldi	r24, 0x01	; 1
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	90 93 a6 01 	sts	0x01A6, r25
     5be:	80 93 a5 01 	sts	0x01A5, r24
		n3 = 0;
     5c2:	10 92 73 02 	sts	0x0273, r1
     5c6:	10 92 72 02 	sts	0x0272, r1
	}

	rs485TimerIsr();
     5ca:	0e 94 41 16 	call	0x2c82	; 0x2c82 <rs485TimerIsr>

	if( uiRegHolding[18] ) {
     5ce:	80 91 ce 01 	lds	r24, 0x01CE
     5d2:	90 91 cf 01 	lds	r25, 0x01CF
     5d6:	89 2b       	or	r24, r25
     5d8:	a1 f0       	breq	.+40     	; 0x602 <__vector_26+0x12a>
		if( uiModbusTimeOutCounter ) {
     5da:	80 91 a8 01 	lds	r24, 0x01A8
     5de:	90 91 a9 01 	lds	r25, 0x01A9
     5e2:	89 2b       	or	r24, r25
     5e4:	51 f0       	breq	.+20     	; 0x5fa <__vector_26+0x122>
			--uiModbusTimeOutCounter;
     5e6:	80 91 a8 01 	lds	r24, 0x01A8
     5ea:	90 91 a9 01 	lds	r25, 0x01A9
     5ee:	01 97       	sbiw	r24, 0x01	; 1
     5f0:	90 93 a9 01 	sts	0x01A9, r25
     5f4:	80 93 a8 01 	sts	0x01A8, r24
     5f8:	06 c0       	rjmp	.+12     	; 0x606 <__vector_26+0x12e>
		} else {
			ucFlagTimeOutOutError = 1;
     5fa:	81 e0       	ldi	r24, 0x01	; 1
     5fc:	80 93 a7 01 	sts	0x01A7, r24
     600:	02 c0       	rjmp	.+4      	; 0x606 <__vector_26+0x12e>
		}
	} else {
		ucFlagTimeOutOutError = 0;
     602:	10 92 a7 01 	sts	0x01A7, r1
	}

	PORTG &= ~MCU_PG0_bm;
     606:	80 91 65 00 	lds	r24, 0x0065
     60a:	8e 7f       	andi	r24, 0xFE	; 254
     60c:	80 93 65 00 	sts	0x0065, r24
}
     610:	ff 91       	pop	r31
     612:	ef 91       	pop	r30
     614:	bf 91       	pop	r27
     616:	af 91       	pop	r26
     618:	9f 91       	pop	r25
     61a:	8f 91       	pop	r24
     61c:	7f 91       	pop	r23
     61e:	6f 91       	pop	r22
     620:	5f 91       	pop	r21
     622:	4f 91       	pop	r20
     624:	3f 91       	pop	r19
     626:	2f 91       	pop	r18
     628:	0f 90       	pop	r0
     62a:	0b be       	out	0x3b, r0	; 59
     62c:	0f 90       	pop	r0
     62e:	0f be       	out	0x3f, r0	; 63
     630:	0f 90       	pop	r0
     632:	1f 90       	pop	r1
     634:	18 95       	reti

00000636 <eMBRegDiscreteCB>:
{
	initRS485( 115200, 8, 1, 1 );
}

eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
     636:	ef 92       	push	r14
     638:	ff 92       	push	r15
     63a:	0f 93       	push	r16
     63c:	1f 93       	push	r17
     63e:	cf 93       	push	r28
     640:	df 93       	push	r29
     642:	7c 01       	movw	r14, r24
	short iNDiscrete = ( short )usNDiscrete;
	unsigned short usBitOffset;

	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
     644:	61 15       	cp	r22, r1
     646:	71 05       	cpc	r23, r1
     648:	51 f1       	breq	.+84     	; 0x69e <eMBRegDiscreteCB+0x68>
     64a:	ca 01       	movw	r24, r20
     64c:	86 0f       	add	r24, r22
     64e:	97 1f       	adc	r25, r23
     650:	86 36       	cpi	r24, 0x66	; 102
     652:	91 05       	cpc	r25, r1
     654:	20 f5       	brcc	.+72     	; 0x69e <eMBRegDiscreteCB+0x68>
	initRS485( 115200, 8, 1, 1 );
}

eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
	short iNDiscrete = ( short )usNDiscrete;
     656:	ea 01       	movw	r28, r20
	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
     658:	8b 01       	movw	r16, r22
     65a:	01 50       	subi	r16, 0x01	; 1
     65c:	10 40       	sbci	r17, 0x00	; 0
     65e:	12 c0       	rjmp	.+36     	; 0x684 <eMBRegDiscreteCB+0x4e>
		while(iNDiscrete > 0) {
			*pucRegBuffer++ =
     660:	ae 01       	movw	r20, r28
     662:	c9 30       	cpi	r28, 0x09	; 9
     664:	d1 05       	cpc	r29, r1
     666:	14 f0       	brlt	.+4      	; 0x66c <eMBRegDiscreteCB+0x36>
     668:	48 e0       	ldi	r20, 0x08	; 8
     66a:	50 e0       	ldi	r21, 0x00	; 0
     66c:	8e e4       	ldi	r24, 0x4E	; 78
     66e:	93 e0       	ldi	r25, 0x03	; 3
     670:	b8 01       	movw	r22, r16
     672:	50 e0       	ldi	r21, 0x00	; 0
     674:	0e 94 50 0d 	call	0x1aa0	; 0x1aa0 <xMBUtilGetBits>
     678:	f7 01       	movw	r30, r14
     67a:	81 93       	st	Z+, r24
     67c:	7f 01       	movw	r14, r30
			xMBUtilGetBits
			(
				ucRegDiscBuf, usBitOffset,
				(unsigned char)(iNDiscrete>8? 8:iNDiscrete)
			);
			iNDiscrete -= 8;
     67e:	28 97       	sbiw	r28, 0x08	; 8
			usBitOffset += 8;
     680:	08 5f       	subi	r16, 0xF8	; 248
     682:	1f 4f       	sbci	r17, 0xFF	; 255
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
		while(iNDiscrete > 0) {
     684:	1c 16       	cp	r1, r28
     686:	1d 06       	cpc	r1, r29
     688:	5c f3       	brlt	.-42     	; 0x660 <eMBRegDiscreteCB+0x2a>
			);
			iNDiscrete -= 8;
			usBitOffset += 8;
		}

		uiModbusTimeOutCounter = uiRegHolding[18];
     68a:	80 91 ce 01 	lds	r24, 0x01CE
     68e:	90 91 cf 01 	lds	r25, 0x01CF
     692:	90 93 a9 01 	sts	0x01A9, r25
     696:	80 93 a8 01 	sts	0x01A8, r24
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	01 c0       	rjmp	.+2      	; 0x6a0 <eMBRegDiscreteCB+0x6a>
		return MB_ENOERR;
     69e:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return MB_ENOREG;
}
     6a0:	df 91       	pop	r29
     6a2:	cf 91       	pop	r28
     6a4:	1f 91       	pop	r17
     6a6:	0f 91       	pop	r16
     6a8:	ff 90       	pop	r15
     6aa:	ef 90       	pop	r14
     6ac:	08 95       	ret

000006ae <eMBRegCoilsCB>:

eMBErrorCode eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress,
							USHORT usNCoils, eMBRegisterMode eMode
						  )
{
     6ae:	ef 92       	push	r14
     6b0:	ff 92       	push	r15
     6b2:	0f 93       	push	r16
     6b4:	1f 93       	push	r17
     6b6:	cf 93       	push	r28
     6b8:	df 93       	push	r29
     6ba:	7c 01       	movw	r14, r24
    short           iNCoils = ( short )usNCoils;
    unsigned short  usBitOffset;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
     6bc:	61 15       	cp	r22, r1
     6be:	71 05       	cpc	r23, r1
     6c0:	09 f4       	brne	.+2      	; 0x6c4 <eMBRegCoilsCB+0x16>
     6c2:	46 c0       	rjmp	.+140    	; 0x750 <eMBRegCoilsCB+0xa2>
     6c4:	ca 01       	movw	r24, r20
     6c6:	86 0f       	add	r24, r22
     6c8:	97 1f       	adc	r25, r23
     6ca:	86 36       	cpi	r24, 0x66	; 102
     6cc:	91 05       	cpc	r25, r1
     6ce:	08 f0       	brcs	.+2      	; 0x6d2 <eMBRegCoilsCB+0x24>
     6d0:	3f c0       	rjmp	.+126    	; 0x750 <eMBRegCoilsCB+0xa2>

eMBErrorCode eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress,
							USHORT usNCoils, eMBRegisterMode eMode
						  )
{
    short           iNCoils = ( short )usNCoils;
     6d2:	ea 01       	movw	r28, r20
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
		(usAddress + usNCoils <= REG_COILS_START + REG_COILS_SIZE)
	) {
		usBitOffset = (unsigned short)(usAddress - REG_COILS_START);
     6d4:	8b 01       	movw	r16, r22
     6d6:	01 50       	subi	r16, 0x01	; 1
     6d8:	10 40       	sbci	r17, 0x00	; 0
		switch(eMode) {
     6da:	22 23       	and	r18, r18
     6dc:	a9 f0       	breq	.+42     	; 0x708 <eMBRegCoilsCB+0x5a>
     6de:	21 30       	cpi	r18, 0x01	; 1
     6e0:	b9 f5       	brne	.+110    	; 0x750 <eMBRegCoilsCB+0xa2>
     6e2:	29 c0       	rjmp	.+82     	; 0x736 <eMBRegCoilsCB+0x88>
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
				*pucRegBuffer++ =
     6e4:	ae 01       	movw	r20, r28
     6e6:	c9 30       	cpi	r28, 0x09	; 9
     6e8:	d1 05       	cpc	r29, r1
     6ea:	14 f0       	brlt	.+4      	; 0x6f0 <eMBRegCoilsCB+0x42>
     6ec:	48 e0       	ldi	r20, 0x08	; 8
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	82 e4       	ldi	r24, 0x42	; 66
     6f2:	93 e0       	ldi	r25, 0x03	; 3
     6f4:	b8 01       	movw	r22, r16
     6f6:	50 e0       	ldi	r21, 0x00	; 0
     6f8:	0e 94 50 0d 	call	0x1aa0	; 0x1aa0 <xMBUtilGetBits>
     6fc:	f7 01       	movw	r30, r14
     6fe:	81 93       	st	Z+, r24
     700:	7f 01       	movw	r14, r30
				xMBUtilGetBits( ucRegCoilsBuf, usBitOffset,
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils)
				);
				usBitOffset += 8;
     702:	08 5f       	subi	r16, 0xF8	; 248
     704:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     706:	28 97       	sbiw	r28, 0x08	; 8
		/*
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
     708:	1c 16       	cp	r1, r28
     70a:	1d 06       	cpc	r1, r29
     70c:	5c f3       	brlt	.-42     	; 0x6e4 <eMBRegCoilsCB+0x36>
     70e:	16 c0       	rjmp	.+44     	; 0x73c <eMBRegCoilsCB+0x8e>
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
		 	while( iNCoils > 0 ) {
				xMBUtilSetBits( ucRegCoilsBuf, usBitOffset,
     710:	f7 01       	movw	r30, r14
     712:	21 91       	ld	r18, Z+
     714:	7f 01       	movw	r14, r30
     716:	ae 01       	movw	r20, r28
     718:	c9 30       	cpi	r28, 0x09	; 9
     71a:	d1 05       	cpc	r29, r1
     71c:	14 f0       	brlt	.+4      	; 0x722 <eMBRegCoilsCB+0x74>
     71e:	48 e0       	ldi	r20, 0x08	; 8
     720:	50 e0       	ldi	r21, 0x00	; 0
     722:	82 e4       	ldi	r24, 0x42	; 66
     724:	93 e0       	ldi	r25, 0x03	; 3
     726:	b8 01       	movw	r22, r16
     728:	50 e0       	ldi	r21, 0x00	; 0
     72a:	30 e0       	ldi	r19, 0x00	; 0
     72c:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <xMBUtilSetBits>
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils),
								*pucRegBuffer++
				);
				usBitOffset += 8;
     730:	08 5f       	subi	r16, 0xF8	; 248
     732:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     734:	28 97       	sbiw	r28, 0x08	; 8
		 	Update current register values.
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
		 	while( iNCoils > 0 ) {
     736:	1c 16       	cp	r1, r28
     738:	1d 06       	cpc	r1, r29
     73a:	54 f3       	brlt	.-44     	; 0x710 <eMBRegCoilsCB+0x62>
				);
				usBitOffset += 8;
				iNCoils -= 8;
			}

			uiModbusTimeOutCounter = uiRegHolding[18];
     73c:	80 91 ce 01 	lds	r24, 0x01CE
     740:	90 91 cf 01 	lds	r25, 0x01CF
     744:	90 93 a9 01 	sts	0x01A9, r25
     748:	80 93 a8 01 	sts	0x01A8, r24
     74c:	80 e0       	ldi	r24, 0x00	; 0
     74e:	01 c0       	rjmp	.+2      	; 0x752 <eMBRegCoilsCB+0xa4>
		 return MB_ENOERR;
     750:	81 e0       	ldi	r24, 0x01	; 1
		}
	}
	
	return MB_ENOREG;
}
     752:	df 91       	pop	r29
     754:	cf 91       	pop	r28
     756:	1f 91       	pop	r17
     758:	0f 91       	pop	r16
     75a:	ff 90       	pop	r15
     75c:	ef 90       	pop	r14
     75e:	08 95       	ret

00000760 <veznaEepRestoreUartSetings>:
{
	initRS485( 9600, 8, 1, 0 );
}

void veznaEepRestoreUartSetings( void *lpObject )
{
     760:	0f 93       	push	r16
	initRS485( 115200, 8, 1, 1 );
     762:	60 e0       	ldi	r22, 0x00	; 0
     764:	72 ec       	ldi	r23, 0xC2	; 194
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	90 e0       	ldi	r25, 0x00	; 0
     76a:	48 e0       	ldi	r20, 0x08	; 8
     76c:	21 e0       	ldi	r18, 0x01	; 1
     76e:	01 e0       	ldi	r16, 0x01	; 1
     770:	0e 94 59 17 	call	0x2eb2	; 0x2eb2 <initRS485>
}
     774:	0f 91       	pop	r16
     776:	08 95       	ret

00000778 <veznaEepSetUartSetings>:
{
	uiModbusTimeOutCounter = uiRegHolding[18];
}

void veznaEepSetUartSetings( void *lpObject )
{
     778:	0f 93       	push	r16
	initRS485( 9600, 8, 1, 0 );
     77a:	60 e8       	ldi	r22, 0x80	; 128
     77c:	75 e2       	ldi	r23, 0x25	; 37
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	90 e0       	ldi	r25, 0x00	; 0
     782:	48 e0       	ldi	r20, 0x08	; 8
     784:	21 e0       	ldi	r18, 0x01	; 1
     786:	00 e0       	ldi	r16, 0x00	; 0
     788:	0e 94 59 17 	call	0x2eb2	; 0x2eb2 <initRS485>
}
     78c:	0f 91       	pop	r16
     78e:	08 95       	ret

00000790 <main>:
volatile uint8_t ucRegDiscBufA3Temp[2];

/* ----------------------- Start implementation -----------------------------*/

int main(void)
{
     790:	3f 92       	push	r3
     792:	4f 92       	push	r4
     794:	5f 92       	push	r5
     796:	6f 92       	push	r6
     798:	7f 92       	push	r7
     79a:	8f 92       	push	r8
     79c:	9f 92       	push	r9
     79e:	af 92       	push	r10
     7a0:	bf 92       	push	r11
     7a2:	cf 92       	push	r12
     7a4:	df 92       	push	r13
     7a6:	ef 92       	push	r14
     7a8:	ff 92       	push	r15
     7aa:	0f 93       	push	r16
     7ac:	1f 93       	push	r17
     7ae:	df 93       	push	r29
     7b0:	cf 93       	push	r28
     7b2:	cd b7       	in	r28, 0x3d	; 61
     7b4:	de b7       	in	r29, 0x3e	; 62
     7b6:	29 97       	sbiw	r28, 0x09	; 9
     7b8:	0f b6       	in	r0, 0x3f	; 63
     7ba:	f8 94       	cli
     7bc:	de bf       	out	0x3e, r29	; 62
     7be:	0f be       	out	0x3f, r0	; 63
     7c0:	cd bf       	out	0x3d, r28	; 61
	uint8_t fFirstRun = 1, ucRS485_address, ucRS485_address_old = 0;
	UCHAR ucSlaveID[] = { 0xAA, 0xBB, 0xCC };
     7c2:	de 01       	movw	r26, r28
     7c4:	17 96       	adiw	r26, 0x07	; 7
     7c6:	e0 e0       	ldi	r30, 0x00	; 0
     7c8:	f1 e0       	ldi	r31, 0x01	; 1
     7ca:	83 e0       	ldi	r24, 0x03	; 3
     7cc:	01 90       	ld	r0, Z+
     7ce:	0d 92       	st	X+, r0
     7d0:	81 50       	subi	r24, 0x01	; 1
     7d2:	e1 f7       	brne	.-8      	; 0x7cc <main+0x3c>
	eMBErrorCode eStatus;
	uint16_t remote_run = 0, flashTimer = 0;
     7d4:	1e 82       	std	Y+6, r1	; 0x06
     7d6:	1d 82       	std	Y+5, r1	; 0x05

	volatile uint8_t ucTrigOutError = 0, ucTrigOut0Error = 0, ucTrigOut1Error = 0;
     7d8:	19 82       	std	Y+1, r1	; 0x01
     7da:	1a 82       	std	Y+2, r1	; 0x02
     7dc:	1b 82       	std	Y+3, r1	; 0x03
	volatile uint8_t ucTrigTimeOutError = 0;
     7de:	1c 82       	std	Y+4, r1	; 0x04

	uint8_t ucAutoStopIfOutError = 1;
	uint8_t i, n;

	initBoard();
     7e0:	0e 94 36 02 	call	0x46c	; 0x46c <initBoard>
	
	rs485TaskInit();
     7e4:	0e 94 25 16 	call	0x2c4a	; 0x2c4a <rs485TaskInit>

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[0] );
     7e8:	87 e3       	ldi	r24, 0x37	; 55
     7ea:	95 e0       	ldi	r25, 0x05	; 5
     7ec:	0e 94 79 16 	call	0x2cf2	; 0x2cf2 <rs485ChannelDefInit>

	stSlaveChannelWriteCoilsA11.address = 11;
     7f0:	bb e0       	ldi	r27, 0x0B	; 11
     7f2:	4b 2e       	mov	r4, r27
     7f4:	40 92 01 06 	sts	0x0601, r4
	stSlaveChannelWriteCoilsA11.coils_address = 11;
     7f8:	40 92 04 06 	sts	0x0604, r4
	stSlaveChannelWriteCoilsA11.lpCoils = (uint8_t*)&inPort[15];
     7fc:	88 e4       	ldi	r24, 0x48	; 72
     7fe:	91 e0       	ldi	r25, 0x01	; 1
     800:	90 93 03 06 	sts	0x0603, r25
     804:	80 93 02 06 	sts	0x0602, r24

	arrRS485Channel[0].lpObject = (void*)&stSlaveChannelWriteCoilsA11;
     808:	60 e0       	ldi	r22, 0x00	; 0
     80a:	76 e0       	ldi	r23, 0x06	; 6
     80c:	70 93 38 05 	sts	0x0538, r23
     810:	60 93 37 05 	sts	0x0537, r22
	arrRS485Channel[0].ucEnableRequest = 1;
     814:	55 24       	eor	r5, r5
     816:	53 94       	inc	r5
     818:	50 92 3b 05 	sts	0x053B, r5
	arrRS485Channel[0].msReadTimeOut = 8;
     81c:	a8 e0       	ldi	r26, 0x08	; 8
     81e:	6a 2e       	mov	r6, r26
     820:	71 2c       	mov	r7, r1
     822:	70 92 3a 05 	sts	0x053A, r7
     826:	60 92 39 05 	sts	0x0539, r6

	arrRS485Channel[0].rs485SendRequestFunc = mbSendRequestForceSingleCoil;
     82a:	8a e2       	ldi	r24, 0x2A	; 42
     82c:	94 e1       	ldi	r25, 0x14	; 20
     82e:	90 93 47 05 	sts	0x0547, r25
     832:	80 93 46 05 	sts	0x0546, r24
	arrRS485Channel[0].rs485GetResponseFunc = mbReceiveRequestForceSingleCoil;		
     836:	8b ee       	ldi	r24, 0xEB	; 235
     838:	92 e1       	ldi	r25, 0x12	; 18
     83a:	90 93 49 05 	sts	0x0549, r25
     83e:	80 93 48 05 	sts	0x0548, r24
	arrRS485Channel[0].rs485SetTimeOutError = rs485SetTimeOutErrorNullFunc;
     842:	81 ea       	ldi	r24, 0xA1	; 161
     844:	96 e1       	ldi	r25, 0x16	; 22
     846:	90 93 3f 05 	sts	0x053F, r25
     84a:	80 93 3e 05 	sts	0x053E, r24
	arrRS485Channel[0].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     84e:	f7 e6       	ldi	r31, 0x67	; 103
     850:	8f 2e       	mov	r8, r31
     852:	f1 e0       	ldi	r31, 0x01	; 1
     854:	9f 2e       	mov	r9, r31
     856:	90 92 41 05 	sts	0x0541, r9
     85a:	80 92 40 05 	sts	0x0540, r8

	//rs485AddChannel( &arrRS485Channel[0] );

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[1] );
     85e:	8a e4       	ldi	r24, 0x4A	; 74
     860:	95 e0       	ldi	r25, 0x05	; 5
     862:	0e 94 79 16 	call	0x2cf2	; 0x2cf2 <rs485ChannelDefInit>

	stSlaveChannelReadInputsA3.address = 3;
     866:	e3 e0       	ldi	r30, 0x03	; 3
     868:	3e 2e       	mov	r3, r30
     86a:	30 92 20 05 	sts	0x0520, r3
	stSlaveChannelReadInputsA3.inputs_address = 0;
     86e:	10 92 23 05 	sts	0x0523, r1
	stSlaveChannelReadInputsA3.inputs_number = 10;
     872:	7a e0       	ldi	r23, 0x0A	; 10
     874:	c7 2e       	mov	r12, r23
     876:	d1 2c       	mov	r13, r1
     878:	d0 92 25 05 	sts	0x0525, r13
     87c:	c0 92 24 05 	sts	0x0524, r12
	stSlaveChannelReadInputsA3.lpInputs = (uint8_t*)ucRegDiscBufA3;
     880:	8e ef       	ldi	r24, 0xFE	; 254
     882:	95 e0       	ldi	r25, 0x05	; 5
     884:	90 93 22 05 	sts	0x0522, r25
     888:	80 93 21 05 	sts	0x0521, r24

	arrRS485Channel[1].lpObject = (void*)&stSlaveChannelReadInputsA3;
     88c:	8f e1       	ldi	r24, 0x1F	; 31
     88e:	95 e0       	ldi	r25, 0x05	; 5
     890:	90 93 4b 05 	sts	0x054B, r25
     894:	80 93 4a 05 	sts	0x054A, r24
	arrRS485Channel[1].ucEnableRequest = 1;
     898:	50 92 4e 05 	sts	0x054E, r5
	arrRS485Channel[1].msReadTimeOut = 8;
     89c:	70 92 4d 05 	sts	0x054D, r7
     8a0:	60 92 4c 05 	sts	0x054C, r6

	arrRS485Channel[1].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     8a4:	6c e5       	ldi	r22, 0x5C	; 92
     8a6:	a6 2e       	mov	r10, r22
     8a8:	64 e1       	ldi	r22, 0x14	; 20
     8aa:	b6 2e       	mov	r11, r22
     8ac:	b0 92 5a 05 	sts	0x055A, r11
     8b0:	a0 92 59 05 	sts	0x0559, r10
	arrRS485Channel[1].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     8b4:	0f e2       	ldi	r16, 0x2F	; 47
     8b6:	13 e1       	ldi	r17, 0x13	; 19
     8b8:	10 93 5c 05 	sts	0x055C, r17
     8bc:	00 93 5b 05 	sts	0x055B, r16
	arrRS485Channel[1].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     8c0:	90 92 54 05 	sts	0x0554, r9
     8c4:	80 92 53 05 	sts	0x0553, r8

	rs485AddChannel( &arrRS485Channel[1] );
     8c8:	8a e4       	ldi	r24, 0x4A	; 74
     8ca:	95 e0       	ldi	r25, 0x05	; 5
     8cc:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <rs485AddChannel>

	// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

	rs485ChannelDefInit( &arrRS485Channel[2] );
     8d0:	8d e5       	ldi	r24, 0x5D	; 93
     8d2:	95 e0       	ldi	r25, 0x05	; 5
     8d4:	0e 94 79 16 	call	0x2cf2	; 0x2cf2 <rs485ChannelDefInit>

	stSlaveChannelReadInputsA11.address = 11;
     8d8:	40 92 28 05 	sts	0x0528, r4
	stSlaveChannelReadInputsA11.inputs_address = 0;
     8dc:	10 92 2b 05 	sts	0x052B, r1
	stSlaveChannelReadInputsA11.inputs_number = 10;
     8e0:	d0 92 2d 05 	sts	0x052D, r13
     8e4:	c0 92 2c 05 	sts	0x052C, r12
	stSlaveChannelReadInputsA11.lpInputs = (uint8_t*)ucRegDiscBufA11;
     8e8:	59 e0       	ldi	r21, 0x09	; 9
     8ea:	e5 2e       	mov	r14, r21
     8ec:	56 e0       	ldi	r21, 0x06	; 6
     8ee:	f5 2e       	mov	r15, r21
     8f0:	f0 92 2a 05 	sts	0x052A, r15
     8f4:	e0 92 29 05 	sts	0x0529, r14

	arrRS485Channel[2].lpObject = (void*)&stSlaveChannelReadInputsA11;
     8f8:	87 e2       	ldi	r24, 0x27	; 39
     8fa:	95 e0       	ldi	r25, 0x05	; 5
     8fc:	90 93 5e 05 	sts	0x055E, r25
     900:	80 93 5d 05 	sts	0x055D, r24
	arrRS485Channel[2].ucEnableRequest = 1;
     904:	50 92 61 05 	sts	0x0561, r5
	arrRS485Channel[2].msReadTimeOut = 10;
     908:	d0 92 60 05 	sts	0x0560, r13
     90c:	c0 92 5f 05 	sts	0x055F, r12

	arrRS485Channel[2].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     910:	b0 92 6d 05 	sts	0x056D, r11
     914:	a0 92 6c 05 	sts	0x056C, r10
	arrRS485Channel[2].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     918:	10 93 6f 05 	sts	0x056F, r17
     91c:	00 93 6e 05 	sts	0x056E, r16
	arrRS485Channel[2].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     920:	90 92 67 05 	sts	0x0567, r9
     924:	80 92 66 05 	sts	0x0566, r8

	rs485AddChannel( &arrRS485Channel[2] );
     928:	8d e5       	ldi	r24, 0x5D	; 93
     92a:	95 e0       	ldi	r25, 0x05	; 5
     92c:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <rs485AddChannel>

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[3] );
     930:	80 e7       	ldi	r24, 0x70	; 112
     932:	95 e0       	ldi	r25, 0x05	; 5
     934:	0e 94 79 16 	call	0x2cf2	; 0x2cf2 <rs485ChannelDefInit>

	stSlaveChannelWriteCoilsA3.address = 3;
     938:	30 92 f8 05 	sts	0x05F8, r3
	stSlaveChannelWriteCoilsA3.coils_address = 0;
     93c:	10 92 fb 05 	sts	0x05FB, r1
	stSlaveChannelWriteCoilsA3.coils_number = 12;
     940:	4c e0       	ldi	r20, 0x0C	; 12
     942:	a4 2e       	mov	r10, r20
     944:	b1 2c       	mov	r11, r1
     946:	b0 92 fd 05 	sts	0x05FD, r11
     94a:	a0 92 fc 05 	sts	0x05FC, r10
	stSlaveChannelWriteCoilsA3.lpCoils = (uint8_t*)ucRegDiscBufA11;
     94e:	f0 92 fa 05 	sts	0x05FA, r15
     952:	e0 92 f9 05 	sts	0x05F9, r14

	arrRS485Channel[3].lpObject = (void*)&stSlaveChannelWriteCoilsA3;
     956:	87 ef       	ldi	r24, 0xF7	; 247
     958:	95 e0       	ldi	r25, 0x05	; 5
     95a:	90 93 71 05 	sts	0x0571, r25
     95e:	80 93 70 05 	sts	0x0570, r24
	arrRS485Channel[3].ucEnableRequest = 1;
     962:	50 92 74 05 	sts	0x0574, r5
	arrRS485Channel[3].msReadTimeOut = 8;
     966:	70 92 73 05 	sts	0x0573, r7
     96a:	60 92 72 05 	sts	0x0572, r6

	arrRS485Channel[3].rs485SendRequestFunc = mbSendRequestForceMultipleCoils;
     96e:	38 e8       	ldi	r19, 0x88	; 136
     970:	e3 2e       	mov	r14, r19
     972:	33 e1       	ldi	r19, 0x13	; 19
     974:	f3 2e       	mov	r15, r19
     976:	f0 92 80 05 	sts	0x0580, r15
     97a:	e0 92 7f 05 	sts	0x057F, r14
	arrRS485Channel[3].rs485GetResponseFunc = mbReceiveRequestForceMultipleCoils;		
     97e:	04 e8       	ldi	r16, 0x84	; 132
     980:	12 e1       	ldi	r17, 0x12	; 18
     982:	10 93 82 05 	sts	0x0582, r17
     986:	00 93 81 05 	sts	0x0581, r16
	arrRS485Channel[3].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     98a:	90 92 7a 05 	sts	0x057A, r9
     98e:	80 92 79 05 	sts	0x0579, r8

	rs485AddChannel( &arrRS485Channel[3] );
     992:	80 e7       	ldi	r24, 0x70	; 112
     994:	95 e0       	ldi	r25, 0x05	; 5
     996:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <rs485AddChannel>
	
	// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
	
	rs485ChannelDefInit( &arrRS485Channel[4] );
     99a:	83 e8       	ldi	r24, 0x83	; 131
     99c:	95 e0       	ldi	r25, 0x05	; 5
     99e:	0e 94 79 16 	call	0x2cf2	; 0x2cf2 <rs485ChannelDefInit>

	stSlaveChannelWriteCoilsA11.address = 11;
     9a2:	40 92 01 06 	sts	0x0601, r4
	stSlaveChannelWriteCoilsA11.coils_address = 0;
     9a6:	10 92 04 06 	sts	0x0604, r1
	stSlaveChannelWriteCoilsA11.coils_number = 12;
     9aa:	b0 92 06 06 	sts	0x0606, r11
     9ae:	a0 92 05 06 	sts	0x0605, r10
	stSlaveChannelWriteCoilsA11.lpCoils = (uint8_t*)ucRegDiscBufA3Temp;
     9b2:	87 e0       	ldi	r24, 0x07	; 7
     9b4:	96 e0       	ldi	r25, 0x06	; 6
     9b6:	90 93 03 06 	sts	0x0603, r25
     9ba:	80 93 02 06 	sts	0x0602, r24

	arrRS485Channel[4].lpObject = (void*)&stSlaveChannelWriteCoilsA11;
     9be:	80 e0       	ldi	r24, 0x00	; 0
     9c0:	96 e0       	ldi	r25, 0x06	; 6
     9c2:	90 93 84 05 	sts	0x0584, r25
     9c6:	80 93 83 05 	sts	0x0583, r24
	arrRS485Channel[4].ucEnableRequest = 1;
     9ca:	50 92 87 05 	sts	0x0587, r5
	arrRS485Channel[4].msReadTimeOut = 10;
     9ce:	d0 92 86 05 	sts	0x0586, r13
     9d2:	c0 92 85 05 	sts	0x0585, r12

	arrRS485Channel[4].rs485SendRequestFunc = mbSendRequestForceMultipleCoils;
     9d6:	f0 92 93 05 	sts	0x0593, r15
     9da:	e0 92 92 05 	sts	0x0592, r14
	arrRS485Channel[4].rs485GetResponseFunc = mbReceiveRequestForceMultipleCoils;		
     9de:	10 93 95 05 	sts	0x0595, r17
     9e2:	00 93 94 05 	sts	0x0594, r16
	arrRS485Channel[4].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     9e6:	90 92 8d 05 	sts	0x058D, r9
     9ea:	80 92 8c 05 	sts	0x058C, r8

	rs485AddChannel( &arrRS485Channel[4] );
     9ee:	83 e8       	ldi	r24, 0x83	; 131
     9f0:	95 e0       	ldi	r25, 0x05	; 5
     9f2:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <rs485AddChannel>

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[5] );
     9f6:	86 e9       	ldi	r24, 0x96	; 150
     9f8:	95 e0       	ldi	r25, 0x05	; 5
     9fa:	0e 94 79 16 	call	0x2cf2	; 0x2cf2 <rs485ChannelDefInit>

	stSlaveChannelPresetRegisterA10.address = 11;
     9fe:	40 92 30 05 	sts	0x0530, r4
	stSlaveChannelPresetRegisterA10.register_address = 15;
     a02:	8f e0       	ldi	r24, 0x0F	; 15
     a04:	90 e0       	ldi	r25, 0x00	; 0
     a06:	90 93 32 05 	sts	0x0532, r25
     a0a:	80 93 31 05 	sts	0x0531, r24
	stSlaveChannelPresetRegisterA10.lpRegister = &remote_run;
     a0e:	ce 01       	movw	r24, r28
     a10:	05 96       	adiw	r24, 0x05	; 5
     a12:	90 93 34 05 	sts	0x0534, r25
     a16:	80 93 33 05 	sts	0x0533, r24
	stSlaveChannelPresetRegisterA10.lpRegisterNew = NULL;
     a1a:	10 92 36 05 	sts	0x0536, r1
     a1e:	10 92 35 05 	sts	0x0535, r1

	arrRS485Channel[5].lpObject = (void*)&stSlaveChannelPresetRegisterA10;
     a22:	8f e2       	ldi	r24, 0x2F	; 47
     a24:	95 e0       	ldi	r25, 0x05	; 5
     a26:	90 93 97 05 	sts	0x0597, r25
     a2a:	80 93 96 05 	sts	0x0596, r24
	arrRS485Channel[5].ucEnableRequest = 1;
     a2e:	50 92 9a 05 	sts	0x059A, r5
	arrRS485Channel[5].msReadTimeOut = 8;
     a32:	70 92 99 05 	sts	0x0599, r7
     a36:	60 92 98 05 	sts	0x0598, r6

	arrRS485Channel[5].rs485SendRequestFunc = mbSendRequestPresetSingleRegister;
     a3a:	8e ee       	ldi	r24, 0xEE	; 238
     a3c:	93 e1       	ldi	r25, 0x13	; 19
     a3e:	90 93 a6 05 	sts	0x05A6, r25
     a42:	80 93 a5 05 	sts	0x05A5, r24
	arrRS485Channel[5].rs485GetResponseFunc = mbReceiveRequestPresetSingleRegister;
     a46:	85 ea       	ldi	r24, 0xA5	; 165
     a48:	92 e1       	ldi	r25, 0x12	; 18
     a4a:	90 93 a8 05 	sts	0x05A8, r25
     a4e:	80 93 a7 05 	sts	0x05A7, r24
	arrRS485Channel[5].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     a52:	90 92 a0 05 	sts	0x05A0, r9
     a56:	80 92 9f 05 	sts	0x059F, r8

	rs485AddChannel( &arrRS485Channel[5] );
     a5a:	86 e9       	ldi	r24, 0x96	; 150
     a5c:	95 e0       	ldi	r25, 0x05	; 5
     a5e:	0e 94 60 16 	call	0x2cc0	; 0x2cc0 <rs485AddChannel>

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[6] );
     a62:	89 ea       	ldi	r24, 0xA9	; 169
     a64:	95 e0       	ldi	r25, 0x05	; 5
     a66:	0e 94 79 16 	call	0x2cf2	; 0x2cf2 <rs485ChannelDefInit>

	//rs485AddChannel( &arrRS485Channel[6] );

	///////////////////////////////////////////////////////////////////////////

	sei();
     a6a:	78 94       	sei
     a6c:	11 e0       	ldi	r17, 0x01	; 1
     a6e:	00 e0       	ldi	r16, 0x00	; 0
     a70:	44 24       	eor	r4, r4
     a72:	55 24       	eor	r5, r5
	while( 1 ) {
		readDigitalInput( (uint8_t*)inPort );

		ucTrigOut0Error |= ( !MCU_DO_DIAG0 && MCU_VCC_FB0 ); // !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     a74:	aa 24       	eor	r10, r10
     a76:	a3 94       	inc	r10

			eStatus = eMBDisable();

			if( !rs485TaskIsEnable() ) {
				eStatus = eMBInit( MB_RTU, ucRS485_address, 0, 115200/2, MB_PAR_EVEN );
				eStatus = eMBSetSlaveID( 0x34, TRUE, ucSlaveID, 3 );
     a78:	27 e0       	ldi	r18, 0x07	; 7
     a7a:	82 2e       	mov	r8, r18
     a7c:	91 2c       	mov	r9, r1
     a7e:	8c 0e       	add	r8, r28
     a80:	9d 1e       	adc	r9, r29
     a82:	02 c0       	rjmp	.+4      	; 0xa88 <main+0x2f8>

	//rs485AddChannel( &arrRS485Channel[6] );

	///////////////////////////////////////////////////////////////////////////

	sei();
     a84:	0c 2d       	mov	r16, r12
     a86:	10 e0       	ldi	r17, 0x00	; 0
	while( 1 ) {
		readDigitalInput( (uint8_t*)inPort );
     a88:	89 e3       	ldi	r24, 0x39	; 57
     a8a:	91 e0       	ldi	r25, 0x01	; 1
     a8c:	0e 94 cd 10 	call	0x219a	; 0x219a <readDigitalInput>

		ucTrigOut0Error |= ( !MCU_DO_DIAG0 && MCU_VCC_FB0 ); // !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     a90:	2a 81       	ldd	r18, Y+2	; 0x02
     a92:	80 91 4f 01 	lds	r24, 0x014F
     a96:	88 23       	and	r24, r24
     a98:	19 f0       	breq	.+6      	; 0xaa0 <main+0x310>
     a9a:	80 e0       	ldi	r24, 0x00	; 0
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	08 c0       	rjmp	.+16     	; 0xab0 <main+0x320>
     aa0:	80 91 4d 01 	lds	r24, 0x014D
     aa4:	90 e0       	ldi	r25, 0x00	; 0
     aa6:	88 23       	and	r24, r24
     aa8:	09 f4       	brne	.+2      	; 0xaac <main+0x31c>
     aaa:	91 e0       	ldi	r25, 0x01	; 1
     aac:	9a 25       	eor	r25, r10
     aae:	89 2f       	mov	r24, r25
     ab0:	28 2b       	or	r18, r24
     ab2:	2a 83       	std	Y+2, r18	; 0x02
		ucTrigOut1Error |= ( !MCU_DO_DIAG1 && MCU_VCC_FB1 ); // !MCU_DO_DIAG1_bm && MCU_VCC_FB1_bm
     ab4:	2b 81       	ldd	r18, Y+3	; 0x03
     ab6:	80 91 50 01 	lds	r24, 0x0150
     aba:	88 23       	and	r24, r24
     abc:	19 f0       	breq	.+6      	; 0xac4 <main+0x334>
     abe:	80 e0       	ldi	r24, 0x00	; 0
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	08 c0       	rjmp	.+16     	; 0xad4 <main+0x344>
     ac4:	80 91 4e 01 	lds	r24, 0x014E
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	88 23       	and	r24, r24
     acc:	09 f4       	brne	.+2      	; 0xad0 <main+0x340>
     ace:	91 e0       	ldi	r25, 0x01	; 1
     ad0:	9a 25       	eor	r25, r10
     ad2:	89 2f       	mov	r24, r25
     ad4:	28 2b       	or	r18, r24
     ad6:	2b 83       	std	Y+3, r18	; 0x03
		ucTrigOutError	|= ( ucTrigOut1Error || ucTrigOut0Error );
     ad8:	99 81       	ldd	r25, Y+1	; 0x01
     ada:	8b 81       	ldd	r24, Y+3	; 0x03
     adc:	88 23       	and	r24, r24
     ade:	29 f4       	brne	.+10     	; 0xaea <main+0x35a>
     ae0:	8a 81       	ldd	r24, Y+2	; 0x02
     ae2:	20 e0       	ldi	r18, 0x00	; 0
     ae4:	30 e0       	ldi	r19, 0x00	; 0
     ae6:	88 23       	and	r24, r24
     ae8:	11 f0       	breq	.+4      	; 0xaee <main+0x35e>
     aea:	21 e0       	ldi	r18, 0x01	; 1
     aec:	30 e0       	ldi	r19, 0x00	; 0
     aee:	92 2b       	or	r25, r18
     af0:	99 83       	std	Y+1, r25	; 0x01

		ucTrigTimeOutError |= ucFlagTimeOutOutError;
     af2:	9c 81       	ldd	r25, Y+4	; 0x04
     af4:	80 91 a7 01 	lds	r24, 0x01A7
     af8:	89 2b       	or	r24, r25
     afa:	8c 83       	std	Y+4, r24	; 0x04

		inPort[25] = isRun;
     afc:	80 91 38 01 	lds	r24, 0x0138
     b00:	80 93 52 01 	sts	0x0152, r24
		inPort[26] = ucTrigOut0Error;
     b04:	8a 81       	ldd	r24, Y+2	; 0x02
     b06:	80 93 53 01 	sts	0x0153, r24
		inPort[27] = ucTrigOut1Error;
     b0a:	8b 81       	ldd	r24, Y+3	; 0x03
     b0c:	80 93 54 01 	sts	0x0154, r24
		inPort[28] = ucTrigTimeOutError;
     b10:	8c 81       	ldd	r24, Y+4	; 0x04
     b12:	80 93 55 01 	sts	0x0155, r24
		inPort[29] = ucTrigOutError;
     b16:	89 81       	ldd	r24, Y+1	; 0x01
     b18:	80 93 56 01 	sts	0x0156, r24
		inPort[30] = uiRegHolding[18] ? 1 : 0;
     b1c:	80 91 ce 01 	lds	r24, 0x01CE
     b20:	90 91 cf 01 	lds	r25, 0x01CF
     b24:	20 e0       	ldi	r18, 0x00	; 0
     b26:	89 2b       	or	r24, r25
     b28:	09 f0       	breq	.+2      	; 0xb2c <main+0x39c>
     b2a:	21 e0       	ldi	r18, 0x01	; 1
     b2c:	20 93 57 01 	sts	0x0157, r18

		//=====================================================================

		ucRS485_address = readAddressSwitch();
     b30:	0e 94 54 11 	call	0x22a8	; 0x22a8 <readAddressSwitch>
     b34:	c8 2e       	mov	r12, r24

		if( fFirstRun || ( ucRS485_address != ucRS485_address_old ) ) {
     b36:	11 23       	and	r17, r17
     b38:	11 f4       	brne	.+4      	; 0xb3e <main+0x3ae>
     b3a:	80 17       	cp	r24, r16
     b3c:	91 f1       	breq	.+100    	; 0xba2 <main+0x412>
			ucRS485_address_old = ucRS485_address;

			if( !ucRS485_address ) {
     b3e:	cc 20       	and	r12, r12
     b40:	19 f4       	brne	.+6      	; 0xb48 <main+0x3b8>
				rs485TaskEnable();
     b42:	0e 94 1b 16 	call	0x2c36	; 0x2c36 <rs485TaskEnable>
     b46:	02 c0       	rjmp	.+4      	; 0xb4c <main+0x3bc>
			} else {
				rs485TaskDisable();
     b48:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <rs485TaskDisable>
			}

			eStatus = eMBDisable();
     b4c:	0e 94 9a 0f 	call	0x1f34	; 0x1f34 <eMBDisable>

			if( !rs485TaskIsEnable() ) {
     b50:	0e 94 22 16 	call	0x2c44	; 0x2c44 <rs485TaskIsEnable>
     b54:	88 23       	and	r24, r24
     b56:	b9 f4       	brne	.+46     	; 0xb86 <main+0x3f6>
				eStatus = eMBInit( MB_RTU, ucRS485_address, 0, 115200/2, MB_PAR_EVEN );
     b58:	6c 2d       	mov	r22, r12
     b5a:	40 e0       	ldi	r20, 0x00	; 0
     b5c:	00 e0       	ldi	r16, 0x00	; 0
     b5e:	11 ee       	ldi	r17, 0xE1	; 225
     b60:	20 e0       	ldi	r18, 0x00	; 0
     b62:	30 e0       	ldi	r19, 0x00	; 0
     b64:	92 e0       	ldi	r25, 0x02	; 2
     b66:	e9 2e       	mov	r14, r25
     b68:	0e 94 39 10 	call	0x2072	; 0x2072 <eMBInit>
				eStatus = eMBSetSlaveID( 0x34, TRUE, ucSlaveID, 3 );
     b6c:	84 e3       	ldi	r24, 0x34	; 52
     b6e:	61 e0       	ldi	r22, 0x01	; 1
     b70:	a4 01       	movw	r20, r8
     b72:	23 e0       	ldi	r18, 0x03	; 3
     b74:	30 e0       	ldi	r19, 0x00	; 0
     b76:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <eMBSetSlaveID>
				eStatus = eMBEnable();
     b7a:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <eMBEnable>
				
				CLR_QOIL_REMOTE_RUN;
     b7e:	80 91 44 03 	lds	r24, 0x0344
     b82:	8e 7f       	andi	r24, 0xFE	; 254
     b84:	0c c0       	rjmp	.+24     	; 0xb9e <main+0x40e>
			} else {
				initRS485( 115200, 8, 1, 1 );
     b86:	60 e0       	ldi	r22, 0x00	; 0
     b88:	72 ec       	ldi	r23, 0xC2	; 194
     b8a:	81 e0       	ldi	r24, 0x01	; 1
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	48 e0       	ldi	r20, 0x08	; 8
     b90:	21 e0       	ldi	r18, 0x01	; 1
     b92:	01 e0       	ldi	r16, 0x01	; 1
     b94:	0e 94 59 17 	call	0x2eb2	; 0x2eb2 <initRS485>

				SET_QOIL_REMOTE_RUN;
     b98:	80 91 44 03 	lds	r24, 0x0344
     b9c:	81 60       	ori	r24, 0x01	; 1
     b9e:	80 93 44 03 	sts	0x0344, r24
			}
		}

		//=====================================================================

		if( uc10msTimerEvent ) {
     ba2:	80 91 a1 01 	lds	r24, 0x01A1
     ba6:	88 23       	and	r24, r24
     ba8:	81 f0       	breq	.+32     	; 0xbca <main+0x43a>
			static uint8_t n = 0;

			uc10msTimerEvent = 0;
     baa:	10 92 a1 01 	sts	0x01A1, r1

			if( ++n == 50 ) {
     bae:	80 91 5a 03 	lds	r24, 0x035A
     bb2:	8f 5f       	subi	r24, 0xFF	; 255
     bb4:	80 93 5a 03 	sts	0x035A, r24
     bb8:	82 33       	cpi	r24, 0x32	; 50
     bba:	39 f4       	brne	.+14     	; 0xbca <main+0x43a>
				ucRegDiscBufA3Temp[0] ^= 1;
     bbc:	80 91 07 06 	lds	r24, 0x0607
     bc0:	8a 25       	eor	r24, r10
     bc2:	80 93 07 06 	sts	0x0607, r24
				n = 0;
     bc6:	10 92 5a 03 	sts	0x035A, r1
			}
		}

		if( uc100msTimerEvent ) {
     bca:	80 91 a2 01 	lds	r24, 0x01A2
     bce:	88 23       	and	r24, r24
     bd0:	11 f0       	breq	.+4      	; 0xbd6 <main+0x446>
			uc100msTimerEvent = 0;
     bd2:	10 92 a2 01 	sts	0x01A2, r1
		}

		if( uc500msTimerEvent ) {
     bd6:	80 91 a3 01 	lds	r24, 0x01A3
     bda:	90 91 a4 01 	lds	r25, 0x01A4
     bde:	89 2b       	or	r24, r25
     be0:	59 f0       	breq	.+22     	; 0xbf8 <main+0x468>
			uc500msTimerEvent = 0;
     be2:	10 92 a4 01 	sts	0x01A4, r1
     be6:	10 92 a3 01 	sts	0x01A3, r1

			flashTimer = !flashTimer;
     bea:	80 e0       	ldi	r24, 0x00	; 0
     bec:	90 e0       	ldi	r25, 0x00	; 0
     bee:	45 28       	or	r4, r5
     bf0:	11 f4       	brne	.+4      	; 0xbf6 <main+0x466>
     bf2:	81 e0       	ldi	r24, 0x01	; 1
     bf4:	90 e0       	ldi	r25, 0x00	; 0
     bf6:	2c 01       	movw	r4, r24
		}

		if( uc1000msTimerEvent ) {
     bf8:	80 91 a5 01 	lds	r24, 0x01A5
     bfc:	90 91 a6 01 	lds	r25, 0x01A6
     c00:	89 2b       	or	r24, r25
     c02:	21 f0       	breq	.+8      	; 0xc0c <main+0x47c>
			uc1000msTimerEvent = 0;
     c04:	10 92 a6 01 	sts	0x01A6, r1
     c08:	10 92 a5 01 	sts	0x01A5, r1
		}

		//=====================================================================

		byteArrToBitArr( (uint8_t*)ucRegDiscBuf, (uint8_t*)inPort, 42 );
     c0c:	8e e4       	ldi	r24, 0x4E	; 78
     c0e:	93 e0       	ldi	r25, 0x03	; 3
     c10:	69 e3       	ldi	r22, 0x39	; 57
     c12:	71 e0       	ldi	r23, 0x01	; 1
     c14:	4a e2       	ldi	r20, 0x2A	; 42
     c16:	50 e0       	ldi	r21, 0x00	; 0
     c18:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <byteArrToBitArr>

		//=====================================================================

		if( !rs485TaskIsEnable() ) {
     c1c:	0e 94 22 16 	call	0x2c44	; 0x2c44 <rs485TaskIsEnable>
     c20:	88 23       	and	r24, r24
     c22:	19 f4       	brne	.+6      	; 0xc2a <main+0x49a>
			eMBPoll();
     c24:	0e 94 ae 0f 	call	0x1f5c	; 0x1f5c <eMBPoll>
     c28:	18 c0       	rjmp	.+48     	; 0xc5a <main+0x4ca>
		} else {
			uint8_t temp;

			SET_QOIL_REMOTE_RUN;
     c2a:	80 91 44 03 	lds	r24, 0x0344
     c2e:	81 60       	ori	r24, 0x01	; 1
     c30:	80 93 44 03 	sts	0x0344, r24
			remote_run = isRun;
     c34:	80 91 38 01 	lds	r24, 0x0138
     c38:	8d 83       	std	Y+5, r24	; 0x05
     c3a:	1e 82       	std	Y+6, r1	; 0x06

			rs485Task();
     c3c:	0e 94 ac 14 	call	0x2958	; 0x2958 <rs485Task>

			temp  = ( ~1 & ucRegDiscBufA3[0] );
     c40:	90 91 fe 05 	lds	r25, 0x05FE
			temp |= ( 1 & ucRegDiscBufA3Temp[0] );
     c44:	80 91 07 06 	lds	r24, 0x0607
     c48:	81 70       	andi	r24, 0x01	; 1
     c4a:	9e 7f       	andi	r25, 0xFE	; 254
     c4c:	89 2b       	or	r24, r25

			ucRegDiscBufA3Temp[0] = temp;
     c4e:	80 93 07 06 	sts	0x0607, r24
			ucRegDiscBufA3Temp[1] = ucRegDiscBufA3[1];
     c52:	80 91 ff 05 	lds	r24, 0x05FF
     c56:	80 93 08 06 	sts	0x0608, r24
		}

		//=====================================================================

		if( !MCU_RUN_SWITCH || ucTrigTimeOutError || ( ucAutoStopIfOutError && ucTrigOutError ) ) {
     c5a:	80 91 51 01 	lds	r24, 0x0151
     c5e:	88 23       	and	r24, r24
     c60:	31 f0       	breq	.+12     	; 0xc6e <main+0x4de>
     c62:	8c 81       	ldd	r24, Y+4	; 0x04
     c64:	88 23       	and	r24, r24
     c66:	19 f4       	brne	.+6      	; 0xc6e <main+0x4de>
     c68:	89 81       	ldd	r24, Y+1	; 0x01
     c6a:	88 23       	and	r24, r24
     c6c:	29 f0       	breq	.+10     	; 0xc78 <main+0x4e8>
			CLR_QOIL_REMOTE_RUN;
     c6e:	80 91 44 03 	lds	r24, 0x0344
     c72:	8e 7f       	andi	r24, 0xFE	; 254
     c74:	80 93 44 03 	sts	0x0344, r24
		}

		if( !MCU_RUN_SWITCH || !OUT_REMOTE_RUN ) {
     c78:	80 91 51 01 	lds	r24, 0x0151
     c7c:	88 23       	and	r24, r24
     c7e:	21 f0       	breq	.+8      	; 0xc88 <main+0x4f8>
     c80:	80 91 69 01 	lds	r24, 0x0169
     c84:	88 23       	and	r24, r24
     c86:	91 f4       	brne	.+36     	; 0xcac <main+0x51c>
			if( !OUT_DISABLE_OUTPUT_RESET_IN_RUN || ucTrigOutError || ucTrigTimeOutError ) {
     c88:	80 91 6b 01 	lds	r24, 0x016B
     c8c:	88 23       	and	r24, r24
     c8e:	31 f0       	breq	.+12     	; 0xc9c <main+0x50c>
     c90:	89 81       	ldd	r24, Y+1	; 0x01
     c92:	88 23       	and	r24, r24
     c94:	19 f4       	brne	.+6      	; 0xc9c <main+0x50c>
     c96:	8c 81       	ldd	r24, Y+4	; 0x04
     c98:	88 23       	and	r24, r24
     c9a:	21 f0       	breq	.+8      	; 0xca4 <main+0x514>
				ucRegCoilsBuf[ 0 ] = 0;
     c9c:	10 92 42 03 	sts	0x0342, r1
				ucRegCoilsBuf[ 1 ] = 0;
     ca0:	10 92 43 03 	sts	0x0343, r1
			}

			PORTE &= ~MCU_DO_DIS_bm;
     ca4:	1d 98       	cbi	0x03, 5	; 3
     ca6:	40 e0       	ldi	r20, 0x00	; 0
     ca8:	50 e0       	ldi	r21, 0x00	; 0
     caa:	02 c0       	rjmp	.+4      	; 0xcb0 <main+0x520>
		} else {
			PORTE |= MCU_DO_DIS_bm;
     cac:	1d 9a       	sbi	0x03, 5	; 3
     cae:	fb cf       	rjmp	.-10     	; 0xca6 <main+0x516>
		//=====================================================================

		n = 0;
		for( i = 0; i < 19; i++ ) {
			n = i / 8;
			outPort[ i ] = 0;
     cb0:	da 01       	movw	r26, r20
     cb2:	a7 5a       	subi	r26, 0xA7	; 167
     cb4:	be 4f       	sbci	r27, 0xFE	; 254
     cb6:	1c 92       	st	X, r1
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
     cb8:	24 2f       	mov	r18, r20
     cba:	26 95       	lsr	r18
     cbc:	26 95       	lsr	r18
     cbe:	26 95       	lsr	r18
     cc0:	30 e0       	ldi	r19, 0x00	; 0
     cc2:	f9 01       	movw	r30, r18
     cc4:	ee 5b       	subi	r30, 0xBE	; 190
     cc6:	fc 4f       	sbci	r31, 0xFC	; 252
     cc8:	80 81       	ld	r24, Z
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	13 e0       	ldi	r17, 0x03	; 3
     cce:	22 0f       	add	r18, r18
     cd0:	33 1f       	adc	r19, r19
     cd2:	1a 95       	dec	r17
     cd4:	e1 f7       	brne	.-8      	; 0xcce <main+0x53e>
     cd6:	ba 01       	movw	r22, r20
     cd8:	62 1b       	sub	r22, r18
     cda:	73 0b       	sbc	r23, r19
     cdc:	06 2e       	mov	r0, r22
     cde:	02 c0       	rjmp	.+4      	; 0xce4 <main+0x554>
     ce0:	95 95       	asr	r25
     ce2:	87 95       	ror	r24
     ce4:	0a 94       	dec	r0
     ce6:	e2 f7       	brpl	.-8      	; 0xce0 <main+0x550>
     ce8:	80 fd       	sbrc	r24, 0
				outPort[i] = 1;
     cea:	ac 92       	st	X, r10
     cec:	4f 5f       	subi	r20, 0xFF	; 255
     cee:	5f 4f       	sbci	r21, 0xFF	; 255
		}

		//=====================================================================

		n = 0;
		for( i = 0; i < 19; i++ ) {
     cf0:	43 31       	cpi	r20, 0x13	; 19
     cf2:	51 05       	cpc	r21, r1
     cf4:	e9 f6       	brne	.-70     	; 0xcb0 <main+0x520>
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
				outPort[i] = 1;
			}
		}

		isRun = OUT_REMOTE_RUN;
     cf6:	80 91 69 01 	lds	r24, 0x0169
     cfa:	80 93 38 01 	sts	0x0138, r24

		writeDigitalOutput( (uint8_t*)outPort );
     cfe:	89 e5       	ldi	r24, 0x59	; 89
     d00:	91 e0       	ldi	r25, 0x01	; 1
     d02:	0e 94 23 11 	call	0x2246	; 0x2246 <writeDigitalOutput>

		//=====================================================================
		// HMI:
		memcpy( (char*)hmiLed, (char*)inPort, 16 );
     d06:	a9 e7       	ldi	r26, 0x79	; 121
     d08:	b1 e0       	ldi	r27, 0x01	; 1
     d0a:	e9 e3       	ldi	r30, 0x39	; 57
     d0c:	f1 e0       	ldi	r31, 0x01	; 1
     d0e:	80 e1       	ldi	r24, 0x10	; 16
     d10:	01 90       	ld	r0, Z+
     d12:	0d 92       	st	X+, r0
     d14:	81 50       	subi	r24, 0x01	; 1
     d16:	e1 f7       	brne	.-8      	; 0xd10 <main+0x580>
		memcpy( (char*)&hmiLed[20], (char*)outPort, 16 );
     d18:	ad e8       	ldi	r26, 0x8D	; 141
     d1a:	b1 e0       	ldi	r27, 0x01	; 1
     d1c:	e9 e5       	ldi	r30, 0x59	; 89
     d1e:	f1 e0       	ldi	r31, 0x01	; 1
     d20:	80 e1       	ldi	r24, 0x10	; 16
     d22:	01 90       	ld	r0, Z+
     d24:	0d 92       	st	X+, r0
     d26:	81 50       	subi	r24, 0x01	; 1
     d28:	e1 f7       	brne	.-8      	; 0xd22 <main+0x592>

		hmiLed[16] = !isRun || ( isRun && flashTimer );
     d2a:	80 91 38 01 	lds	r24, 0x0138
     d2e:	88 23       	and	r24, r24
     d30:	61 f0       	breq	.+24     	; 0xd4a <main+0x5ba>
     d32:	80 91 38 01 	lds	r24, 0x0138
     d36:	88 23       	and	r24, r24
     d38:	19 f4       	brne	.+6      	; 0xd40 <main+0x5b0>
     d3a:	80 e0       	ldi	r24, 0x00	; 0
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	07 c0       	rjmp	.+14     	; 0xd4e <main+0x5be>
     d40:	80 e0       	ldi	r24, 0x00	; 0
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	41 14       	cp	r4, r1
     d46:	51 04       	cpc	r5, r1
     d48:	11 f0       	breq	.+4      	; 0xd4e <main+0x5be>
     d4a:	81 e0       	ldi	r24, 0x01	; 1
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	80 93 89 01 	sts	0x0189, r24
		hmiLed[18] = ucTrigTimeOutError;
     d52:	8c 81       	ldd	r24, Y+4	; 0x04
     d54:	80 93 8b 01 	sts	0x018B, r24
		hmiLed[19] = ( PORTE & MCU_RS485_DE_bm ) ? 1 : 0;
     d58:	83 b1       	in	r24, 0x03	; 3
     d5a:	90 e0       	ldi	r25, 0x00	; 0
     d5c:	96 95       	lsr	r25
     d5e:	87 95       	ror	r24
     d60:	96 95       	lsr	r25
     d62:	87 95       	ror	r24
     d64:	81 70       	andi	r24, 0x01	; 1
     d66:	80 93 8c 01 	sts	0x018C, r24
		hmiLed[36] = MCU_VCC_FB0;
     d6a:	80 91 4d 01 	lds	r24, 0x014D
     d6e:	80 93 9d 01 	sts	0x019D, r24
		hmiLed[37] = MCU_VCC_FB1;
     d72:	80 91 4e 01 	lds	r24, 0x014E
     d76:	80 93 9e 01 	sts	0x019E, r24
		hmiLed[38] = ucTrigOut0Error;
     d7a:	8a 81       	ldd	r24, Y+2	; 0x02
     d7c:	80 93 9f 01 	sts	0x019F, r24
		hmiLed[39] = ucTrigOut1Error;
     d80:	8b 81       	ldd	r24, Y+3	; 0x03
     d82:	80 93 a0 01 	sts	0x01A0, r24

		writeHmiLed( (uint8_t*)hmiLed );
     d86:	89 e7       	ldi	r24, 0x79	; 121
     d88:	91 e0       	ldi	r25, 0x01	; 1
     d8a:	0e 94 87 11 	call	0x230e	; 0x230e <writeHmiLed>
		//=====================================================================

		if(	( !MCU_RUN_SWITCH || OUT_REMOTE_RESET ) //&&
     d8e:	80 91 51 01 	lds	r24, 0x0151
     d92:	88 23       	and	r24, r24
     d94:	29 f0       	breq	.+10     	; 0xda0 <main+0x610>
     d96:	80 91 6a 01 	lds	r24, 0x016A
     d9a:	88 23       	and	r24, r24
     d9c:	09 f4       	brne	.+2      	; 0xda0 <main+0x610>
     d9e:	72 ce       	rjmp	.-796    	; 0xa84 <main+0x2f4>
			//( ( MCU_VCC_FB1 && MCU_DO_DIAG1 ) && ( MCU_VCC_FB0 && MCU_DO_DIAG0 ) )
		) {
			ucTrigTimeOutError = 0;
     da0:	1c 82       	std	Y+4, r1	; 0x04
			ucTrigOut0Error = 0;
     da2:	1a 82       	std	Y+2, r1	; 0x02
			ucTrigOut1Error = 0;
     da4:	1b 82       	std	Y+3, r1	; 0x03

			ucFlagTimeOutOutError = 0;
     da6:	10 92 a7 01 	sts	0x01A7, r1
			ucTrigOutError = 0;
     daa:	19 82       	std	Y+1, r1	; 0x01
     dac:	6b ce       	rjmp	.-810    	; 0xa84 <main+0x2f4>

00000dae <xMBRTUTimerT35Expired>:
    return xNeedPoll;
}

BOOL
xMBRTUTimerT35Expired( void )
{
     dae:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
     db0:	80 91 5c 03 	lds	r24, 0x035C
     db4:	88 23       	and	r24, r24
     db6:	21 f0       	breq	.+8      	; 0xdc0 <xMBRTUTimerT35Expired+0x12>
     db8:	82 30       	cpi	r24, 0x02	; 2
     dba:	21 f0       	breq	.+8      	; 0xdc4 <xMBRTUTimerT35Expired+0x16>
     dbc:	10 e0       	ldi	r17, 0x00	; 0
     dbe:	06 c0       	rjmp	.+12     	; 0xdcc <xMBRTUTimerT35Expired+0x1e>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
     dc0:	80 e0       	ldi	r24, 0x00	; 0
     dc2:	01 c0       	rjmp	.+2      	; 0xdc6 <xMBRTUTimerT35Expired+0x18>
        break;

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
     dc4:	81 e0       	ldi	r24, 0x01	; 1
     dc6:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <xMBPortEventPost>
     dca:	18 2f       	mov	r17, r24
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
     dcc:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
     dd0:	81 e0       	ldi	r24, 0x01	; 1
     dd2:	80 93 5c 03 	sts	0x035C, r24

    return xNeedPoll;
}
     dd6:	81 2f       	mov	r24, r17
     dd8:	1f 91       	pop	r17
     dda:	08 95       	ret

00000ddc <eMBRTUStop>:
}

void
eMBRTUStop( void )
{
    ENTER_CRITICAL_SECTION(  );
     ddc:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
     dde:	80 e0       	ldi	r24, 0x00	; 0
     de0:	60 e0       	ldi	r22, 0x00	; 0
     de2:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
     de6:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
     dea:	78 94       	sei
}
     dec:	08 95       	ret

00000dee <xMBRTUTransmitFSM>:
    return xTaskNeedSwitch;
}

BOOL
xMBRTUTransmitFSM( void )
{
     dee:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;

    assert( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
     df0:	80 91 5b 03 	lds	r24, 0x035B
     df4:	88 23       	and	r24, r24
     df6:	19 f0       	breq	.+6      	; 0xdfe <xMBRTUTransmitFSM+0x10>
     df8:	81 30       	cpi	r24, 0x01	; 1
     dfa:	29 f4       	brne	.+10     	; 0xe06 <xMBRTUTransmitFSM+0x18>
     dfc:	06 c0       	rjmp	.+12     	; 0xe0a <xMBRTUTransmitFSM+0x1c>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
     dfe:	81 e0       	ldi	r24, 0x01	; 1
     e00:	60 e0       	ldi	r22, 0x00	; 0
     e02:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>
     e06:	10 e0       	ldi	r17, 0x00	; 0
     e08:	2a c0       	rjmp	.+84     	; 0xe5e <xMBRTUTransmitFSM+0x70>
        break;

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
     e0a:	80 91 5f 03 	lds	r24, 0x035F
     e0e:	90 91 60 03 	lds	r25, 0x0360
     e12:	89 2b       	or	r24, r25
     e14:	d1 f0       	breq	.+52     	; 0xe4a <xMBRTUTransmitFSM+0x5c>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
     e16:	e0 91 5d 03 	lds	r30, 0x035D
     e1a:	f0 91 5e 03 	lds	r31, 0x035E
     e1e:	80 81       	ld	r24, Z
     e20:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
     e24:	80 91 5d 03 	lds	r24, 0x035D
     e28:	90 91 5e 03 	lds	r25, 0x035E
     e2c:	01 96       	adiw	r24, 0x01	; 1
     e2e:	90 93 5e 03 	sts	0x035E, r25
     e32:	80 93 5d 03 	sts	0x035D, r24
            usSndBufferCount--;
     e36:	80 91 5f 03 	lds	r24, 0x035F
     e3a:	90 91 60 03 	lds	r25, 0x0360
     e3e:	01 97       	sbiw	r24, 0x01	; 1
     e40:	90 93 60 03 	sts	0x0360, r25
     e44:	80 93 5f 03 	sts	0x035F, r24
     e48:	de cf       	rjmp	.-68     	; 0xe06 <xMBRTUTransmitFSM+0x18>
        }
        else
        {
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
     e4a:	83 e0       	ldi	r24, 0x03	; 3
     e4c:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <xMBPortEventPost>
     e50:	18 2f       	mov	r17, r24
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
     e52:	81 e0       	ldi	r24, 0x01	; 1
     e54:	60 e0       	ldi	r22, 0x00	; 0
     e56:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
     e5a:	10 92 5b 03 	sts	0x035B, r1
        }
        break;
    }

    return xNeedPoll;
}
     e5e:	81 2f       	mov	r24, r17
     e60:	1f 91       	pop	r17
     e62:	08 95       	ret

00000e64 <xMBRTUReceiveFSM>:
    return eStatus;
}

BOOL
xMBRTUReceiveFSM( void )
{
     e64:	df 93       	push	r29
     e66:	cf 93       	push	r28
     e68:	0f 92       	push	r0
     e6a:	cd b7       	in	r28, 0x3d	; 61
     e6c:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
     e6e:	ce 01       	movw	r24, r28
     e70:	01 96       	adiw	r24, 0x01	; 1
     e72:	0e 94 cc 0e 	call	0x1d98	; 0x1d98 <xMBPortSerialGetByte>

    switch ( eRcvState )
     e76:	80 91 5c 03 	lds	r24, 0x035C
     e7a:	81 30       	cpi	r24, 0x01	; 1
     e7c:	39 f0       	breq	.+14     	; 0xe8c <xMBRTUReceiveFSM+0x28>
     e7e:	81 30       	cpi	r24, 0x01	; 1
     e80:	98 f1       	brcs	.+102    	; 0xee8 <xMBRTUReceiveFSM+0x84>
     e82:	82 30       	cpi	r24, 0x02	; 2
     e84:	b9 f0       	breq	.+46     	; 0xeb4 <xMBRTUReceiveFSM+0x50>
     e86:	83 30       	cpi	r24, 0x03	; 3
     e88:	89 f5       	brne	.+98     	; 0xeec <xMBRTUReceiveFSM+0x88>
     e8a:	2e c0       	rjmp	.+92     	; 0xee8 <xMBRTUReceiveFSM+0x84>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
     e8c:	10 92 62 03 	sts	0x0362, r1
     e90:	10 92 61 03 	sts	0x0361, r1
        ucRTUBuf[usRcvBufferPos++] = ucByte;
     e94:	80 91 61 03 	lds	r24, 0x0361
     e98:	90 91 62 03 	lds	r25, 0x0362
     e9c:	29 81       	ldd	r18, Y+1	; 0x01
     e9e:	fc 01       	movw	r30, r24
     ea0:	e5 5f       	subi	r30, 0xF5	; 245
     ea2:	f9 4f       	sbci	r31, 0xF9	; 249
     ea4:	20 83       	st	Z, r18
     ea6:	01 96       	adiw	r24, 0x01	; 1
     ea8:	90 93 62 03 	sts	0x0362, r25
     eac:	80 93 61 03 	sts	0x0361, r24
        eRcvState = STATE_RX_RCV;
     eb0:	82 e0       	ldi	r24, 0x02	; 2
     eb2:	18 c0       	rjmp	.+48     	; 0xee4 <xMBRTUReceiveFSM+0x80>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
     eb4:	80 91 61 03 	lds	r24, 0x0361
     eb8:	90 91 62 03 	lds	r25, 0x0362
     ebc:	8f 3f       	cpi	r24, 0xFF	; 255
     ebe:	91 05       	cpc	r25, r1
     ec0:	09 f0       	breq	.+2      	; 0xec4 <xMBRTUReceiveFSM+0x60>
     ec2:	78 f4       	brcc	.+30     	; 0xee2 <xMBRTUReceiveFSM+0x7e>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
     ec4:	80 91 61 03 	lds	r24, 0x0361
     ec8:	90 91 62 03 	lds	r25, 0x0362
     ecc:	29 81       	ldd	r18, Y+1	; 0x01
     ece:	fc 01       	movw	r30, r24
     ed0:	e5 5f       	subi	r30, 0xF5	; 245
     ed2:	f9 4f       	sbci	r31, 0xF9	; 249
     ed4:	20 83       	st	Z, r18
     ed6:	01 96       	adiw	r24, 0x01	; 1
     ed8:	90 93 62 03 	sts	0x0362, r25
     edc:	80 93 61 03 	sts	0x0361, r24
     ee0:	03 c0       	rjmp	.+6      	; 0xee8 <xMBRTUReceiveFSM+0x84>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
     ee2:	83 e0       	ldi	r24, 0x03	; 3
     ee4:	80 93 5c 03 	sts	0x035C, r24
        }
        vMBPortTimersEnable(  );
     ee8:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <vMBPortTimersEnable>
        break;
    }
    return xTaskNeedSwitch;
}
     eec:	80 e0       	ldi	r24, 0x00	; 0
     eee:	0f 90       	pop	r0
     ef0:	cf 91       	pop	r28
     ef2:	df 91       	pop	r29
     ef4:	08 95       	ret

00000ef6 <eMBRTUStart>:
}

void
eMBRTUStart( void )
{
    ENTER_CRITICAL_SECTION(  );
     ef6:	f8 94       	cli
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
     ef8:	10 92 5c 03 	sts	0x035C, r1
    vMBPortSerialEnable( TRUE, FALSE );
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	60 e0       	ldi	r22, 0x00	; 0
     f00:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
     f04:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
     f08:	78 94       	sei
}
     f0a:	08 95       	ret

00000f0c <eMBRTUSend>:
    return eStatus;
}

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
     f0c:	1f 93       	push	r17
     f0e:	28 2f       	mov	r18, r24
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
     f10:	f8 94       	cli

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
     f12:	10 91 5c 03 	lds	r17, 0x035C
     f16:	11 30       	cpi	r17, 0x01	; 1
     f18:	11 f0       	breq	.+4      	; 0xf1e <eMBRTUSend+0x12>
     f1a:	85 e0       	ldi	r24, 0x05	; 5
     f1c:	41 c0       	rjmp	.+130    	; 0xfa0 <eMBRTUSend+0x94>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
     f1e:	fb 01       	movw	r30, r22
     f20:	31 97       	sbiw	r30, 0x01	; 1
     f22:	f0 93 5e 03 	sts	0x035E, r31
     f26:	e0 93 5d 03 	sts	0x035D, r30
        usSndBufferCount = 1;
     f2a:	81 e0       	ldi	r24, 0x01	; 1
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	90 93 60 03 	sts	0x0360, r25
     f32:	80 93 5f 03 	sts	0x035F, r24

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
     f36:	20 83       	st	Z, r18
        usSndBufferCount += usLength;
     f38:	80 91 5f 03 	lds	r24, 0x035F
     f3c:	90 91 60 03 	lds	r25, 0x0360
     f40:	84 0f       	add	r24, r20
     f42:	95 1f       	adc	r25, r21
     f44:	90 93 60 03 	sts	0x0360, r25
     f48:	80 93 5f 03 	sts	0x035F, r24

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
     f4c:	60 91 5f 03 	lds	r22, 0x035F
     f50:	70 91 60 03 	lds	r23, 0x0360
     f54:	cf 01       	movw	r24, r30
     f56:	0e 94 86 0d 	call	0x1b0c	; 0x1b0c <usMBCRC16>
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
     f5a:	20 91 5f 03 	lds	r18, 0x035F
     f5e:	30 91 60 03 	lds	r19, 0x0360
     f62:	f9 01       	movw	r30, r18
     f64:	e5 5f       	subi	r30, 0xF5	; 245
     f66:	f9 4f       	sbci	r31, 0xF9	; 249
     f68:	80 83       	st	Z, r24
     f6a:	2f 5f       	subi	r18, 0xFF	; 255
     f6c:	3f 4f       	sbci	r19, 0xFF	; 255
     f6e:	30 93 60 03 	sts	0x0360, r19
     f72:	20 93 5f 03 	sts	0x035F, r18
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
     f76:	20 91 5f 03 	lds	r18, 0x035F
     f7a:	30 91 60 03 	lds	r19, 0x0360
     f7e:	f9 01       	movw	r30, r18
     f80:	e5 5f       	subi	r30, 0xF5	; 245
     f82:	f9 4f       	sbci	r31, 0xF9	; 249
     f84:	90 83       	st	Z, r25
     f86:	2f 5f       	subi	r18, 0xFF	; 255
     f88:	3f 4f       	sbci	r19, 0xFF	; 255
     f8a:	30 93 60 03 	sts	0x0360, r19
     f8e:	20 93 5f 03 	sts	0x035F, r18

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
     f92:	10 93 5b 03 	sts	0x035B, r17
        vMBPortSerialEnable( FALSE, TRUE );
     f96:	80 e0       	ldi	r24, 0x00	; 0
     f98:	61 e0       	ldi	r22, 0x01	; 1
     f9a:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>
     f9e:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
     fa0:	78 94       	sei
    return eStatus;
}
     fa2:	1f 91       	pop	r17
     fa4:	08 95       	ret

00000fa6 <eMBRTUReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
     fa6:	ef 92       	push	r14
     fa8:	ff 92       	push	r15
     faa:	0f 93       	push	r16
     fac:	1f 93       	push	r17
     fae:	cf 93       	push	r28
     fb0:	df 93       	push	r29
     fb2:	ec 01       	movw	r28, r24
     fb4:	7b 01       	movw	r14, r22
     fb6:	8a 01       	movw	r16, r20
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
     fb8:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     fba:	80 91 61 03 	lds	r24, 0x0361
     fbe:	90 91 62 03 	lds	r25, 0x0362
     fc2:	04 97       	sbiw	r24, 0x04	; 4
     fc4:	e0 f0       	brcs	.+56     	; 0xffe <eMBRTUReceive+0x58>
     fc6:	60 91 61 03 	lds	r22, 0x0361
     fca:	70 91 62 03 	lds	r23, 0x0362
     fce:	8b e0       	ldi	r24, 0x0B	; 11
     fd0:	96 e0       	ldi	r25, 0x06	; 6
     fd2:	0e 94 86 0d 	call	0x1b0c	; 0x1b0c <usMBCRC16>
     fd6:	89 2b       	or	r24, r25
     fd8:	91 f4       	brne	.+36     	; 0xffe <eMBRTUReceive+0x58>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
     fda:	80 91 0b 06 	lds	r24, 0x060B
     fde:	88 83       	st	Y, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
     fe0:	80 91 61 03 	lds	r24, 0x0361
     fe4:	90 91 62 03 	lds	r25, 0x0362
     fe8:	03 97       	sbiw	r24, 0x03	; 3
     fea:	f8 01       	movw	r30, r16
     fec:	91 83       	std	Z+1, r25	; 0x01
     fee:	80 83       	st	Z, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
     ff0:	8c e0       	ldi	r24, 0x0C	; 12
     ff2:	96 e0       	ldi	r25, 0x06	; 6
     ff4:	f7 01       	movw	r30, r14
     ff6:	91 83       	std	Z+1, r25	; 0x01
     ff8:	80 83       	st	Z, r24
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	01 c0       	rjmp	.+2      	; 0x1000 <eMBRTUReceive+0x5a>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     ffe:	85 e0       	ldi	r24, 0x05	; 5
    else
    {
        eStatus = MB_EIO;
    }

    EXIT_CRITICAL_SECTION(  );
    1000:	78 94       	sei
    return eStatus;
}
    1002:	df 91       	pop	r29
    1004:	cf 91       	pop	r28
    1006:	1f 91       	pop	r17
    1008:	0f 91       	pop	r16
    100a:	ff 90       	pop	r15
    100c:	ef 90       	pop	r14
    100e:	08 95       	ret

00001010 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    1010:	cf 92       	push	r12
    1012:	df 92       	push	r13
    1014:	ef 92       	push	r14
    1016:	ff 92       	push	r15
    1018:	0f 93       	push	r16
    101a:	86 2f       	mov	r24, r22
    101c:	69 01       	movw	r12, r18
    101e:	7a 01       	movw	r14, r20
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
    1020:	f8 94       	cli

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
    1022:	ba 01       	movw	r22, r20
    1024:	a9 01       	movw	r20, r18
    1026:	28 e0       	ldi	r18, 0x08	; 8
    1028:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <xMBPortSerialInit>
    102c:	81 30       	cpi	r24, 0x01	; 1
    102e:	09 f5       	brne	.+66     	; 0x1072 <eMBRTUInit+0x62>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
    1030:	81 e0       	ldi	r24, 0x01	; 1
    1032:	c8 16       	cp	r12, r24
    1034:	8b e4       	ldi	r24, 0x4B	; 75
    1036:	d8 06       	cpc	r13, r24
    1038:	80 e0       	ldi	r24, 0x00	; 0
    103a:	e8 06       	cpc	r14, r24
    103c:	80 e0       	ldi	r24, 0x00	; 0
    103e:	f8 06       	cpc	r15, r24
    1040:	28 f0       	brcs	.+10     	; 0x104c <eMBRTUInit+0x3c>
    1042:	83 e2       	ldi	r24, 0x23	; 35
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	a0 e0       	ldi	r26, 0x00	; 0
    1048:	b0 e0       	ldi	r27, 0x00	; 0
    104a:	0d c0       	rjmp	.+26     	; 0x1066 <eMBRTUInit+0x56>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
    104c:	cc 0c       	add	r12, r12
    104e:	dd 1c       	adc	r13, r13
    1050:	ee 1c       	adc	r14, r14
    1052:	ff 1c       	adc	r15, r15
    1054:	60 ea       	ldi	r22, 0xA0	; 160
    1056:	7f e7       	ldi	r23, 0x7F	; 127
    1058:	87 e1       	ldi	r24, 0x17	; 23
    105a:	90 e0       	ldi	r25, 0x00	; 0
    105c:	a7 01       	movw	r20, r14
    105e:	96 01       	movw	r18, r12
    1060:	0e 94 d7 18 	call	0x31ae	; 0x31ae <__udivmodsi4>
    1064:	c9 01       	movw	r24, r18
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
    1066:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <xMBPortTimersInit>
    106a:	81 30       	cpi	r24, 0x01	; 1
    106c:	11 f4       	brne	.+4      	; 0x1072 <eMBRTUInit+0x62>
    106e:	80 e0       	ldi	r24, 0x00	; 0
    1070:	01 c0       	rjmp	.+2      	; 0x1074 <eMBRTUInit+0x64>
    1072:	83 e0       	ldi	r24, 0x03	; 3
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
    1074:	78 94       	sei

    return eStatus;
}
    1076:	0f 91       	pop	r16
    1078:	ff 90       	pop	r15
    107a:	ef 90       	pop	r14
    107c:	df 90       	pop	r13
    107e:	cf 90       	pop	r12
    1080:	08 95       	ret

00001082 <eMBASCIIReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBASCIIReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
    1082:	cf 93       	push	r28
    1084:	df 93       	push	r29
    1086:	dc 01       	movw	r26, r24
    1088:	ea 01       	movw	r28, r20
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
    108a:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    108c:	80 91 65 03 	lds	r24, 0x0365
    1090:	90 91 66 03 	lds	r25, 0x0366
    1094:	03 97       	sbiw	r24, 0x03	; 3
    1096:	38 f1       	brcs	.+78     	; 0x10e6 <eMBASCIIReceive+0x64>
    1098:	40 91 65 03 	lds	r20, 0x0365
    109c:	50 91 66 03 	lds	r21, 0x0366
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	20 e0       	ldi	r18, 0x00	; 0
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	07 c0       	rjmp	.+14     	; 0x10b6 <eMBASCIIReceive+0x34>
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    10a8:	f9 01       	movw	r30, r18
    10aa:	e6 5f       	subi	r30, 0xF6	; 246
    10ac:	f9 4f       	sbci	r31, 0xF9	; 249
    10ae:	80 81       	ld	r24, Z
    10b0:	98 0f       	add	r25, r24
    10b2:	41 50       	subi	r20, 0x01	; 1
    10b4:	50 40       	sbci	r21, 0x00	; 0
    10b6:	2f 5f       	subi	r18, 0xFF	; 255
    10b8:	3f 4f       	sbci	r19, 0xFF	; 255
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    10ba:	41 15       	cp	r20, r1
    10bc:	51 05       	cpc	r21, r1
    10be:	a1 f7       	brne	.-24     	; 0x10a8 <eMBASCIIReceive+0x26>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    10c0:	99 23       	and	r25, r25
    10c2:	89 f4       	brne	.+34     	; 0x10e6 <eMBASCIIReceive+0x64>
        && ( prvucMBLRC( ( UCHAR * ) ucASCIIBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucASCIIBuf[MB_SER_PDU_ADDR_OFF];
    10c4:	80 91 0b 06 	lds	r24, 0x060B
    10c8:	8c 93       	st	X, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_LRC );
    10ca:	80 91 65 03 	lds	r24, 0x0365
    10ce:	90 91 66 03 	lds	r25, 0x0366
    10d2:	02 97       	sbiw	r24, 0x02	; 2
    10d4:	99 83       	std	Y+1, r25	; 0x01
    10d6:	88 83       	st	Y, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucASCIIBuf[MB_SER_PDU_PDU_OFF];
    10d8:	8c e0       	ldi	r24, 0x0C	; 12
    10da:	96 e0       	ldi	r25, 0x06	; 6
    10dc:	fb 01       	movw	r30, r22
    10de:	91 83       	std	Z+1, r25	; 0x01
    10e0:	80 83       	st	Z, r24
    10e2:	80 e0       	ldi	r24, 0x00	; 0
    10e4:	01 c0       	rjmp	.+2      	; 0x10e8 <eMBASCIIReceive+0x66>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    10e6:	85 e0       	ldi	r24, 0x05	; 5
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
    10e8:	78 94       	sei
    return eStatus;
}
    10ea:	df 91       	pop	r29
    10ec:	cf 91       	pop	r28
    10ee:	08 95       	ret

000010f0 <xMBASCIITimerT1SExpired>:
}

BOOL
xMBASCIITimerT1SExpired( void )
{
    switch ( eRcvState )
    10f0:	80 91 64 03 	lds	r24, 0x0364
    10f4:	81 50       	subi	r24, 0x01	; 1
    10f6:	82 30       	cpi	r24, 0x02	; 2
    10f8:	10 f4       	brcc	.+4      	; 0x10fe <xMBASCIITimerT1SExpired+0xe>
        /* If we have a timeout we go back to the idle state and wait for
         * the next frame.
         */
    case STATE_RX_RCV:
    case STATE_RX_WAIT_EOF:
        eRcvState = STATE_RX_IDLE;
    10fa:	10 92 64 03 	sts	0x0364, r1

    default:
        assert( ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_WAIT_EOF ) );
        break;
    }
    vMBPortTimersDisable(  );
    10fe:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <vMBPortTimersDisable>

    /* no context switch required. */
    return FALSE;
}
    1102:	80 e0       	ldi	r24, 0x00	; 0
    1104:	08 95       	ret

00001106 <xMBASCIITransmitFSM>:
    return xNeedPoll;
}

BOOL
xMBASCIITransmitFSM( void )
{
    1106:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;
    UCHAR           ucByte;

    assert( eRcvState == STATE_RX_IDLE );
    switch ( eSndState )
    1108:	80 91 63 03 	lds	r24, 0x0363
    110c:	82 30       	cpi	r24, 0x02	; 2
    110e:	c9 f0       	breq	.+50     	; 0x1142 <xMBASCIITransmitFSM+0x3c>
    1110:	83 30       	cpi	r24, 0x03	; 3
    1112:	38 f4       	brcc	.+14     	; 0x1122 <xMBASCIITransmitFSM+0x1c>
    1114:	88 23       	and	r24, r24
    1116:	09 f4       	brne	.+2      	; 0x111a <xMBASCIITransmitFSM+0x14>
    1118:	81 c0       	rjmp	.+258    	; 0x121c <xMBASCIITransmitFSM+0x116>
    111a:	81 30       	cpi	r24, 0x01	; 1
    111c:	09 f0       	breq	.+2      	; 0x1120 <xMBASCIITransmitFSM+0x1a>
    111e:	82 c0       	rjmp	.+260    	; 0x1224 <xMBASCIITransmitFSM+0x11e>
    1120:	07 c0       	rjmp	.+14     	; 0x1130 <xMBASCIITransmitFSM+0x2a>
    1122:	83 30       	cpi	r24, 0x03	; 3
    1124:	09 f4       	brne	.+2      	; 0x1128 <xMBASCIITransmitFSM+0x22>
    1126:	65 c0       	rjmp	.+202    	; 0x11f2 <xMBASCIITransmitFSM+0xec>
    1128:	84 30       	cpi	r24, 0x04	; 4
    112a:	09 f0       	breq	.+2      	; 0x112e <xMBASCIITransmitFSM+0x28>
    112c:	7b c0       	rjmp	.+246    	; 0x1224 <xMBASCIITransmitFSM+0x11e>
    112e:	69 c0       	rjmp	.+210    	; 0x1202 <xMBASCIITransmitFSM+0xfc>
    {
        /* Start of transmission. The start of a frame is defined by sending
         * the character ':'. */
    case STATE_TX_START:
        ucByte = ':';
        xMBPortSerialPutByte( ( CHAR )ucByte );
    1130:	8a e3       	ldi	r24, 0x3A	; 58
    1132:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <xMBPortSerialPutByte>
        eSndState = STATE_TX_DATA;
    1136:	82 e0       	ldi	r24, 0x02	; 2
    1138:	80 93 63 03 	sts	0x0363, r24
        eBytePos = BYTE_HIGH_NIBBLE;
    113c:	10 92 67 03 	sts	0x0367, r1
    1140:	71 c0       	rjmp	.+226    	; 0x1224 <xMBASCIITransmitFSM+0x11e>
        /* Send the data block. Each data byte is encoded as a character hex
         * stream with the high nibble sent first and the low nibble sent
         * last. If all data bytes are exhausted we send a '\r' character
         * to end the transmission. */
    case STATE_TX_DATA:
        if( usSndBufferCount > 0 )
    1142:	80 91 6a 03 	lds	r24, 0x036A
    1146:	90 91 6b 03 	lds	r25, 0x036B
    114a:	89 2b       	or	r24, r25
    114c:	09 f4       	brne	.+2      	; 0x1150 <xMBASCIITransmitFSM+0x4a>
    114e:	4c c0       	rjmp	.+152    	; 0x11e8 <xMBASCIITransmitFSM+0xe2>
        {
            switch ( eBytePos )
    1150:	80 91 67 03 	lds	r24, 0x0367
    1154:	88 23       	and	r24, r24
    1156:	21 f0       	breq	.+8      	; 0x1160 <xMBASCIITransmitFSM+0x5a>
    1158:	81 30       	cpi	r24, 0x01	; 1
    115a:	09 f0       	breq	.+2      	; 0x115e <xMBASCIITransmitFSM+0x58>
    115c:	63 c0       	rjmp	.+198    	; 0x1224 <xMBASCIITransmitFSM+0x11e>
    115e:	1a c0       	rjmp	.+52     	; 0x1194 <xMBASCIITransmitFSM+0x8e>
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
    1160:	e0 91 68 03 	lds	r30, 0x0368
    1164:	f0 91 69 03 	lds	r31, 0x0369
    1168:	e0 81       	ld	r30, Z
    116a:	e2 95       	swap	r30
    116c:	ef 70       	andi	r30, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
    116e:	ea 30       	cpi	r30, 0x0A	; 10
    1170:	18 f4       	brcc	.+6      	; 0x1178 <xMBASCIITransmitFSM+0x72>
    {
        return ( UCHAR )( '0' + ucByte );
    1172:	8e 2f       	mov	r24, r30
    1174:	80 5d       	subi	r24, 0xD0	; 208
    1176:	08 c0       	rjmp	.+16     	; 0x1188 <xMBASCIITransmitFSM+0x82>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
    1178:	8e 2f       	mov	r24, r30
    117a:	8a 50       	subi	r24, 0x0A	; 10
    117c:	86 30       	cpi	r24, 0x06	; 6
    117e:	10 f0       	brcs	.+4      	; 0x1184 <xMBASCIITransmitFSM+0x7e>
    1180:	80 e3       	ldi	r24, 0x30	; 48
    1182:	02 c0       	rjmp	.+4      	; 0x1188 <xMBASCIITransmitFSM+0x82>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
    1184:	8e 2f       	mov	r24, r30
    1186:	89 5c       	subi	r24, 0xC9	; 201
        {
            switch ( eBytePos )
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
                xMBPortSerialPutByte( ( CHAR ) ucByte );
    1188:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <xMBPortSerialPutByte>
                eBytePos = BYTE_LOW_NIBBLE;
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	80 93 67 03 	sts	0x0367, r24
    1192:	48 c0       	rjmp	.+144    	; 0x1224 <xMBASCIITransmitFSM+0x11e>
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
    1194:	e0 91 68 03 	lds	r30, 0x0368
    1198:	f0 91 69 03 	lds	r31, 0x0369
    119c:	e0 81       	ld	r30, Z
    119e:	ef 70       	andi	r30, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
    11a0:	ea 30       	cpi	r30, 0x0A	; 10
    11a2:	18 f4       	brcc	.+6      	; 0x11aa <xMBASCIITransmitFSM+0xa4>
    {
        return ( UCHAR )( '0' + ucByte );
    11a4:	8e 2f       	mov	r24, r30
    11a6:	80 5d       	subi	r24, 0xD0	; 208
    11a8:	08 c0       	rjmp	.+16     	; 0x11ba <xMBASCIITransmitFSM+0xb4>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
    11aa:	8e 2f       	mov	r24, r30
    11ac:	8a 50       	subi	r24, 0x0A	; 10
    11ae:	86 30       	cpi	r24, 0x06	; 6
    11b0:	10 f0       	brcs	.+4      	; 0x11b6 <xMBASCIITransmitFSM+0xb0>
    11b2:	80 e3       	ldi	r24, 0x30	; 48
    11b4:	02 c0       	rjmp	.+4      	; 0x11ba <xMBASCIITransmitFSM+0xb4>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
    11b6:	8e 2f       	mov	r24, r30
    11b8:	89 5c       	subi	r24, 0xC9	; 201
                eBytePos = BYTE_LOW_NIBBLE;
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
                xMBPortSerialPutByte( ( CHAR )ucByte );
    11ba:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <xMBPortSerialPutByte>
                pucSndBufferCur++;
    11be:	80 91 68 03 	lds	r24, 0x0368
    11c2:	90 91 69 03 	lds	r25, 0x0369
    11c6:	01 96       	adiw	r24, 0x01	; 1
    11c8:	90 93 69 03 	sts	0x0369, r25
    11cc:	80 93 68 03 	sts	0x0368, r24
                eBytePos = BYTE_HIGH_NIBBLE;
    11d0:	10 92 67 03 	sts	0x0367, r1
                usSndBufferCount--;
    11d4:	80 91 6a 03 	lds	r24, 0x036A
    11d8:	90 91 6b 03 	lds	r25, 0x036B
    11dc:	01 97       	sbiw	r24, 0x01	; 1
    11de:	90 93 6b 03 	sts	0x036B, r25
    11e2:	80 93 6a 03 	sts	0x036A, r24
    11e6:	1e c0       	rjmp	.+60     	; 0x1224 <xMBASCIITransmitFSM+0x11e>
                break;
            }
        }
        else
        {
            xMBPortSerialPutByte( MB_ASCII_DEFAULT_CR );
    11e8:	8d e0       	ldi	r24, 0x0D	; 13
    11ea:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <xMBPortSerialPutByte>
            eSndState = STATE_TX_END;
    11ee:	83 e0       	ldi	r24, 0x03	; 3
    11f0:	05 c0       	rjmp	.+10     	; 0x11fc <xMBASCIITransmitFSM+0xf6>
        }
        break;

        /* Finish the frame by sending a LF character. */
    case STATE_TX_END:
        xMBPortSerialPutByte( ( CHAR )ucMBLFCharacter );
    11f2:	80 91 6c 03 	lds	r24, 0x036C
    11f6:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <xMBPortSerialPutByte>
        /* We need another state to make sure that the CR character has
         * been sent. */
        eSndState = STATE_TX_NOTIFY;
    11fa:	84 e0       	ldi	r24, 0x04	; 4
    11fc:	80 93 63 03 	sts	0x0363, r24
    1200:	11 c0       	rjmp	.+34     	; 0x1224 <xMBASCIITransmitFSM+0x11e>
        break;

        /* Notify the task which called eMBASCIISend that the frame has
         * been sent. */
    case STATE_TX_NOTIFY:
        eSndState = STATE_TX_IDLE;
    1202:	10 92 63 03 	sts	0x0363, r1
        xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
    1206:	83 e0       	ldi	r24, 0x03	; 3
    1208:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <xMBPortEventPost>
    120c:	18 2f       	mov	r17, r24

        /* Disable transmitter. This prevents another transmit buffer
         * empty interrupt. */
        vMBPortSerialEnable( TRUE, FALSE );
    120e:	81 e0       	ldi	r24, 0x01	; 1
    1210:	60 e0       	ldi	r22, 0x00	; 0
    1212:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>
        eSndState = STATE_TX_IDLE;
    1216:	10 92 63 03 	sts	0x0363, r1
    121a:	05 c0       	rjmp	.+10     	; 0x1226 <xMBASCIITransmitFSM+0x120>

        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
    121c:	81 e0       	ldi	r24, 0x01	; 1
    121e:	60 e0       	ldi	r22, 0x00	; 0
    1220:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>
    1224:	10 e0       	ldi	r17, 0x00	; 0
        break;
    }

    return xNeedPoll;
}
    1226:	81 2f       	mov	r24, r17
    1228:	1f 91       	pop	r17
    122a:	08 95       	ret

0000122c <eMBASCIISend>:
    return eStatus;
}

eMBErrorCode
eMBASCIISend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    122c:	28 2f       	mov	r18, r24
    eMBErrorCode    eStatus = MB_ENOERR;
    UCHAR           usLRC;

    ENTER_CRITICAL_SECTION(  );
    122e:	f8 94       	cli
    /* Check if the receiver is still in idle state. If not we where too
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
    1230:	80 91 64 03 	lds	r24, 0x0364
    1234:	88 23       	and	r24, r24
    1236:	11 f0       	breq	.+4      	; 0x123c <eMBASCIISend+0x10>
    1238:	85 e0       	ldi	r24, 0x05	; 5
    123a:	3a c0       	rjmp	.+116    	; 0x12b0 <eMBASCIISend+0x84>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
    123c:	fb 01       	movw	r30, r22
    123e:	31 97       	sbiw	r30, 0x01	; 1
    1240:	f0 93 69 03 	sts	0x0369, r31
    1244:	e0 93 68 03 	sts	0x0368, r30
        usSndBufferCount = 1;
    1248:	81 e0       	ldi	r24, 0x01	; 1
    124a:	90 e0       	ldi	r25, 0x00	; 0
    124c:	90 93 6b 03 	sts	0x036B, r25
    1250:	80 93 6a 03 	sts	0x036A, r24

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
    1254:	20 83       	st	Z, r18
        usSndBufferCount += usLength;
    1256:	80 91 6a 03 	lds	r24, 0x036A
    125a:	90 91 6b 03 	lds	r25, 0x036B
    125e:	84 0f       	add	r24, r20
    1260:	95 1f       	adc	r25, r21
    1262:	90 93 6b 03 	sts	0x036B, r25
    1266:	80 93 6a 03 	sts	0x036A, r24

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
    126a:	20 91 6a 03 	lds	r18, 0x036A
    126e:	30 91 6b 03 	lds	r19, 0x036B
    1272:	40 e0       	ldi	r20, 0x00	; 0
    1274:	04 c0       	rjmp	.+8      	; 0x127e <eMBASCIISend+0x52>
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    1276:	81 91       	ld	r24, Z+
    1278:	48 0f       	add	r20, r24
    127a:	21 50       	subi	r18, 0x01	; 1
    127c:	30 40       	sbci	r19, 0x00	; 0
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    127e:	21 15       	cp	r18, r1
    1280:	31 05       	cpc	r19, r1
    1282:	c9 f7       	brne	.-14     	; 0x1276 <eMBASCIISend+0x4a>
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    }

    /* Return twos complement */
    ucLRC = ( UCHAR ) ( -( ( CHAR ) ucLRC ) );
    1284:	41 95       	neg	r20
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
        usSndBufferCount += usLength;

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
        ucASCIIBuf[usSndBufferCount++] = usLRC;
    1286:	80 91 6a 03 	lds	r24, 0x036A
    128a:	90 91 6b 03 	lds	r25, 0x036B
    128e:	fc 01       	movw	r30, r24
    1290:	e5 5f       	subi	r30, 0xF5	; 245
    1292:	f9 4f       	sbci	r31, 0xF9	; 249
    1294:	40 83       	st	Z, r20
    1296:	01 96       	adiw	r24, 0x01	; 1
    1298:	90 93 6b 03 	sts	0x036B, r25
    129c:	80 93 6a 03 	sts	0x036A, r24

        /* Activate the transmitter. */
        eSndState = STATE_TX_START;
    12a0:	81 e0       	ldi	r24, 0x01	; 1
    12a2:	80 93 63 03 	sts	0x0363, r24
        vMBPortSerialEnable( FALSE, TRUE );
    12a6:	80 e0       	ldi	r24, 0x00	; 0
    12a8:	61 e0       	ldi	r22, 0x01	; 1
    12aa:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>
    12ae:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
    12b0:	78 94       	sei
    return eStatus;
}
    12b2:	08 95       	ret

000012b4 <eMBASCIIStop>:
}

void
eMBASCIIStop( void )
{
    ENTER_CRITICAL_SECTION(  );
    12b4:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
    12b6:	80 e0       	ldi	r24, 0x00	; 0
    12b8:	60 e0       	ldi	r22, 0x00	; 0
    12ba:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
    12be:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
    12c2:	78 94       	sei
}
    12c4:	08 95       	ret

000012c6 <eMBASCIIStart>:
}

void
eMBASCIIStart( void )
{
    ENTER_CRITICAL_SECTION(  );
    12c6:	f8 94       	cli
    vMBPortSerialEnable( TRUE, FALSE );
    12c8:	81 e0       	ldi	r24, 0x01	; 1
    12ca:	60 e0       	ldi	r22, 0x00	; 0
    12cc:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>
    eRcvState = STATE_RX_IDLE;
    12d0:	10 92 64 03 	sts	0x0364, r1
    EXIT_CRITICAL_SECTION(  );
    12d4:	78 94       	sei

    /* No special startup required for ASCII. */
    ( void )xMBPortEventPost( EV_READY );
    12d6:	80 e0       	ldi	r24, 0x00	; 0
    12d8:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <xMBPortEventPost>
}
    12dc:	08 95       	ret

000012de <xMBASCIIReceiveFSM>:
    return eStatus;
}

BOOL
xMBASCIIReceiveFSM( void )
{
    12de:	df 93       	push	r29
    12e0:	cf 93       	push	r28
    12e2:	0f 92       	push	r0
    12e4:	cd b7       	in	r28, 0x3d	; 61
    12e6:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;
    UCHAR           ucResult;

    assert( eSndState == STATE_TX_IDLE );

    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
    12e8:	ce 01       	movw	r24, r28
    12ea:	01 96       	adiw	r24, 0x01	; 1
    12ec:	0e 94 cc 0e 	call	0x1d98	; 0x1d98 <xMBPortSerialGetByte>
    switch ( eRcvState )
    12f0:	80 91 64 03 	lds	r24, 0x0364
    12f4:	81 30       	cpi	r24, 0x01	; 1
    12f6:	39 f0       	breq	.+14     	; 0x1306 <xMBASCIIReceiveFSM+0x28>
    12f8:	81 30       	cpi	r24, 0x01	; 1
    12fa:	08 f4       	brcc	.+2      	; 0x12fe <xMBASCIIReceiveFSM+0x20>
    12fc:	75 c0       	rjmp	.+234    	; 0x13e8 <xMBASCIIReceiveFSM+0x10a>
    12fe:	82 30       	cpi	r24, 0x02	; 2
    1300:	09 f0       	breq	.+2      	; 0x1304 <xMBASCIIReceiveFSM+0x26>
    1302:	80 c0       	rjmp	.+256    	; 0x1404 <xMBASCIIReceiveFSM+0x126>
    1304:	53 c0       	rjmp	.+166    	; 0x13ac <xMBASCIIReceiveFSM+0xce>
         * block. Other characters are part of the data block and their
         * ASCII value is converted back to a binary representation.
         */
    case STATE_RX_RCV:
        /* Enable timer for character timeout. */
        vMBPortTimersEnable(  );
    1306:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <vMBPortTimersEnable>
        if( ucByte == ':' )
    130a:	99 81       	ldd	r25, Y+1	; 0x01
    130c:	9a 33       	cpi	r25, 0x3A	; 58
    130e:	39 f4       	brne	.+14     	; 0x131e <xMBASCIIReceiveFSM+0x40>
        {
            /* Empty receive buffer. */
            eBytePos = BYTE_HIGH_NIBBLE;
    1310:	10 92 67 03 	sts	0x0367, r1
            usRcvBufferPos = 0;
    1314:	10 92 66 03 	sts	0x0366, r1
    1318:	10 92 65 03 	sts	0x0365, r1
    131c:	73 c0       	rjmp	.+230    	; 0x1404 <xMBASCIIReceiveFSM+0x126>
        }
        else if( ucByte == MB_ASCII_DEFAULT_CR )
    131e:	9d 30       	cpi	r25, 0x0D	; 13
    1320:	11 f4       	brne	.+4      	; 0x1326 <xMBASCIIReceiveFSM+0x48>
        {
            eRcvState = STATE_RX_WAIT_EOF;
    1322:	82 e0       	ldi	r24, 0x02	; 2
    1324:	6d c0       	rjmp	.+218    	; 0x1400 <xMBASCIIReceiveFSM+0x122>


static          UCHAR
prvucMBCHAR2BIN( UCHAR ucCharacter )
{
    if( ( ucCharacter >= '0' ) && ( ucCharacter <= '9' ) )
    1326:	29 2f       	mov	r18, r25
    1328:	20 53       	subi	r18, 0x30	; 48
    132a:	2a 30       	cpi	r18, 0x0A	; 10
    132c:	40 f0       	brcs	.+16     	; 0x133e <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - '0' );
    }
    else if( ( ucCharacter >= 'A' ) && ( ucCharacter <= 'F' ) )
    132e:	89 2f       	mov	r24, r25
    1330:	81 54       	subi	r24, 0x41	; 65
    1332:	86 30       	cpi	r24, 0x06	; 6
    1334:	10 f0       	brcs	.+4      	; 0x133a <xMBASCIIReceiveFSM+0x5c>
    1336:	2f ef       	ldi	r18, 0xFF	; 255
    1338:	02 c0       	rjmp	.+4      	; 0x133e <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - 'A' + 0x0A );
    133a:	29 2f       	mov	r18, r25
    133c:	27 53       	subi	r18, 0x37	; 55
            eRcvState = STATE_RX_WAIT_EOF;
        }
        else
        {
            ucResult = prvucMBCHAR2BIN( ucByte );
            switch ( eBytePos )
    133e:	80 91 67 03 	lds	r24, 0x0367
    1342:	88 23       	and	r24, r24
    1344:	21 f0       	breq	.+8      	; 0x134e <xMBASCIIReceiveFSM+0x70>
    1346:	81 30       	cpi	r24, 0x01	; 1
    1348:	09 f0       	breq	.+2      	; 0x134c <xMBASCIIReceiveFSM+0x6e>
    134a:	5c c0       	rjmp	.+184    	; 0x1404 <xMBASCIIReceiveFSM+0x126>
    134c:	1a c0       	rjmp	.+52     	; 0x1382 <xMBASCIIReceiveFSM+0xa4>
            {
                /* High nibble of the byte comes first. We check for
                 * a buffer overflow here. */
            case BYTE_HIGH_NIBBLE:
                if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
    134e:	80 91 65 03 	lds	r24, 0x0365
    1352:	90 91 66 03 	lds	r25, 0x0366
    1356:	8f 3f       	cpi	r24, 0xFF	; 255
    1358:	91 05       	cpc	r25, r1
    135a:	09 f0       	breq	.+2      	; 0x135e <xMBASCIIReceiveFSM+0x80>
    135c:	68 f4       	brcc	.+26     	; 0x1378 <xMBASCIIReceiveFSM+0x9a>
                {
                    ucASCIIBuf[usRcvBufferPos] = ( UCHAR )( ucResult << 4 );
    135e:	e0 91 65 03 	lds	r30, 0x0365
    1362:	f0 91 66 03 	lds	r31, 0x0366
    1366:	e5 5f       	subi	r30, 0xF5	; 245
    1368:	f9 4f       	sbci	r31, 0xF9	; 249
    136a:	22 95       	swap	r18
    136c:	20 7f       	andi	r18, 0xF0	; 240
    136e:	20 83       	st	Z, r18
                    eBytePos = BYTE_LOW_NIBBLE;
    1370:	81 e0       	ldi	r24, 0x01	; 1
    1372:	80 93 67 03 	sts	0x0367, r24
    1376:	46 c0       	rjmp	.+140    	; 0x1404 <xMBASCIIReceiveFSM+0x126>
                }
                else
                {
                    /* not handled in Modbus specification but seems
                     * a resonable implementation. */
                    eRcvState = STATE_RX_IDLE;
    1378:	10 92 64 03 	sts	0x0364, r1
                    /* Disable previously activated timer because of error state. */
                    vMBPortTimersDisable(  );
    137c:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <vMBPortTimersDisable>
    1380:	41 c0       	rjmp	.+130    	; 0x1404 <xMBASCIIReceiveFSM+0x126>
                }
                break;

            case BYTE_LOW_NIBBLE:
                ucASCIIBuf[usRcvBufferPos] |= ucResult;
    1382:	e0 91 65 03 	lds	r30, 0x0365
    1386:	f0 91 66 03 	lds	r31, 0x0366
    138a:	e5 5f       	subi	r30, 0xF5	; 245
    138c:	f9 4f       	sbci	r31, 0xF9	; 249
    138e:	80 81       	ld	r24, Z
    1390:	28 2b       	or	r18, r24
    1392:	20 83       	st	Z, r18
                usRcvBufferPos++;
    1394:	80 91 65 03 	lds	r24, 0x0365
    1398:	90 91 66 03 	lds	r25, 0x0366
    139c:	01 96       	adiw	r24, 0x01	; 1
    139e:	90 93 66 03 	sts	0x0366, r25
    13a2:	80 93 65 03 	sts	0x0365, r24
                eBytePos = BYTE_HIGH_NIBBLE;
    13a6:	10 92 67 03 	sts	0x0367, r1
    13aa:	2c c0       	rjmp	.+88     	; 0x1404 <xMBASCIIReceiveFSM+0x126>
            }
        }
        break;

    case STATE_RX_WAIT_EOF:
        if( ucByte == ucMBLFCharacter )
    13ac:	99 81       	ldd	r25, Y+1	; 0x01
    13ae:	80 91 6c 03 	lds	r24, 0x036C
    13b2:	98 17       	cp	r25, r24
    13b4:	41 f4       	brne	.+16     	; 0x13c6 <xMBASCIIReceiveFSM+0xe8>
        {
            /* Disable character timeout timer because all characters are
             * received. */
            vMBPortTimersDisable(  );
    13b6:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <vMBPortTimersDisable>
            /* Receiver is again in idle state. */
            eRcvState = STATE_RX_IDLE;
    13ba:	10 92 64 03 	sts	0x0364, r1

            /* Notify the caller of eMBASCIIReceive that a new frame
             * was received. */
            xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
    13be:	81 e0       	ldi	r24, 0x01	; 1
    13c0:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <xMBPortEventPost>
    13c4:	20 c0       	rjmp	.+64     	; 0x1406 <xMBASCIIReceiveFSM+0x128>
        }
        else if( ucByte == ':' )
    13c6:	9a 33       	cpi	r25, 0x3A	; 58
    13c8:	61 f4       	brne	.+24     	; 0x13e2 <xMBASCIIReceiveFSM+0x104>
        {
            /* Empty receive buffer and back to receive state. */
            eBytePos = BYTE_HIGH_NIBBLE;
    13ca:	10 92 67 03 	sts	0x0367, r1
            usRcvBufferPos = 0;
    13ce:	10 92 66 03 	sts	0x0366, r1
    13d2:	10 92 65 03 	sts	0x0365, r1
            eRcvState = STATE_RX_RCV;
    13d6:	81 e0       	ldi	r24, 0x01	; 1
    13d8:	80 93 64 03 	sts	0x0364, r24

            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
    13dc:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <vMBPortTimersEnable>
    13e0:	11 c0       	rjmp	.+34     	; 0x1404 <xMBASCIIReceiveFSM+0x126>
        }
        else
        {
            /* Frame is not okay. Delete entire frame. */
            eRcvState = STATE_RX_IDLE;
    13e2:	10 92 64 03 	sts	0x0364, r1
    13e6:	0e c0       	rjmp	.+28     	; 0x1404 <xMBASCIIReceiveFSM+0x126>
        }
        break;

    case STATE_RX_IDLE:
        if( ucByte == ':' )
    13e8:	89 81       	ldd	r24, Y+1	; 0x01
    13ea:	8a 33       	cpi	r24, 0x3A	; 58
    13ec:	59 f4       	brne	.+22     	; 0x1404 <xMBASCIIReceiveFSM+0x126>
        {
            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
    13ee:	0e 94 d1 0e 	call	0x1da2	; 0x1da2 <vMBPortTimersEnable>
            /* Reset the input buffers to store the frame. */
            usRcvBufferPos = 0;;
    13f2:	10 92 66 03 	sts	0x0366, r1
    13f6:	10 92 65 03 	sts	0x0365, r1
            eBytePos = BYTE_HIGH_NIBBLE;
    13fa:	10 92 67 03 	sts	0x0367, r1
            eRcvState = STATE_RX_RCV;
    13fe:	81 e0       	ldi	r24, 0x01	; 1
    1400:	80 93 64 03 	sts	0x0364, r24
    1404:	80 e0       	ldi	r24, 0x00	; 0
        }
        break;
    }

    return xNeedPoll;
}
    1406:	0f 90       	pop	r0
    1408:	cf 91       	pop	r28
    140a:	df 91       	pop	r29
    140c:	08 95       	ret

0000140e <eMBASCIIInit>:
static volatile UCHAR ucMBLFCharacter;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBASCIIInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    140e:	0f 93       	push	r16
    1410:	86 2f       	mov	r24, r22
    eMBErrorCode    eStatus = MB_ENOERR;
    ( void )ucSlaveAddress;
    
    ENTER_CRITICAL_SECTION(  );
    1412:	f8 94       	cli
    ucMBLFCharacter = MB_ASCII_DEFAULT_LF;
    1414:	9a e0       	ldi	r25, 0x0A	; 10
    1416:	90 93 6c 03 	sts	0x036C, r25

    if( xMBPortSerialInit( ucPort, ulBaudRate, 7, eParity ) != TRUE )
    141a:	ba 01       	movw	r22, r20
    141c:	a9 01       	movw	r20, r18
    141e:	27 e0       	ldi	r18, 0x07	; 7
    1420:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <xMBPortSerialInit>
    1424:	81 30       	cpi	r24, 0x01	; 1
    1426:	41 f4       	brne	.+16     	; 0x1438 <eMBASCIIInit+0x2a>
    {
        eStatus = MB_EPORTERR;
    }
    else if( xMBPortTimersInit( MB_ASCII_TIMEOUT_SEC * 20000UL ) != TRUE )
    1428:	80 e2       	ldi	r24, 0x20	; 32
    142a:	9e e4       	ldi	r25, 0x4E	; 78
    142c:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <xMBPortTimersInit>
    1430:	81 30       	cpi	r24, 0x01	; 1
    1432:	11 f4       	brne	.+4      	; 0x1438 <eMBASCIIInit+0x2a>
    1434:	80 e0       	ldi	r24, 0x00	; 0
    1436:	01 c0       	rjmp	.+2      	; 0x143a <eMBASCIIInit+0x2c>
    1438:	83 e0       	ldi	r24, 0x03	; 3
    {
        eStatus = MB_EPORTERR;
    }

    EXIT_CRITICAL_SECTION(  );
    143a:	78 94       	sei

    return eStatus;
}
    143c:	0f 91       	pop	r16
    143e:	08 95       	ret

00001440 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
    1440:	cf 93       	push	r28
    1442:	df 93       	push	r29
    1444:	fc 01       	movw	r30, r24
    1446:	eb 01       	movw	r28, r22
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    1448:	88 81       	ld	r24, Y
    144a:	99 81       	ldd	r25, Y+1	; 0x01
    144c:	06 97       	sbiw	r24, 0x06	; 6
    144e:	c0 f1       	brcs	.+112    	; 0x14c0 <eMBFuncWriteMultipleCoils+0x80>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1450:	a1 81       	ldd	r26, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    1452:	b2 81       	ldd	r27, Z+2	; 0x02
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
    1454:	93 81       	ldd	r25, Z+3	; 0x03
    1456:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
    1458:	24 81       	ldd	r18, Z+4	; 0x04
    145a:	42 2f       	mov	r20, r18
    145c:	50 e0       	ldi	r21, 0x00	; 0
    145e:	48 2b       	or	r20, r24
    1460:	59 2b       	or	r21, r25

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    1462:	35 81       	ldd	r19, Z+5	; 0x05

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
    1464:	ca 01       	movw	r24, r20
    1466:	87 70       	andi	r24, 0x07	; 7
    1468:	90 70       	andi	r25, 0x00	; 0
    146a:	ba 01       	movw	r22, r20
    146c:	23 e0       	ldi	r18, 0x03	; 3
    146e:	76 95       	lsr	r23
    1470:	67 95       	ror	r22
    1472:	2a 95       	dec	r18
    1474:	e1 f7       	brne	.-8      	; 0x146e <eMBFuncWriteMultipleCoils+0x2e>
    1476:	89 2b       	or	r24, r25
    1478:	19 f0       	breq	.+6      	; 0x1480 <eMBFuncWriteMultipleCoils+0x40>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
    147a:	26 2f       	mov	r18, r22
    147c:	2f 5f       	subi	r18, 0xFF	; 255
    147e:	01 c0       	rjmp	.+2      	; 0x1482 <eMBFuncWriteMultipleCoils+0x42>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
    1480:	26 2f       	mov	r18, r22
        }

        if( ( usCoilCnt >= 1 ) &&
    1482:	ca 01       	movw	r24, r20
    1484:	01 97       	sbiw	r24, 0x01	; 1
    1486:	80 5b       	subi	r24, 0xB0	; 176
    1488:	97 40       	sbci	r25, 0x07	; 7
    148a:	d0 f4       	brcc	.+52     	; 0x14c0 <eMBFuncWriteMultipleCoils+0x80>
    148c:	23 17       	cp	r18, r19
    148e:	c1 f4       	brne	.+48     	; 0x14c0 <eMBFuncWriteMultipleCoils+0x80>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1490:	7a 2f       	mov	r23, r26
    1492:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    1494:	8b 2f       	mov	r24, r27
    1496:	90 e0       	ldi	r25, 0x00	; 0
    1498:	68 2b       	or	r22, r24
    149a:	79 2b       	or	r23, r25

        if( ( usCoilCnt >= 1 ) &&
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
    149c:	6f 5f       	subi	r22, 0xFF	; 255
    149e:	7f 4f       	sbci	r23, 0xFF	; 255
    14a0:	cf 01       	movw	r24, r30
    14a2:	06 96       	adiw	r24, 0x06	; 6
    14a4:	21 e0       	ldi	r18, 0x01	; 1
    14a6:	0e 94 57 03 	call	0x6ae	; 0x6ae <eMBRegCoilsCB>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    14aa:	88 23       	and	r24, r24
    14ac:	19 f0       	breq	.+6      	; 0x14b4 <eMBFuncWriteMultipleCoils+0x74>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    14ae:	0e 94 77 0d 	call	0x1aee	; 0x1aee <prveMBError2Exception>
    14b2:	07 c0       	rjmp	.+14     	; 0x14c2 <eMBFuncWriteMultipleCoils+0x82>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    14b4:	85 e0       	ldi	r24, 0x05	; 5
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	99 83       	std	Y+1, r25	; 0x01
    14ba:	88 83       	st	Y, r24
    14bc:	80 e0       	ldi	r24, 0x00	; 0
    14be:	01 c0       	rjmp	.+2      	; 0x14c2 <eMBFuncWriteMultipleCoils+0x82>
    14c0:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    14c2:	df 91       	pop	r29
    14c4:	cf 91       	pop	r28
    14c6:	08 95       	ret

000014c8 <eMBFuncWriteCoil>:
}

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
    14c8:	df 93       	push	r29
    14ca:	cf 93       	push	r28
    14cc:	00 d0       	rcall	.+0      	; 0x14ce <eMBFuncWriteCoil+0x6>
    14ce:	cd b7       	in	r28, 0x3d	; 61
    14d0:	de b7       	in	r29, 0x3e	; 62
    14d2:	dc 01       	movw	r26, r24
    14d4:	fb 01       	movw	r30, r22
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    14d6:	80 81       	ld	r24, Z
    14d8:	91 81       	ldd	r25, Z+1	; 0x01
    14da:	05 97       	sbiw	r24, 0x05	; 5
    14dc:	61 f5       	brne	.+88     	; 0x1536 <eMBFuncWriteCoil+0x6e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    14de:	11 96       	adiw	r26, 0x01	; 1
    14e0:	2c 91       	ld	r18, X
    14e2:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    14e4:	12 96       	adiw	r26, 0x02	; 2
    14e6:	3c 91       	ld	r19, X
    14e8:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
    14ea:	14 96       	adiw	r26, 0x04	; 4
    14ec:	8c 91       	ld	r24, X
    14ee:	14 97       	sbiw	r26, 0x04	; 4
    14f0:	88 23       	and	r24, r24
    14f2:	09 f5       	brne	.+66     	; 0x1536 <eMBFuncWriteCoil+0x6e>
    14f4:	13 96       	adiw	r26, 0x03	; 3
    14f6:	9c 91       	ld	r25, X
    14f8:	89 2f       	mov	r24, r25
    14fa:	81 50       	subi	r24, 0x01	; 1
    14fc:	8e 3f       	cpi	r24, 0xFE	; 254
    14fe:	d8 f0       	brcs	.+54     	; 0x1536 <eMBFuncWriteCoil+0x6e>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
    1500:	1a 82       	std	Y+2, r1	; 0x02
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
    1502:	9f 3f       	cpi	r25, 0xFF	; 255
    1504:	19 f4       	brne	.+6      	; 0x150c <eMBFuncWriteCoil+0x44>
            {
                ucBuf[0] = 1;
    1506:	81 e0       	ldi	r24, 0x01	; 1
    1508:	89 83       	std	Y+1, r24	; 0x01
    150a:	01 c0       	rjmp	.+2      	; 0x150e <eMBFuncWriteCoil+0x46>
            }
            else
            {
                ucBuf[0] = 0;
    150c:	19 82       	std	Y+1, r1	; 0x01
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    150e:	72 2f       	mov	r23, r18
    1510:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    1512:	83 2f       	mov	r24, r19
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	68 2b       	or	r22, r24
    1518:	79 2b       	or	r23, r25
            }
            else
            {
                ucBuf[0] = 0;
            }
            eRegStatus =
    151a:	6f 5f       	subi	r22, 0xFF	; 255
    151c:	7f 4f       	sbci	r23, 0xFF	; 255
    151e:	ce 01       	movw	r24, r28
    1520:	01 96       	adiw	r24, 0x01	; 1
    1522:	41 e0       	ldi	r20, 0x01	; 1
    1524:	50 e0       	ldi	r21, 0x00	; 0
    1526:	21 e0       	ldi	r18, 0x01	; 1
    1528:	0e 94 57 03 	call	0x6ae	; 0x6ae <eMBRegCoilsCB>
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    152c:	88 23       	and	r24, r24
    152e:	21 f0       	breq	.+8      	; 0x1538 <eMBFuncWriteCoil+0x70>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1530:	0e 94 77 0d 	call	0x1aee	; 0x1aee <prveMBError2Exception>
    1534:	01 c0       	rjmp	.+2      	; 0x1538 <eMBFuncWriteCoil+0x70>
    1536:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1538:	0f 90       	pop	r0
    153a:	0f 90       	pop	r0
    153c:	cf 91       	pop	r28
    153e:	df 91       	pop	r29
    1540:	08 95       	ret

00001542 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
    1542:	0f 93       	push	r16
    1544:	1f 93       	push	r17
    1546:	cf 93       	push	r28
    1548:	df 93       	push	r29
    154a:	fc 01       	movw	r30, r24
    154c:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    154e:	88 81       	ld	r24, Y
    1550:	99 81       	ldd	r25, Y+1	; 0x01
    1552:	05 97       	sbiw	r24, 0x05	; 5
    1554:	09 f0       	breq	.+2      	; 0x1558 <eMBFuncReadCoils+0x16>
    1556:	47 c0       	rjmp	.+142    	; 0x15e6 <eMBFuncReadCoils+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1558:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    155a:	df 01       	movw	r26, r30
    155c:	12 96       	adiw	r26, 0x02	; 2
    155e:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
    1560:	93 81       	ldd	r25, Z+3	; 0x03
    1562:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
    1564:	24 81       	ldd	r18, Z+4	; 0x04
    1566:	42 2f       	mov	r20, r18
    1568:	50 e0       	ldi	r21, 0x00	; 0
    156a:	48 2b       	or	r20, r24
    156c:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
    156e:	ca 01       	movw	r24, r20
    1570:	01 97       	sbiw	r24, 0x01	; 1
    1572:	8f 5c       	subi	r24, 0xCF	; 207
    1574:	97 40       	sbci	r25, 0x07	; 7
    1576:	b8 f5       	brcc	.+110    	; 0x15e6 <eMBFuncReadCoils+0xa4>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    1578:	19 82       	std	Y+1, r1	; 0x01
    157a:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
    157c:	81 e0       	ldi	r24, 0x01	; 1
    157e:	80 83       	st	Z, r24
            *usLen += 1;
    1580:	88 81       	ld	r24, Y
    1582:	99 81       	ldd	r25, Y+1	; 0x01
    1584:	01 96       	adiw	r24, 0x01	; 1
    1586:	99 83       	std	Y+1, r25	; 0x01
    1588:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
    158a:	ca 01       	movw	r24, r20
    158c:	87 70       	andi	r24, 0x07	; 7
    158e:	90 70       	andi	r25, 0x00	; 0
    1590:	ba 01       	movw	r22, r20
    1592:	13 e0       	ldi	r17, 0x03	; 3
    1594:	76 95       	lsr	r23
    1596:	67 95       	ror	r22
    1598:	1a 95       	dec	r17
    159a:	e1 f7       	brne	.-8      	; 0x1594 <eMBFuncReadCoils+0x52>
    159c:	89 2b       	or	r24, r25
    159e:	19 f0       	breq	.+6      	; 0x15a6 <eMBFuncReadCoils+0x64>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
    15a0:	16 2f       	mov	r17, r22
    15a2:	1f 5f       	subi	r17, 0xFF	; 255
    15a4:	01 c0       	rjmp	.+2      	; 0x15a8 <eMBFuncReadCoils+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
    15a6:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    15a8:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    15aa:	88 81       	ld	r24, Y
    15ac:	99 81       	ldd	r25, Y+1	; 0x01
    15ae:	01 96       	adiw	r24, 0x01	; 1
    15b0:	99 83       	std	Y+1, r25	; 0x01
    15b2:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    15b4:	70 2f       	mov	r23, r16
    15b6:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    15b8:	83 2f       	mov	r24, r19
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	68 2b       	or	r22, r24
    15be:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    15c0:	6f 5f       	subi	r22, 0xFF	; 255
    15c2:	7f 4f       	sbci	r23, 0xFF	; 255
    15c4:	cd 01       	movw	r24, r26
    15c6:	20 e0       	ldi	r18, 0x00	; 0
    15c8:	0e 94 57 03 	call	0x6ae	; 0x6ae <eMBRegCoilsCB>
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    15cc:	88 23       	and	r24, r24
    15ce:	19 f0       	breq	.+6      	; 0x15d6 <eMBFuncReadCoils+0x94>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    15d0:	0e 94 77 0d 	call	0x1aee	; 0x1aee <prveMBError2Exception>
    15d4:	09 c0       	rjmp	.+18     	; 0x15e8 <eMBFuncReadCoils+0xa6>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    15d6:	88 81       	ld	r24, Y
    15d8:	99 81       	ldd	r25, Y+1	; 0x01
    15da:	81 0f       	add	r24, r17
    15dc:	91 1d       	adc	r25, r1
    15de:	99 83       	std	Y+1, r25	; 0x01
    15e0:	88 83       	st	Y, r24
    15e2:	80 e0       	ldi	r24, 0x00	; 0
    15e4:	01 c0       	rjmp	.+2      	; 0x15e8 <eMBFuncReadCoils+0xa6>
    15e6:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    15e8:	df 91       	pop	r29
    15ea:	cf 91       	pop	r28
    15ec:	1f 91       	pop	r17
    15ee:	0f 91       	pop	r16
    15f0:	08 95       	ret

000015f2 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
    15f2:	0f 93       	push	r16
    15f4:	1f 93       	push	r17
    15f6:	cf 93       	push	r28
    15f8:	df 93       	push	r29
    15fa:	fc 01       	movw	r30, r24
    15fc:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    15fe:	88 81       	ld	r24, Y
    1600:	99 81       	ldd	r25, Y+1	; 0x01
    1602:	05 97       	sbiw	r24, 0x05	; 5
    1604:	09 f0       	breq	.+2      	; 0x1608 <eMBFuncReadDiscreteInputs+0x16>
    1606:	46 c0       	rjmp	.+140    	; 0x1694 <eMBFuncReadDiscreteInputs+0xa2>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1608:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    160a:	df 01       	movw	r26, r30
    160c:	12 96       	adiw	r26, 0x02	; 2
    160e:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
    1610:	93 81       	ldd	r25, Z+3	; 0x03
    1612:	80 e0       	ldi	r24, 0x00	; 0
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
    1614:	24 81       	ldd	r18, Z+4	; 0x04
    1616:	42 2f       	mov	r20, r18
    1618:	50 e0       	ldi	r21, 0x00	; 0
    161a:	48 2b       	or	r20, r24
    161c:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
    161e:	ca 01       	movw	r24, r20
    1620:	01 97       	sbiw	r24, 0x01	; 1
    1622:	8f 5c       	subi	r24, 0xCF	; 207
    1624:	97 40       	sbci	r25, 0x07	; 7
    1626:	b0 f5       	brcc	.+108    	; 0x1694 <eMBFuncReadDiscreteInputs+0xa2>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    1628:	19 82       	std	Y+1, r1	; 0x01
    162a:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
    162c:	82 e0       	ldi	r24, 0x02	; 2
    162e:	80 83       	st	Z, r24
            *usLen += 1;
    1630:	88 81       	ld	r24, Y
    1632:	99 81       	ldd	r25, Y+1	; 0x01
    1634:	01 96       	adiw	r24, 0x01	; 1
    1636:	99 83       	std	Y+1, r25	; 0x01
    1638:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
    163a:	ca 01       	movw	r24, r20
    163c:	87 70       	andi	r24, 0x07	; 7
    163e:	90 70       	andi	r25, 0x00	; 0
    1640:	ba 01       	movw	r22, r20
    1642:	23 e0       	ldi	r18, 0x03	; 3
    1644:	76 95       	lsr	r23
    1646:	67 95       	ror	r22
    1648:	2a 95       	dec	r18
    164a:	e1 f7       	brne	.-8      	; 0x1644 <eMBFuncReadDiscreteInputs+0x52>
    164c:	89 2b       	or	r24, r25
    164e:	19 f0       	breq	.+6      	; 0x1656 <eMBFuncReadDiscreteInputs+0x64>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
    1650:	16 2f       	mov	r17, r22
    1652:	1f 5f       	subi	r17, 0xFF	; 255
    1654:	01 c0       	rjmp	.+2      	; 0x1658 <eMBFuncReadDiscreteInputs+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
    1656:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    1658:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    165a:	88 81       	ld	r24, Y
    165c:	99 81       	ldd	r25, Y+1	; 0x01
    165e:	01 96       	adiw	r24, 0x01	; 1
    1660:	99 83       	std	Y+1, r25	; 0x01
    1662:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1664:	70 2f       	mov	r23, r16
    1666:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1668:	83 2f       	mov	r24, r19
    166a:	90 e0       	ldi	r25, 0x00	; 0
    166c:	68 2b       	or	r22, r24
    166e:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    1670:	6f 5f       	subi	r22, 0xFF	; 255
    1672:	7f 4f       	sbci	r23, 0xFF	; 255
    1674:	cd 01       	movw	r24, r26
    1676:	0e 94 1b 03 	call	0x636	; 0x636 <eMBRegDiscreteCB>
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    167a:	88 23       	and	r24, r24
    167c:	19 f0       	breq	.+6      	; 0x1684 <eMBFuncReadDiscreteInputs+0x92>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    167e:	0e 94 77 0d 	call	0x1aee	; 0x1aee <prveMBError2Exception>
    1682:	09 c0       	rjmp	.+18     	; 0x1696 <eMBFuncReadDiscreteInputs+0xa4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    1684:	88 81       	ld	r24, Y
    1686:	99 81       	ldd	r25, Y+1	; 0x01
    1688:	81 0f       	add	r24, r17
    168a:	91 1d       	adc	r25, r1
    168c:	99 83       	std	Y+1, r25	; 0x01
    168e:	88 83       	st	Y, r24
    1690:	80 e0       	ldi	r24, 0x00	; 0
    1692:	01 c0       	rjmp	.+2      	; 0x1696 <eMBFuncReadDiscreteInputs+0xa4>
    1694:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1696:	df 91       	pop	r29
    1698:	cf 91       	pop	r28
    169a:	1f 91       	pop	r17
    169c:	0f 91       	pop	r16
    169e:	08 95       	ret

000016a0 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    16a0:	8f 92       	push	r8
    16a2:	9f 92       	push	r9
    16a4:	af 92       	push	r10
    16a6:	bf 92       	push	r11
    16a8:	cf 92       	push	r12
    16aa:	df 92       	push	r13
    16ac:	ef 92       	push	r14
    16ae:	ff 92       	push	r15
    16b0:	0f 93       	push	r16
    16b2:	1f 93       	push	r17
    16b4:	cf 93       	push	r28
    16b6:	df 93       	push	r29
    16b8:	ec 01       	movw	r28, r24
    16ba:	8b 01       	movw	r16, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    16bc:	fb 01       	movw	r30, r22
    16be:	80 81       	ld	r24, Z
    16c0:	91 81       	ldd	r25, Z+1	; 0x01
    16c2:	0a 97       	sbiw	r24, 0x0a	; 10
    16c4:	08 f4       	brcc	.+2      	; 0x16c8 <eMBFuncReadWriteMultipleHoldingRegister+0x28>
    16c6:	67 c0       	rjmp	.+206    	; 0x1796 <eMBFuncReadWriteMultipleHoldingRegister+0xf6>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    16c8:	89 80       	ldd	r8, Y+1	; 0x01
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    16ca:	22 e0       	ldi	r18, 0x02	; 2
    16cc:	a2 2e       	mov	r10, r18
    16ce:	b1 2c       	mov	r11, r1
    16d0:	ac 0e       	add	r10, r28
    16d2:	bd 1e       	adc	r11, r29
    16d4:	9a 80       	ldd	r9, Y+2	; 0x02
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
    16d6:	9b 81       	ldd	r25, Y+3	; 0x03
    16d8:	80 e0       	ldi	r24, 0x00	; 0
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
    16da:	2c 81       	ldd	r18, Y+4	; 0x04
    16dc:	e2 2e       	mov	r14, r18
    16de:	ff 24       	eor	r15, r15
    16e0:	e8 2a       	or	r14, r24
    16e2:	f9 2a       	or	r15, r25

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    16e4:	ed 81       	ldd	r30, Y+5	; 0x05
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    16e6:	fe 81       	ldd	r31, Y+6	; 0x06
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    16e8:	6f 81       	ldd	r22, Y+7	; 0x07
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    16ea:	28 85       	ldd	r18, Y+8	; 0x08

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
    16ec:	79 85       	ldd	r23, Y+9	; 0x09

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    16ee:	c7 01       	movw	r24, r14
    16f0:	01 97       	sbiw	r24, 0x01	; 1
    16f2:	8d 37       	cpi	r24, 0x7D	; 125
    16f4:	91 05       	cpc	r25, r1
    16f6:	08 f0       	brcs	.+2      	; 0x16fa <eMBFuncReadWriteMultipleHoldingRegister+0x5a>
    16f8:	53 c0       	rjmp	.+166    	; 0x17a0 <eMBFuncReadWriteMultipleHoldingRegister+0x100>

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    16fa:	96 2f       	mov	r25, r22
    16fc:	80 e0       	ldi	r24, 0x00	; 0
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    16fe:	42 2f       	mov	r20, r18
    1700:	50 e0       	ldi	r21, 0x00	; 0
    1702:	48 2b       	or	r20, r24
    1704:	59 2b       	or	r21, r25

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    1706:	41 15       	cp	r20, r1
    1708:	51 05       	cpc	r21, r1
    170a:	09 f4       	brne	.+2      	; 0x170e <eMBFuncReadWriteMultipleHoldingRegister+0x6e>
    170c:	49 c0       	rjmp	.+146    	; 0x17a0 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
    170e:	4a 37       	cpi	r20, 0x7A	; 122
    1710:	51 05       	cpc	r21, r1
    1712:	08 f0       	brcs	.+2      	; 0x1716 <eMBFuncReadWriteMultipleHoldingRegister+0x76>
    1714:	45 c0       	rjmp	.+138    	; 0x17a0 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
    1716:	9a 01       	movw	r18, r20
    1718:	22 0f       	add	r18, r18
    171a:	33 1f       	adc	r19, r19
    171c:	87 2f       	mov	r24, r23
    171e:	90 e0       	ldi	r25, 0x00	; 0
    1720:	28 17       	cp	r18, r24
    1722:	39 07       	cpc	r19, r25
    1724:	e9 f5       	brne	.+122    	; 0x17a0 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    1726:	7e 2f       	mov	r23, r30
    1728:	60 e0       	ldi	r22, 0x00	; 0
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    172a:	8f 2f       	mov	r24, r31
    172c:	90 e0       	ldi	r25, 0x00	; 0
    172e:	68 2b       	or	r22, r24
    1730:	79 2b       	or	r23, r25
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
    1732:	6f 5f       	subi	r22, 0xFF	; 255
    1734:	7f 4f       	sbci	r23, 0xFF	; 255
    1736:	ce 01       	movw	r24, r28
    1738:	0a 96       	adiw	r24, 0x0a	; 10
    173a:	21 e0       	ldi	r18, 0x01	; 1
    173c:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
    1740:	88 23       	and	r24, r24
    1742:	59 f5       	brne	.+86     	; 0x179a <eMBFuncReadWriteMultipleHoldingRegister+0xfa>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;
    1744:	f8 01       	movw	r30, r16
    1746:	11 82       	std	Z+1, r1	; 0x01
    1748:	10 82       	st	Z, r1

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
    174a:	87 e1       	ldi	r24, 0x17	; 23
    174c:	88 83       	st	Y, r24
                *usLen += 1;
    174e:	80 81       	ld	r24, Z
    1750:	91 81       	ldd	r25, Z+1	; 0x01
    1752:	01 96       	adiw	r24, 0x01	; 1
    1754:	91 83       	std	Z+1, r25	; 0x01
    1756:	80 83       	st	Z, r24

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
    1758:	67 01       	movw	r12, r14
    175a:	cc 0c       	add	r12, r12
    175c:	dd 1c       	adc	r13, r13
    175e:	c9 82       	std	Y+1, r12	; 0x01
                *usLen += 1;
    1760:	80 81       	ld	r24, Z
    1762:	91 81       	ldd	r25, Z+1	; 0x01
    1764:	01 96       	adiw	r24, 0x01	; 1
    1766:	91 83       	std	Z+1, r25	; 0x01
    1768:	80 83       	st	Z, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    176a:	78 2d       	mov	r23, r8
    176c:	60 e0       	ldi	r22, 0x00	; 0
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    176e:	89 2d       	mov	r24, r9
    1770:	90 e0       	ldi	r25, 0x00	; 0
    1772:	68 2b       	or	r22, r24
    1774:	79 2b       	or	r23, r25
                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
                *usLen += 1;

                /* Make the read callback. */
                eRegStatus =
    1776:	6f 5f       	subi	r22, 0xFF	; 255
    1778:	7f 4f       	sbci	r23, 0xFF	; 255
    177a:	c5 01       	movw	r24, r10
    177c:	a7 01       	movw	r20, r14
    177e:	20 e0       	ldi	r18, 0x00	; 0
    1780:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
    1784:	88 23       	and	r24, r24
    1786:	49 f4       	brne	.+18     	; 0x179a <eMBFuncReadWriteMultipleHoldingRegister+0xfa>
                {
                    *usLen += 2 * usRegReadCount;
    1788:	f8 01       	movw	r30, r16
    178a:	80 81       	ld	r24, Z
    178c:	91 81       	ldd	r25, Z+1	; 0x01
    178e:	8c 0d       	add	r24, r12
    1790:	9d 1d       	adc	r25, r13
    1792:	91 83       	std	Z+1, r25	; 0x01
    1794:	80 83       	st	Z, r24
    1796:	80 e0       	ldi	r24, 0x00	; 0
    1798:	04 c0       	rjmp	.+8      	; 0x17a2 <eMBFuncReadWriteMultipleHoldingRegister+0x102>
                }
            }
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
    179a:	0e 94 77 0d 	call	0x1aee	; 0x1aee <prveMBError2Exception>
    179e:	01 c0       	rjmp	.+2      	; 0x17a2 <eMBFuncReadWriteMultipleHoldingRegister+0x102>
    17a0:	83 e0       	ldi	r24, 0x03	; 3
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
        }
    }
    return eStatus;
}
    17a2:	df 91       	pop	r29
    17a4:	cf 91       	pop	r28
    17a6:	1f 91       	pop	r17
    17a8:	0f 91       	pop	r16
    17aa:	ff 90       	pop	r15
    17ac:	ef 90       	pop	r14
    17ae:	df 90       	pop	r13
    17b0:	cf 90       	pop	r12
    17b2:	bf 90       	pop	r11
    17b4:	af 90       	pop	r10
    17b6:	9f 90       	pop	r9
    17b8:	8f 90       	pop	r8
    17ba:	08 95       	ret

000017bc <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    17bc:	0f 93       	push	r16
    17be:	1f 93       	push	r17
    17c0:	cf 93       	push	r28
    17c2:	df 93       	push	r29
    17c4:	fc 01       	movw	r30, r24
    17c6:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    17c8:	88 81       	ld	r24, Y
    17ca:	99 81       	ldd	r25, Y+1	; 0x01
    17cc:	05 97       	sbiw	r24, 0x05	; 5
    17ce:	c1 f5       	brne	.+112    	; 0x1840 <eMBFuncReadHoldingRegister+0x84>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    17d0:	b1 81       	ldd	r27, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    17d2:	9f 01       	movw	r18, r30
    17d4:	2e 5f       	subi	r18, 0xFE	; 254
    17d6:	3f 4f       	sbci	r19, 0xFF	; 255
    17d8:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    17da:	84 81       	ldd	r24, Z+4	; 0x04
    17dc:	48 2f       	mov	r20, r24
    17de:	50 e0       	ldi	r21, 0x00	; 0

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
    17e0:	ca 01       	movw	r24, r20
    17e2:	01 97       	sbiw	r24, 0x01	; 1
    17e4:	8d 37       	cpi	r24, 0x7D	; 125
    17e6:	91 05       	cpc	r25, r1
    17e8:	58 f5       	brcc	.+86     	; 0x1840 <eMBFuncReadHoldingRegister+0x84>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    17ea:	19 82       	std	Y+1, r1	; 0x01
    17ec:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
    17ee:	83 e0       	ldi	r24, 0x03	; 3
    17f0:	80 83       	st	Z, r24
            *usLen += 1;
    17f2:	88 81       	ld	r24, Y
    17f4:	99 81       	ldd	r25, Y+1	; 0x01
    17f6:	01 96       	adiw	r24, 0x01	; 1
    17f8:	99 83       	std	Y+1, r25	; 0x01
    17fa:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
    17fc:	8a 01       	movw	r16, r20
    17fe:	00 0f       	add	r16, r16
    1800:	11 1f       	adc	r17, r17
    1802:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    1804:	88 81       	ld	r24, Y
    1806:	99 81       	ldd	r25, Y+1	; 0x01
    1808:	01 96       	adiw	r24, 0x01	; 1
    180a:	99 83       	std	Y+1, r25	; 0x01
    180c:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    180e:	7b 2f       	mov	r23, r27
    1810:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1812:	8a 2f       	mov	r24, r26
    1814:	90 e0       	ldi	r25, 0x00	; 0
    1816:	68 2b       	or	r22, r24
    1818:	79 2b       	or	r23, r25
            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
            *usLen += 1;

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
    181a:	6f 5f       	subi	r22, 0xFF	; 255
    181c:	7f 4f       	sbci	r23, 0xFF	; 255
    181e:	c9 01       	movw	r24, r18
    1820:	20 e0       	ldi	r18, 0x00	; 0
    1822:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1826:	88 23       	and	r24, r24
    1828:	19 f0       	breq	.+6      	; 0x1830 <eMBFuncReadHoldingRegister+0x74>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    182a:	0e 94 77 0d 	call	0x1aee	; 0x1aee <prveMBError2Exception>
    182e:	09 c0       	rjmp	.+18     	; 0x1842 <eMBFuncReadHoldingRegister+0x86>
            }
            else
            {
                *usLen += usRegCount * 2;
    1830:	88 81       	ld	r24, Y
    1832:	99 81       	ldd	r25, Y+1	; 0x01
    1834:	80 0f       	add	r24, r16
    1836:	91 1f       	adc	r25, r17
    1838:	99 83       	std	Y+1, r25	; 0x01
    183a:	88 83       	st	Y, r24
    183c:	80 e0       	ldi	r24, 0x00	; 0
    183e:	01 c0       	rjmp	.+2      	; 0x1842 <eMBFuncReadHoldingRegister+0x86>
    1840:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1842:	df 91       	pop	r29
    1844:	cf 91       	pop	r28
    1846:	1f 91       	pop	r17
    1848:	0f 91       	pop	r16
    184a:	08 95       	ret

0000184c <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    184c:	cf 93       	push	r28
    184e:	df 93       	push	r29
    1850:	fc 01       	movw	r30, r24
    1852:	eb 01       	movw	r28, r22
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    1854:	88 81       	ld	r24, Y
    1856:	99 81       	ldd	r25, Y+1	; 0x01
    1858:	06 97       	sbiw	r24, 0x06	; 6
    185a:	60 f1       	brcs	.+88     	; 0x18b4 <eMBFuncWriteMultipleHoldingRegister+0x68>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    185c:	31 81       	ldd	r19, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    185e:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
    1860:	93 81       	ldd	r25, Z+3	; 0x03
    1862:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
    1864:	24 81       	ldd	r18, Z+4	; 0x04
    1866:	42 2f       	mov	r20, r18
    1868:	50 e0       	ldi	r21, 0x00	; 0
    186a:	48 2b       	or	r20, r24
    186c:	59 2b       	or	r21, r25

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    186e:	25 81       	ldd	r18, Z+5	; 0x05

        if( ( usRegCount >= 1 ) &&
    1870:	ca 01       	movw	r24, r20
    1872:	01 97       	sbiw	r24, 0x01	; 1
    1874:	88 37       	cpi	r24, 0x78	; 120
    1876:	91 05       	cpc	r25, r1
    1878:	e8 f4       	brcc	.+58     	; 0x18b4 <eMBFuncWriteMultipleHoldingRegister+0x68>
    187a:	ca 01       	movw	r24, r20
    187c:	88 0f       	add	r24, r24
    187e:	99 1f       	adc	r25, r25
    1880:	28 17       	cp	r18, r24
    1882:	c1 f4       	brne	.+48     	; 0x18b4 <eMBFuncWriteMultipleHoldingRegister+0x68>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1884:	73 2f       	mov	r23, r19
    1886:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    1888:	8a 2f       	mov	r24, r26
    188a:	90 e0       	ldi	r25, 0x00	; 0
    188c:	68 2b       	or	r22, r24
    188e:	79 2b       	or	r23, r25
        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
        {
            /* Make callback to update the register values. */
            eRegStatus =
    1890:	6f 5f       	subi	r22, 0xFF	; 255
    1892:	7f 4f       	sbci	r23, 0xFF	; 255
    1894:	cf 01       	movw	r24, r30
    1896:	06 96       	adiw	r24, 0x06	; 6
    1898:	21 e0       	ldi	r18, 0x01	; 1
    189a:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    189e:	88 23       	and	r24, r24
    18a0:	19 f0       	breq	.+6      	; 0x18a8 <eMBFuncWriteMultipleHoldingRegister+0x5c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    18a2:	0e 94 77 0d 	call	0x1aee	; 0x1aee <prveMBError2Exception>
    18a6:	07 c0       	rjmp	.+14     	; 0x18b6 <eMBFuncWriteMultipleHoldingRegister+0x6a>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    18a8:	85 e0       	ldi	r24, 0x05	; 5
    18aa:	90 e0       	ldi	r25, 0x00	; 0
    18ac:	99 83       	std	Y+1, r25	; 0x01
    18ae:	88 83       	st	Y, r24
    18b0:	80 e0       	ldi	r24, 0x00	; 0
    18b2:	01 c0       	rjmp	.+2      	; 0x18b6 <eMBFuncWriteMultipleHoldingRegister+0x6a>
    18b4:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    18b6:	df 91       	pop	r29
    18b8:	cf 91       	pop	r28
    18ba:	08 95       	ret

000018bc <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    18bc:	dc 01       	movw	r26, r24
    18be:	fb 01       	movw	r30, r22
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    18c0:	80 81       	ld	r24, Z
    18c2:	91 81       	ldd	r25, Z+1	; 0x01
    18c4:	05 97       	sbiw	r24, 0x05	; 5
    18c6:	11 f0       	breq	.+4      	; 0x18cc <eMBFuncWriteHoldingRegister+0x10>
    18c8:	83 e0       	ldi	r24, 0x03	; 3
    18ca:	08 95       	ret
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    18cc:	11 96       	adiw	r26, 0x01	; 1
    18ce:	7c 91       	ld	r23, X
    18d0:	11 97       	sbiw	r26, 0x01	; 1
    18d2:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    18d4:	12 96       	adiw	r26, 0x02	; 2
    18d6:	8c 91       	ld	r24, X
    18d8:	12 97       	sbiw	r26, 0x02	; 2
    18da:	90 e0       	ldi	r25, 0x00	; 0
    18dc:	68 2b       	or	r22, r24
    18de:	79 2b       	or	r23, r25
        usRegAddress++;

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
    18e0:	6f 5f       	subi	r22, 0xFF	; 255
    18e2:	7f 4f       	sbci	r23, 0xFF	; 255
    18e4:	cd 01       	movw	r24, r26
    18e6:	03 96       	adiw	r24, 0x03	; 3
    18e8:	41 e0       	ldi	r20, 0x01	; 1
    18ea:	50 e0       	ldi	r21, 0x00	; 0
    18ec:	21 e0       	ldi	r18, 0x01	; 1
    18ee:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
    18f2:	88 23       	and	r24, r24
    18f4:	11 f0       	breq	.+4      	; 0x18fa <eMBFuncWriteHoldingRegister+0x3e>
        {
            eStatus = prveMBError2Exception( eRegStatus );
    18f6:	0e 94 77 0d 	call	0x1aee	; 0x1aee <prveMBError2Exception>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    18fa:	08 95       	ret

000018fc <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
    18fc:	ff 92       	push	r15
    18fe:	0f 93       	push	r16
    1900:	1f 93       	push	r17
    1902:	cf 93       	push	r28
    1904:	df 93       	push	r29
    1906:	fc 01       	movw	r30, r24
    1908:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    190a:	88 81       	ld	r24, Y
    190c:	99 81       	ldd	r25, Y+1	; 0x01
    190e:	05 97       	sbiw	r24, 0x05	; 5
    1910:	d1 f5       	brne	.+116    	; 0x1986 <eMBFuncReadInputRegister+0x8a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1912:	f1 80       	ldd	r15, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1914:	df 01       	movw	r26, r30
    1916:	12 96       	adiw	r26, 0x02	; 2
    1918:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
    191a:	93 81       	ldd	r25, Z+3	; 0x03
    191c:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    191e:	24 81       	ldd	r18, Z+4	; 0x04
    1920:	42 2f       	mov	r20, r18
    1922:	50 e0       	ldi	r21, 0x00	; 0
    1924:	48 2b       	or	r20, r24
    1926:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
    1928:	ca 01       	movw	r24, r20
    192a:	01 97       	sbiw	r24, 0x01	; 1
    192c:	8c 37       	cpi	r24, 0x7C	; 124
    192e:	91 05       	cpc	r25, r1
    1930:	50 f5       	brcc	.+84     	; 0x1986 <eMBFuncReadInputRegister+0x8a>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    1932:	19 82       	std	Y+1, r1	; 0x01
    1934:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
    1936:	84 e0       	ldi	r24, 0x04	; 4
    1938:	80 83       	st	Z, r24
            *usLen += 1;
    193a:	88 81       	ld	r24, Y
    193c:	99 81       	ldd	r25, Y+1	; 0x01
    193e:	01 96       	adiw	r24, 0x01	; 1
    1940:	99 83       	std	Y+1, r25	; 0x01
    1942:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
    1944:	8a 01       	movw	r16, r20
    1946:	00 0f       	add	r16, r16
    1948:	11 1f       	adc	r17, r17
    194a:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    194c:	88 81       	ld	r24, Y
    194e:	99 81       	ldd	r25, Y+1	; 0x01
    1950:	01 96       	adiw	r24, 0x01	; 1
    1952:	99 83       	std	Y+1, r25	; 0x01
    1954:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1956:	7f 2d       	mov	r23, r15
    1958:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    195a:	83 2f       	mov	r24, r19
    195c:	90 e0       	ldi	r25, 0x00	; 0
    195e:	68 2b       	or	r22, r24
    1960:	79 2b       	or	r23, r25

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
            *usLen += 1;

            eRegStatus =
    1962:	6f 5f       	subi	r22, 0xFF	; 255
    1964:	7f 4f       	sbci	r23, 0xFF	; 255
    1966:	cd 01       	movw	r24, r26
    1968:	0e 94 70 01 	call	0x2e0	; 0x2e0 <eMBRegInputCB>
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    196c:	88 23       	and	r24, r24
    196e:	19 f0       	breq	.+6      	; 0x1976 <eMBFuncReadInputRegister+0x7a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1970:	0e 94 77 0d 	call	0x1aee	; 0x1aee <prveMBError2Exception>
    1974:	09 c0       	rjmp	.+18     	; 0x1988 <eMBFuncReadInputRegister+0x8c>
            }
            else
            {
                *usLen += usRegCount * 2;
    1976:	88 81       	ld	r24, Y
    1978:	99 81       	ldd	r25, Y+1	; 0x01
    197a:	80 0f       	add	r24, r16
    197c:	91 1f       	adc	r25, r17
    197e:	99 83       	std	Y+1, r25	; 0x01
    1980:	88 83       	st	Y, r24
    1982:	80 e0       	ldi	r24, 0x00	; 0
    1984:	01 c0       	rjmp	.+2      	; 0x1988 <eMBFuncReadInputRegister+0x8c>
    1986:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1988:	df 91       	pop	r29
    198a:	cf 91       	pop	r28
    198c:	1f 91       	pop	r17
    198e:	0f 91       	pop	r16
    1990:	ff 90       	pop	r15
    1992:	08 95       	ret

00001994 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
    1994:	0f 93       	push	r16
    1996:	1f 93       	push	r17
    1998:	8b 01       	movw	r16, r22
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
    199a:	9c 01       	movw	r18, r24
    199c:	2f 5f       	subi	r18, 0xFF	; 255
    199e:	3f 4f       	sbci	r19, 0xFF	; 255
    19a0:	ed e6       	ldi	r30, 0x6D	; 109
    19a2:	f3 e0       	ldi	r31, 0x03	; 3
    19a4:	40 91 8d 03 	lds	r20, 0x038D
    19a8:	50 91 8e 03 	lds	r21, 0x038E
    19ac:	c9 01       	movw	r24, r18
    19ae:	bf 01       	movw	r22, r30
    19b0:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
    19b4:	80 91 8d 03 	lds	r24, 0x038D
    19b8:	90 91 8e 03 	lds	r25, 0x038E
    19bc:	01 96       	adiw	r24, 0x01	; 1
    19be:	f8 01       	movw	r30, r16
    19c0:	91 83       	std	Z+1, r25	; 0x01
    19c2:	80 83       	st	Z, r24
    return MB_EX_NONE;
}
    19c4:	80 e0       	ldi	r24, 0x00	; 0
    19c6:	1f 91       	pop	r17
    19c8:	0f 91       	pop	r16
    19ca:	08 95       	ret

000019cc <eMBSetSlaveID>:
/* ----------------------- Start implementation -----------------------------*/

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
    19cc:	cf 93       	push	r28
    19ce:	df 93       	push	r29
    19d0:	e8 2f       	mov	r30, r24
    19d2:	e9 01       	movw	r28, r18
    eMBErrorCode    eStatus = MB_ENOERR;

    /* the first byte and second byte in the buffer is reserved for
     * the parameter ucSlaveID and the running flag. The rest of
     * the buffer is available for additional data. */
    if( usAdditionalLen + 2 < MB_FUNC_OTHER_REP_SLAVEID_BUF )
    19d4:	c9 01       	movw	r24, r18
    19d6:	02 96       	adiw	r24, 0x02	; 2
    19d8:	80 97       	sbiw	r24, 0x20	; 32
    19da:	10 f0       	brcs	.+4      	; 0x19e0 <eMBSetSlaveID+0x14>
    19dc:	84 e0       	ldi	r24, 0x04	; 4
    19de:	23 c0       	rjmp	.+70     	; 0x1a26 <eMBSetSlaveID+0x5a>
    {
        usMBSlaveIDLen = 0;
        ucMBSlaveID[usMBSlaveIDLen++] = ucSlaveID;
    19e0:	e0 93 6d 03 	sts	0x036D, r30
        ucMBSlaveID[usMBSlaveIDLen++] = ( UCHAR )( xIsRunning ? 0xFF : 0x00 );
    19e4:	66 23       	and	r22, r22
    19e6:	11 f4       	brne	.+4      	; 0x19ec <eMBSetSlaveID+0x20>
    19e8:	80 e0       	ldi	r24, 0x00	; 0
    19ea:	01 c0       	rjmp	.+2      	; 0x19ee <eMBSetSlaveID+0x22>
    19ec:	8f ef       	ldi	r24, 0xFF	; 255
    19ee:	80 93 6e 03 	sts	0x036E, r24
    19f2:	82 e0       	ldi	r24, 0x02	; 2
    19f4:	90 e0       	ldi	r25, 0x00	; 0
    19f6:	90 93 8e 03 	sts	0x038E, r25
    19fa:	80 93 8d 03 	sts	0x038D, r24
        if( usAdditionalLen > 0 )
    19fe:	20 97       	sbiw	r28, 0x00	; 0
    1a00:	89 f0       	breq	.+34     	; 0x1a24 <eMBSetSlaveID+0x58>
        {
            memcpy( &ucMBSlaveID[usMBSlaveIDLen], pucAdditional,
    1a02:	2f e6       	ldi	r18, 0x6F	; 111
    1a04:	33 e0       	ldi	r19, 0x03	; 3
    1a06:	c9 01       	movw	r24, r18
    1a08:	ba 01       	movw	r22, r20
    1a0a:	ae 01       	movw	r20, r28
    1a0c:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <memcpy>
                    ( size_t )usAdditionalLen );
            usMBSlaveIDLen += usAdditionalLen;
    1a10:	80 91 8d 03 	lds	r24, 0x038D
    1a14:	90 91 8e 03 	lds	r25, 0x038E
    1a18:	8c 0f       	add	r24, r28
    1a1a:	9d 1f       	adc	r25, r29
    1a1c:	90 93 8e 03 	sts	0x038E, r25
    1a20:	80 93 8d 03 	sts	0x038D, r24
    1a24:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_ENORES;
    }
    return eStatus;
}
    1a26:	df 91       	pop	r29
    1a28:	cf 91       	pop	r28
    1a2a:	08 95       	ret

00001a2c <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
    1a2c:	0f 93       	push	r16
    1a2e:	1f 93       	push	r17
    1a30:	cf 93       	push	r28
    1a32:	df 93       	push	r29
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
    1a34:	30 e0       	ldi	r19, 0x00	; 0

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
    1a36:	db 01       	movw	r26, r22
    1a38:	53 e0       	ldi	r21, 0x03	; 3
    1a3a:	b6 95       	lsr	r27
    1a3c:	a7 95       	ror	r26
    1a3e:	5a 95       	dec	r21
    1a40:	e1 f7       	brne	.-8      	; 0x1a3a <xMBUtilSetBits+0xe>
    1a42:	67 70       	andi	r22, 0x07	; 7
    1a44:	70 70       	andi	r23, 0x00	; 0

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    1a46:	e1 e0       	ldi	r30, 0x01	; 1
    1a48:	f0 e0       	ldi	r31, 0x00	; 0
    1a4a:	02 c0       	rjmp	.+4      	; 0x1a50 <xMBUtilSetBits+0x24>
    1a4c:	ee 0f       	add	r30, r30
    1a4e:	ff 1f       	adc	r31, r31
    1a50:	4a 95       	dec	r20
    1a52:	e2 f7       	brpl	.-8      	; 0x1a4c <xMBUtilSetBits+0x20>
    1a54:	31 97       	sbiw	r30, 0x01	; 1
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    1a56:	8c 01       	movw	r16, r24
    1a58:	0a 0f       	add	r16, r26
    1a5a:	1b 1f       	adc	r17, r27
    1a5c:	e8 01       	movw	r28, r16
    1a5e:	48 81       	ld	r20, Y
    1a60:	50 e0       	ldi	r21, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    1a62:	11 96       	adiw	r26, 0x01	; 1
    1a64:	a8 0f       	add	r26, r24
    1a66:	b9 1f       	adc	r27, r25

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
    1a68:	9c 91       	ld	r25, X
    1a6a:	80 e0       	ldi	r24, 0x00	; 0
    1a6c:	48 2b       	or	r20, r24
    1a6e:	59 2b       	or	r21, r25
    1a70:	06 2e       	mov	r0, r22
    1a72:	02 c0       	rjmp	.+4      	; 0x1a78 <xMBUtilSetBits+0x4c>
    1a74:	ee 0f       	add	r30, r30
    1a76:	ff 1f       	adc	r31, r31
    1a78:	0a 94       	dec	r0
    1a7a:	e2 f7       	brpl	.-8      	; 0x1a74 <xMBUtilSetBits+0x48>
    1a7c:	e0 95       	com	r30
    1a7e:	f0 95       	com	r31
    1a80:	4e 23       	and	r20, r30
    1a82:	5f 23       	and	r21, r31
    1a84:	02 c0       	rjmp	.+4      	; 0x1a8a <xMBUtilSetBits+0x5e>
    1a86:	22 0f       	add	r18, r18
    1a88:	33 1f       	adc	r19, r19
    1a8a:	6a 95       	dec	r22
    1a8c:	e2 f7       	brpl	.-8      	; 0x1a86 <xMBUtilSetBits+0x5a>
    1a8e:	42 2b       	or	r20, r18
    1a90:	53 2b       	or	r21, r19

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
    1a92:	48 83       	st	Y, r20
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
    1a94:	5c 93       	st	X, r21
}
    1a96:	df 91       	pop	r29
    1a98:	cf 91       	pop	r28
    1a9a:	1f 91       	pop	r17
    1a9c:	0f 91       	pop	r16
    1a9e:	08 95       	ret

00001aa0 <xMBUtilGetBits>:
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
    1aa0:	fb 01       	movw	r30, r22
    1aa2:	b3 e0       	ldi	r27, 0x03	; 3
    1aa4:	f6 95       	lsr	r31
    1aa6:	e7 95       	ror	r30
    1aa8:	ba 95       	dec	r27
    1aaa:	e1 f7       	brne	.-8      	; 0x1aa4 <xMBUtilGetBits+0x4>

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    1aac:	dc 01       	movw	r26, r24
    1aae:	ae 0f       	add	r26, r30
    1ab0:	bf 1f       	adc	r27, r31
    1ab2:	2c 91       	ld	r18, X
    1ab4:	30 e0       	ldi	r19, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    1ab6:	11 96       	adiw	r26, 0x01	; 1
    1ab8:	9c 91       	ld	r25, X
    1aba:	80 e0       	ldi	r24, 0x00	; 0
    1abc:	82 2b       	or	r24, r18
    1abe:	93 2b       	or	r25, r19

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
    1ac0:	a3 e0       	ldi	r26, 0x03	; 3
    1ac2:	ee 0f       	add	r30, r30
    1ac4:	ff 1f       	adc	r31, r31
    1ac6:	aa 95       	dec	r26
    1ac8:	e1 f7       	brne	.-8      	; 0x1ac2 <xMBUtilGetBits+0x22>
    1aca:	6e 1b       	sub	r22, r30
    1acc:	7f 0b       	sbc	r23, r31
    1ace:	02 c0       	rjmp	.+4      	; 0x1ad4 <xMBUtilGetBits+0x34>
    1ad0:	96 95       	lsr	r25
    1ad2:	87 95       	ror	r24
    1ad4:	6a 95       	dec	r22
    1ad6:	e2 f7       	brpl	.-8      	; 0x1ad0 <xMBUtilGetBits+0x30>
    1ad8:	21 e0       	ldi	r18, 0x01	; 1
    1ada:	30 e0       	ldi	r19, 0x00	; 0
    1adc:	02 c0       	rjmp	.+4      	; 0x1ae2 <xMBUtilGetBits+0x42>
    1ade:	22 0f       	add	r18, r18
    1ae0:	33 1f       	adc	r19, r19
    1ae2:	4a 95       	dec	r20
    1ae4:	e2 f7       	brpl	.-8      	; 0x1ade <xMBUtilGetBits+0x3e>
    1ae6:	21 50       	subi	r18, 0x01	; 1
    1ae8:	30 40       	sbci	r19, 0x00	; 0

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;

    return ( UCHAR ) usWordBuf;
}
    1aea:	82 23       	and	r24, r18
    1aec:	08 95       	ret

00001aee <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
    1aee:	81 30       	cpi	r24, 0x01	; 1
    1af0:	29 f0       	breq	.+10     	; 0x1afc <prveMBError2Exception+0xe>
    1af2:	81 30       	cpi	r24, 0x01	; 1
    1af4:	28 f0       	brcs	.+10     	; 0x1b00 <prveMBError2Exception+0x12>
    1af6:	87 30       	cpi	r24, 0x07	; 7
    1af8:	39 f4       	brne	.+14     	; 0x1b08 <prveMBError2Exception+0x1a>
    1afa:	04 c0       	rjmp	.+8      	; 0x1b04 <prveMBError2Exception+0x16>
    1afc:	82 e0       	ldi	r24, 0x02	; 2
    1afe:	08 95       	ret
    1b00:	80 e0       	ldi	r24, 0x00	; 0
    1b02:	08 95       	ret
    1b04:	86 e0       	ldi	r24, 0x06	; 6
    1b06:	08 95       	ret
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;
    1b08:	84 e0       	ldi	r24, 0x04	; 4
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
    1b0a:	08 95       	ret

00001b0c <usMBCRC16>:
    0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    1b0c:	dc 01       	movw	r26, r24
    1b0e:	3f ef       	ldi	r19, 0xFF	; 255
    1b10:	2f ef       	ldi	r18, 0xFF	; 255
    1b12:	11 c0       	rjmp	.+34     	; 0x1b36 <usMBCRC16+0x2a>
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
    1b14:	8d 91       	ld	r24, X+
        ucCRCLo = ucCRCHi ^ pgm_read_byte( &aucCRCHi[iIndex] );
    1b16:	42 2f       	mov	r20, r18
    1b18:	48 27       	eor	r20, r24
    1b1a:	50 e0       	ldi	r21, 0x00	; 0
    1b1c:	ca 01       	movw	r24, r20
    1b1e:	84 57       	subi	r24, 0x74	; 116
    1b20:	9f 4f       	sbci	r25, 0xFF	; 255
    1b22:	fc 01       	movw	r30, r24
    1b24:	24 91       	lpm	r18, Z+
    1b26:	23 27       	eor	r18, r19
        ucCRCHi = pgm_read_byte( &aucCRCLo[iIndex] );;
    1b28:	44 57       	subi	r20, 0x74	; 116
    1b2a:	5e 4f       	sbci	r21, 0xFE	; 254
    1b2c:	fa 01       	movw	r30, r20
    1b2e:	84 91       	lpm	r24, Z+
    1b30:	61 50       	subi	r22, 0x01	; 1
    1b32:	70 40       	sbci	r23, 0x00	; 0
    1b34:	38 2f       	mov	r19, r24
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    1b36:	61 15       	cp	r22, r1
    1b38:	71 05       	cpc	r23, r1
    1b3a:	61 f7       	brne	.-40     	; 0x1b14 <usMBCRC16+0x8>
    1b3c:	93 2f       	mov	r25, r19
    1b3e:	80 e0       	ldi	r24, 0x00	; 0
    1b40:	30 e0       	ldi	r19, 0x00	; 0
    1b42:	28 2b       	or	r18, r24
    1b44:	39 2b       	or	r19, r25
        iIndex = ucCRCLo ^ *( pucFrame++ );
        ucCRCLo = ucCRCHi ^ pgm_read_byte( &aucCRCHi[iIndex] );
        ucCRCHi = pgm_read_byte( &aucCRCLo[iIndex] );;
    }
    return ucCRCHi << 8 | ucCRCLo;
}
    1b46:	c9 01       	movw	r24, r18
    1b48:	08 95       	ret

00001b4a <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
    1b4a:	10 92 90 03 	sts	0x0390, r1
    return TRUE;
}
    1b4e:	81 e0       	ldi	r24, 0x01	; 1
    1b50:	08 95       	ret

00001b52 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
    1b52:	91 e0       	ldi	r25, 0x01	; 1
    1b54:	90 93 90 03 	sts	0x0390, r25
    eQueuedEvent = eEvent;
    1b58:	80 93 8f 03 	sts	0x038F, r24
    return TRUE;
}
    1b5c:	81 e0       	ldi	r24, 0x01	; 1
    1b5e:	08 95       	ret

00001b60 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    1b60:	fc 01       	movw	r30, r24
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
    1b62:	80 91 90 03 	lds	r24, 0x0390
    1b66:	88 23       	and	r24, r24
    1b68:	31 f0       	breq	.+12     	; 0x1b76 <xMBPortEventGet+0x16>
    {
        *eEvent = eQueuedEvent;
    1b6a:	80 91 8f 03 	lds	r24, 0x038F
    1b6e:	80 83       	st	Z, r24
        xEventInQueue = FALSE;
    1b70:	10 92 90 03 	sts	0x0390, r1
    1b74:	81 e0       	ldi	r24, 0x01	; 1
        xEventHappened = TRUE;
    }
    return xEventHappened;
}
    1b76:	08 95       	ret

00001b78 <vMBPortSerialEnable>:
    ( ( F_OSC ) / ( ( UART_BAUD_RATE ) * 16UL ) - 1 )

void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
	if( xRxEnable ) {
    1b78:	88 23       	and	r24, r24
    1b7a:	19 f0       	breq	.+6      	; 0x1b82 <vMBPortSerialEnable+0xa>
		UCSRB |= _BV( RXEN ) | _BV( RXCIE );
    1b7c:	8a b1       	in	r24, 0x0a	; 10
    1b7e:	80 69       	ori	r24, 0x90	; 144
    1b80:	02 c0       	rjmp	.+4      	; 0x1b86 <vMBPortSerialEnable+0xe>
	} else {
		UCSRB &= ~( _BV( RXEN ) | _BV( RXCIE ) );
    1b82:	8a b1       	in	r24, 0x0a	; 10
    1b84:	8f 76       	andi	r24, 0x6F	; 111
    1b86:	8a b9       	out	0x0a, r24	; 10
	}

	if( xTxEnable ) {
    1b88:	66 23       	and	r22, r22
    1b8a:	29 f0       	breq	.+10     	; 0x1b96 <vMBPortSerialEnable+0x1e>
		UCSRB |= _BV( TXEN ) | _BV(TXCIE) | _BV( UDRE );
    1b8c:	8a b1       	in	r24, 0x0a	; 10
    1b8e:	88 66       	ori	r24, 0x68	; 104
    1b90:	8a b9       	out	0x0a, r24	; 10
#ifdef RTS_ENABLE
		RTS_HIGH;
    1b92:	1a 9a       	sbi	0x03, 2	; 3
    1b94:	08 95       	ret
#endif
	} else {
		UCSRB &= ~( _BV( UDRE ) );
    1b96:	55 98       	cbi	0x0a, 5	; 10
    1b98:	08 95       	ret

00001b9a <xMBPortSerialInit>:
	}
}

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
    1b9a:	cf 92       	push	r12
    1b9c:	df 92       	push	r13
    1b9e:	ef 92       	push	r14
    1ba0:	ff 92       	push	r15
    1ba2:	0f 93       	push	r16
    1ba4:	1f 93       	push	r17
    1ba6:	6a 01       	movw	r12, r20
    1ba8:	7b 01       	movw	r14, r22
    1baa:	12 2f       	mov	r17, r18
	UCHAR ucUCSRC = 0;
	uint16_t uiBaudRate = 0;

#ifdef RTS_ENABLE
	RTS_INIT;
    1bac:	12 9a       	sbi	0x02, 2	; 2
    1bae:	1a 98       	cbi	0x03, 2	; 3
#endif

	// F_CPU: 16.00 MHz
	switch( ulBaudRate ) {
    1bb0:	40 30       	cpi	r20, 0x00	; 0
    1bb2:	86 e9       	ldi	r24, 0x96	; 150
    1bb4:	58 07       	cpc	r21, r24
    1bb6:	80 e0       	ldi	r24, 0x00	; 0
    1bb8:	68 07       	cpc	r22, r24
    1bba:	80 e0       	ldi	r24, 0x00	; 0
    1bbc:	78 07       	cpc	r23, r24
    1bbe:	09 f4       	brne	.+2      	; 0x1bc2 <xMBPortSerialInit+0x28>
    1bc0:	9f c0       	rjmp	.+318    	; 0x1d00 <xMBPortSerialInit+0x166>
    1bc2:	41 30       	cpi	r20, 0x01	; 1
    1bc4:	86 e9       	ldi	r24, 0x96	; 150
    1bc6:	58 07       	cpc	r21, r24
    1bc8:	80 e0       	ldi	r24, 0x00	; 0
    1bca:	68 07       	cpc	r22, r24
    1bcc:	80 e0       	ldi	r24, 0x00	; 0
    1bce:	78 07       	cpc	r23, r24
    1bd0:	08 f0       	brcs	.+2      	; 0x1bd4 <xMBPortSerialInit+0x3a>
    1bd2:	40 c0       	rjmp	.+128    	; 0x1c54 <xMBPortSerialInit+0xba>
    1bd4:	40 38       	cpi	r20, 0x80	; 128
    1bd6:	85 e2       	ldi	r24, 0x25	; 37
    1bd8:	58 07       	cpc	r21, r24
    1bda:	80 e0       	ldi	r24, 0x00	; 0
    1bdc:	68 07       	cpc	r22, r24
    1bde:	80 e0       	ldi	r24, 0x00	; 0
    1be0:	78 07       	cpc	r23, r24
    1be2:	09 f4       	brne	.+2      	; 0x1be6 <xMBPortSerialInit+0x4c>
    1be4:	81 c0       	rjmp	.+258    	; 0x1ce8 <xMBPortSerialInit+0x14e>
    1be6:	41 38       	cpi	r20, 0x81	; 129
    1be8:	85 e2       	ldi	r24, 0x25	; 37
    1bea:	58 07       	cpc	r21, r24
    1bec:	80 e0       	ldi	r24, 0x00	; 0
    1bee:	68 07       	cpc	r22, r24
    1bf0:	80 e0       	ldi	r24, 0x00	; 0
    1bf2:	78 07       	cpc	r23, r24
    1bf4:	98 f4       	brcc	.+38     	; 0x1c1c <xMBPortSerialInit+0x82>
    1bf6:	40 36       	cpi	r20, 0x60	; 96
    1bf8:	89 e0       	ldi	r24, 0x09	; 9
    1bfa:	58 07       	cpc	r21, r24
    1bfc:	80 e0       	ldi	r24, 0x00	; 0
    1bfe:	68 07       	cpc	r22, r24
    1c00:	80 e0       	ldi	r24, 0x00	; 0
    1c02:	78 07       	cpc	r23, r24
    1c04:	09 f4       	brne	.+2      	; 0x1c08 <xMBPortSerialInit+0x6e>
    1c06:	6d c0       	rjmp	.+218    	; 0x1ce2 <xMBPortSerialInit+0x148>
    1c08:	40 3c       	cpi	r20, 0xC0	; 192
    1c0a:	82 e1       	ldi	r24, 0x12	; 18
    1c0c:	58 07       	cpc	r21, r24
    1c0e:	80 e0       	ldi	r24, 0x00	; 0
    1c10:	68 07       	cpc	r22, r24
    1c12:	80 e0       	ldi	r24, 0x00	; 0
    1c14:	78 07       	cpc	r23, r24
    1c16:	09 f0       	breq	.+2      	; 0x1c1a <xMBPortSerialInit+0x80>
    1c18:	85 c0       	rjmp	.+266    	; 0x1d24 <xMBPortSerialInit+0x18a>
    1c1a:	60 c0       	rjmp	.+192    	; 0x1cdc <xMBPortSerialInit+0x142>
    1c1c:	40 30       	cpi	r20, 0x00	; 0
    1c1e:	8b e4       	ldi	r24, 0x4B	; 75
    1c20:	58 07       	cpc	r21, r24
    1c22:	80 e0       	ldi	r24, 0x00	; 0
    1c24:	68 07       	cpc	r22, r24
    1c26:	80 e0       	ldi	r24, 0x00	; 0
    1c28:	78 07       	cpc	r23, r24
    1c2a:	09 f4       	brne	.+2      	; 0x1c2e <xMBPortSerialInit+0x94>
    1c2c:	63 c0       	rjmp	.+198    	; 0x1cf4 <xMBPortSerialInit+0x15a>
    1c2e:	40 38       	cpi	r20, 0x80	; 128
    1c30:	80 e7       	ldi	r24, 0x70	; 112
    1c32:	58 07       	cpc	r21, r24
    1c34:	80 e0       	ldi	r24, 0x00	; 0
    1c36:	68 07       	cpc	r22, r24
    1c38:	80 e0       	ldi	r24, 0x00	; 0
    1c3a:	78 07       	cpc	r23, r24
    1c3c:	09 f4       	brne	.+2      	; 0x1c40 <xMBPortSerialInit+0xa6>
    1c3e:	5d c0       	rjmp	.+186    	; 0x1cfa <xMBPortSerialInit+0x160>
    1c40:	40 34       	cpi	r20, 0x40	; 64
    1c42:	88 e3       	ldi	r24, 0x38	; 56
    1c44:	58 07       	cpc	r21, r24
    1c46:	80 e0       	ldi	r24, 0x00	; 0
    1c48:	68 07       	cpc	r22, r24
    1c4a:	80 e0       	ldi	r24, 0x00	; 0
    1c4c:	78 07       	cpc	r23, r24
    1c4e:	09 f0       	breq	.+2      	; 0x1c52 <xMBPortSerialInit+0xb8>
    1c50:	69 c0       	rjmp	.+210    	; 0x1d24 <xMBPortSerialInit+0x18a>
    1c52:	4d c0       	rjmp	.+154    	; 0x1cee <xMBPortSerialInit+0x154>
    1c54:	40 30       	cpi	r20, 0x00	; 0
    1c56:	84 e8       	ldi	r24, 0x84	; 132
    1c58:	58 07       	cpc	r21, r24
    1c5a:	83 e0       	ldi	r24, 0x03	; 3
    1c5c:	68 07       	cpc	r22, r24
    1c5e:	80 e0       	ldi	r24, 0x00	; 0
    1c60:	78 07       	cpc	r23, r24
    1c62:	09 f4       	brne	.+2      	; 0x1c66 <xMBPortSerialInit+0xcc>
    1c64:	71 c0       	rjmp	.+226    	; 0x1d48 <xMBPortSerialInit+0x1ae>
    1c66:	41 30       	cpi	r20, 0x01	; 1
    1c68:	84 e8       	ldi	r24, 0x84	; 132
    1c6a:	58 07       	cpc	r21, r24
    1c6c:	83 e0       	ldi	r24, 0x03	; 3
    1c6e:	68 07       	cpc	r22, r24
    1c70:	80 e0       	ldi	r24, 0x00	; 0
    1c72:	78 07       	cpc	r23, r24
    1c74:	d0 f4       	brcc	.+52     	; 0x1caa <xMBPortSerialInit+0x110>
    1c76:	40 30       	cpi	r20, 0x00	; 0
    1c78:	8c e2       	ldi	r24, 0x2C	; 44
    1c7a:	58 07       	cpc	r21, r24
    1c7c:	81 e0       	ldi	r24, 0x01	; 1
    1c7e:	68 07       	cpc	r22, r24
    1c80:	80 e0       	ldi	r24, 0x00	; 0
    1c82:	78 07       	cpc	r23, r24
    1c84:	09 f4       	brne	.+2      	; 0x1c88 <xMBPortSerialInit+0xee>
    1c86:	42 c0       	rjmp	.+132    	; 0x1d0c <xMBPortSerialInit+0x172>
    1c88:	40 30       	cpi	r20, 0x00	; 0
    1c8a:	82 ec       	ldi	r24, 0xC2	; 194
    1c8c:	58 07       	cpc	r21, r24
    1c8e:	81 e0       	ldi	r24, 0x01	; 1
    1c90:	68 07       	cpc	r22, r24
    1c92:	80 e0       	ldi	r24, 0x00	; 0
    1c94:	78 07       	cpc	r23, r24
    1c96:	e9 f1       	breq	.+122    	; 0x1d12 <xMBPortSerialInit+0x178>
    1c98:	40 30       	cpi	r20, 0x00	; 0
    1c9a:	81 ee       	ldi	r24, 0xE1	; 225
    1c9c:	58 07       	cpc	r21, r24
    1c9e:	80 e0       	ldi	r24, 0x00	; 0
    1ca0:	68 07       	cpc	r22, r24
    1ca2:	80 e0       	ldi	r24, 0x00	; 0
    1ca4:	78 07       	cpc	r23, r24
    1ca6:	f1 f5       	brne	.+124    	; 0x1d24 <xMBPortSerialInit+0x18a>
    1ca8:	2e c0       	rjmp	.+92     	; 0x1d06 <xMBPortSerialInit+0x16c>
    1caa:	40 32       	cpi	r20, 0x20	; 32
    1cac:	81 ea       	ldi	r24, 0xA1	; 161
    1cae:	58 07       	cpc	r21, r24
    1cb0:	87 e0       	ldi	r24, 0x07	; 7
    1cb2:	68 07       	cpc	r22, r24
    1cb4:	80 e0       	ldi	r24, 0x00	; 0
    1cb6:	78 07       	cpc	r23, r24
    1cb8:	79 f1       	breq	.+94     	; 0x1d18 <xMBPortSerialInit+0x17e>
    1cba:	40 34       	cpi	r20, 0x40	; 64
    1cbc:	82 e4       	ldi	r24, 0x42	; 66
    1cbe:	58 07       	cpc	r21, r24
    1cc0:	8f e0       	ldi	r24, 0x0F	; 15
    1cc2:	68 07       	cpc	r22, r24
    1cc4:	80 e0       	ldi	r24, 0x00	; 0
    1cc6:	78 07       	cpc	r23, r24
    1cc8:	51 f1       	breq	.+84     	; 0x1d1e <xMBPortSerialInit+0x184>
    1cca:	40 39       	cpi	r20, 0x90	; 144
    1ccc:	80 ed       	ldi	r24, 0xD0	; 208
    1cce:	58 07       	cpc	r21, r24
    1cd0:	83 e0       	ldi	r24, 0x03	; 3
    1cd2:	68 07       	cpc	r22, r24
    1cd4:	80 e0       	ldi	r24, 0x00	; 0
    1cd6:	78 07       	cpc	r23, r24
    1cd8:	29 f5       	brne	.+74     	; 0x1d24 <xMBPortSerialInit+0x18a>
    1cda:	36 c0       	rjmp	.+108    	; 0x1d48 <xMBPortSerialInit+0x1ae>
    1cdc:	2f ec       	ldi	r18, 0xCF	; 207
    1cde:	30 e0       	ldi	r19, 0x00	; 0
    1ce0:	35 c0       	rjmp	.+106    	; 0x1d4c <xMBPortSerialInit+0x1b2>
    1ce2:	20 ea       	ldi	r18, 0xA0	; 160
    1ce4:	31 e0       	ldi	r19, 0x01	; 1
    1ce6:	32 c0       	rjmp	.+100    	; 0x1d4c <xMBPortSerialInit+0x1b2>
    1ce8:	27 e6       	ldi	r18, 0x67	; 103
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	2f c0       	rjmp	.+94     	; 0x1d4c <xMBPortSerialInit+0x1b2>
	case 2400: uiBaudRate = 416; break;
	case 4800: uiBaudRate = 207; break;
	case 9600: uiBaudRate = 103; break;
    1cee:	24 e4       	ldi	r18, 0x44	; 68
    1cf0:	30 e0       	ldi	r19, 0x00	; 0
    1cf2:	2c c0       	rjmp	.+88     	; 0x1d4c <xMBPortSerialInit+0x1b2>
	case 14400: uiBaudRate = 68; break;
    1cf4:	23 e3       	ldi	r18, 0x33	; 51
    1cf6:	30 e0       	ldi	r19, 0x00	; 0
    1cf8:	29 c0       	rjmp	.+82     	; 0x1d4c <xMBPortSerialInit+0x1b2>
	case 19200: uiBaudRate = 51; break;
    1cfa:	22 e2       	ldi	r18, 0x22	; 34
    1cfc:	30 e0       	ldi	r19, 0x00	; 0
    1cfe:	26 c0       	rjmp	.+76     	; 0x1d4c <xMBPortSerialInit+0x1b2>
	case 28800: uiBaudRate = 34; break;
    1d00:	29 e1       	ldi	r18, 0x19	; 25
    1d02:	30 e0       	ldi	r19, 0x00	; 0
    1d04:	23 c0       	rjmp	.+70     	; 0x1d4c <xMBPortSerialInit+0x1b2>
	case 38400: uiBaudRate = 25; break;
    1d06:	20 e1       	ldi	r18, 0x10	; 16
    1d08:	30 e0       	ldi	r19, 0x00	; 0
    1d0a:	20 c0       	rjmp	.+64     	; 0x1d4c <xMBPortSerialInit+0x1b2>
	case 57600: uiBaudRate = 16; break;
    1d0c:	2c e0       	ldi	r18, 0x0C	; 12
    1d0e:	30 e0       	ldi	r19, 0x00	; 0
    1d10:	1d c0       	rjmp	.+58     	; 0x1d4c <xMBPortSerialInit+0x1b2>
	case 76800: uiBaudRate = 12; break;
    1d12:	28 e0       	ldi	r18, 0x08	; 8
    1d14:	30 e0       	ldi	r19, 0x00	; 0
    1d16:	1a c0       	rjmp	.+52     	; 0x1d4c <xMBPortSerialInit+0x1b2>
	case 115200: uiBaudRate = 8; break;
    1d18:	21 e0       	ldi	r18, 0x01	; 1
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	17 c0       	rjmp	.+46     	; 0x1d4c <xMBPortSerialInit+0x1b2>
	case 230400: uiBaudRate = 3; break;
	case 250000: uiBaudRate = 3; break;
	case 500000: uiBaudRate = 1; break;
    1d1e:	20 e0       	ldi	r18, 0x00	; 0
    1d20:	30 e0       	ldi	r19, 0x00	; 0
    1d22:	14 c0       	rjmp	.+40     	; 0x1d4c <xMBPortSerialInit+0x1b2>
	case 1000000: uiBaudRate = 0; break;
	default: uiBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
    1d24:	84 e0       	ldi	r24, 0x04	; 4
    1d26:	cc 0c       	add	r12, r12
    1d28:	dd 1c       	adc	r13, r13
    1d2a:	ee 1c       	adc	r14, r14
    1d2c:	ff 1c       	adc	r15, r15
    1d2e:	8a 95       	dec	r24
    1d30:	d1 f7       	brne	.-12     	; 0x1d26 <xMBPortSerialInit+0x18c>
    1d32:	60 e0       	ldi	r22, 0x00	; 0
    1d34:	74 e2       	ldi	r23, 0x24	; 36
    1d36:	84 ef       	ldi	r24, 0xF4	; 244
    1d38:	90 e0       	ldi	r25, 0x00	; 0
    1d3a:	a7 01       	movw	r20, r14
    1d3c:	96 01       	movw	r18, r12
    1d3e:	0e 94 d7 18 	call	0x31ae	; 0x31ae <__udivmodsi4>
    1d42:	21 50       	subi	r18, 0x01	; 1
    1d44:	30 40       	sbci	r19, 0x00	; 0
    1d46:	02 c0       	rjmp	.+4      	; 0x1d4c <xMBPortSerialInit+0x1b2>
    1d48:	23 e0       	ldi	r18, 0x03	; 3
    1d4a:	30 e0       	ldi	r19, 0x00	; 0
	}

	UBRRH = uiBaudRate>>8;
    1d4c:	30 93 90 00 	sts	0x0090, r19
	UBRRL = uiBaudRate;
    1d50:	29 b9       	out	0x09, r18	; 9

	switch ( eParity ) {
    1d52:	01 30       	cpi	r16, 0x01	; 1
    1d54:	31 f0       	breq	.+12     	; 0x1d62 <xMBPortSerialInit+0x1c8>
    1d56:	02 30       	cpi	r16, 0x02	; 2
    1d58:	11 f4       	brne	.+4      	; 0x1d5e <xMBPortSerialInit+0x1c4>
    1d5a:	80 e2       	ldi	r24, 0x20	; 32
    1d5c:	03 c0       	rjmp	.+6      	; 0x1d64 <xMBPortSerialInit+0x1ca>
    1d5e:	80 e0       	ldi	r24, 0x00	; 0
    1d60:	01 c0       	rjmp	.+2      	; 0x1d64 <xMBPortSerialInit+0x1ca>
    1d62:	80 e3       	ldi	r24, 0x30	; 48
	 break;
	case MB_PAR_NONE:
	 break;
	}

	switch ( ucDataBits ) {
    1d64:	17 30       	cpi	r17, 0x07	; 7
    1d66:	21 f0       	breq	.+8      	; 0x1d70 <xMBPortSerialInit+0x1d6>
    1d68:	18 30       	cpi	r17, 0x08	; 8
    1d6a:	19 f4       	brne	.+6      	; 0x1d72 <xMBPortSerialInit+0x1d8>
	case 8:
		ucUCSRC |= _BV( UCSZ_1 ) | _BV( UCSZ_0 );
    1d6c:	86 60       	ori	r24, 0x06	; 6
    1d6e:	01 c0       	rjmp	.+2      	; 0x1d72 <xMBPortSerialInit+0x1d8>
	 break;
	case 7:
		ucUCSRC |= _BV( UCSZ_1 );
    1d70:	84 60       	ori	r24, 0x04	; 4
#elif defined (__AVR_ATmega16__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega32__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega128__)
	UCSRC = ucUCSRC | _BV(USBS_0);
    1d72:	88 60       	ori	r24, 0x08	; 8
    1d74:	80 93 95 00 	sts	0x0095, r24
#endif

	vMBPortSerialEnable( FALSE, FALSE );
    1d78:	80 e0       	ldi	r24, 0x00	; 0
    1d7a:	60 e0       	ldi	r22, 0x00	; 0
    1d7c:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <vMBPortSerialEnable>

	return TRUE;
}
    1d80:	81 e0       	ldi	r24, 0x01	; 1
    1d82:	1f 91       	pop	r17
    1d84:	0f 91       	pop	r16
    1d86:	ff 90       	pop	r15
    1d88:	ef 90       	pop	r14
    1d8a:	df 90       	pop	r13
    1d8c:	cf 90       	pop	r12
    1d8e:	08 95       	ret

00001d90 <xMBPortSerialPutByte>:

BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
#ifdef RTS_ENABLE
	RTS_HIGH;
    1d90:	1a 9a       	sbi	0x03, 2	; 3
#endif
	UDR = ucByte;
    1d92:	8c b9       	out	0x0c, r24	; 12
	return TRUE;
}
    1d94:	81 e0       	ldi	r24, 0x01	; 1
    1d96:	08 95       	ret

00001d98 <xMBPortSerialGetByte>:

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
    1d98:	fc 01       	movw	r30, r24
	*pucByte = UDR;
    1d9a:	8c b1       	in	r24, 0x0c	; 12
    1d9c:	80 83       	st	Z, r24
	return TRUE;
}
    1d9e:	81 e0       	ldi	r24, 0x01	; 1
    1da0:	08 95       	ret

00001da2 <vMBPortTimersEnable>:
}

inline void
vMBPortTimersEnable(  )
{
    TCNT1 = 0x0000;
    1da2:	1d bc       	out	0x2d, r1	; 45
    1da4:	1c bc       	out	0x2c, r1	; 44
    if( usTimerOCRADelta > 0 )
    1da6:	20 91 91 03 	lds	r18, 0x0391
    1daa:	30 91 92 03 	lds	r19, 0x0392
    1dae:	21 15       	cp	r18, r1
    1db0:	31 05       	cpc	r19, r1
    1db2:	29 f0       	breq	.+10     	; 0x1dbe <vMBPortTimersEnable+0x1c>
    {
        TIMSK |= _BV( OCIE1A );
    1db4:	87 b7       	in	r24, 0x37	; 55
    1db6:	80 61       	ori	r24, 0x10	; 16
    1db8:	87 bf       	out	0x37, r24	; 55
        OCR1A = usTimerOCRADelta;
    1dba:	3b bd       	out	0x2b, r19	; 43
    1dbc:	2a bd       	out	0x2a, r18	; 42
    }

    TCCR1B |= _BV( CS12 ) | _BV( CS10 );
    1dbe:	8e b5       	in	r24, 0x2e	; 46
    1dc0:	85 60       	ori	r24, 0x05	; 5
    1dc2:	8e bd       	out	0x2e, r24	; 46
}
    1dc4:	08 95       	ret

00001dc6 <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
    /* Disable the timer. */
    TCCR1B &= ~( _BV( CS12 ) | _BV( CS10 ) );
    1dc6:	8e b5       	in	r24, 0x2e	; 46
    1dc8:	8a 7f       	andi	r24, 0xFA	; 250
    1dca:	8e bd       	out	0x2e, r24	; 46
    /* Disable the output compare interrupts for channel A/B. */
    TIMSK &= ~( _BV( OCIE1A ) );
    1dcc:	87 b7       	in	r24, 0x37	; 55
    1dce:	8f 7e       	andi	r24, 0xEF	; 239
    1dd0:	87 bf       	out	0x37, r24	; 55
    /* Clear output compare flags for channel A/B. */
    TIFR |= _BV( OCF1A ) ;
    1dd2:	86 b7       	in	r24, 0x36	; 54
    1dd4:	80 61       	ori	r24, 0x10	; 16
    1dd6:	86 bf       	out	0x36, r24	; 54
}
    1dd8:	08 95       	ret

00001dda <xMBPortTimersInit>:
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    /* Calculate overflow counter an OCR values for Timer1. */
    usTimerOCRADelta = ( MB_TIMER_TICKS * usTim1Timerout50us ) / ( MB_50US_TICKS );
    1dda:	a0 e0       	ldi	r26, 0x00	; 0
    1ddc:	b0 e0       	ldi	r27, 0x00	; 0
    1dde:	bc 01       	movw	r22, r24
    1de0:	cd 01       	movw	r24, r26
    1de2:	29 e0       	ldi	r18, 0x09	; 9
    1de4:	3d e3       	ldi	r19, 0x3D	; 61
    1de6:	40 e0       	ldi	r20, 0x00	; 0
    1de8:	50 e0       	ldi	r21, 0x00	; 0
    1dea:	0e 94 b8 18 	call	0x3170	; 0x3170 <__mulsi3>
    1dee:	20 e2       	ldi	r18, 0x20	; 32
    1df0:	3e e4       	ldi	r19, 0x4E	; 78
    1df2:	40 e0       	ldi	r20, 0x00	; 0
    1df4:	50 e0       	ldi	r21, 0x00	; 0
    1df6:	0e 94 d7 18 	call	0x31ae	; 0x31ae <__udivmodsi4>
    1dfa:	30 93 92 03 	sts	0x0392, r19
    1dfe:	20 93 91 03 	sts	0x0391, r18

    TCCR1A = 0x00;
    1e02:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = 0x00;
    1e04:	1e bc       	out	0x2e, r1	; 46
    TCCR1C = 0x00;
    1e06:	10 92 7a 00 	sts	0x007A, r1

    vMBPortTimersDisable(  );
    1e0a:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <vMBPortTimersDisable>

    return TRUE;
}
    1e0e:	81 e0       	ldi	r24, 0x01	; 1
    1e10:	08 95       	ret

00001e12 <__vector_12>:
    /* Clear output compare flags for channel A/B. */
    TIFR |= _BV( OCF1A ) ;
}

ISR( SIG_OUTPUT_COMPARE1A )
{
    1e12:	1f 92       	push	r1
    1e14:	0f 92       	push	r0
    1e16:	0f b6       	in	r0, 0x3f	; 63
    1e18:	0f 92       	push	r0
    1e1a:	0b b6       	in	r0, 0x3b	; 59
    1e1c:	0f 92       	push	r0
    1e1e:	11 24       	eor	r1, r1
    1e20:	2f 93       	push	r18
    1e22:	3f 93       	push	r19
    1e24:	4f 93       	push	r20
    1e26:	5f 93       	push	r21
    1e28:	6f 93       	push	r22
    1e2a:	7f 93       	push	r23
    1e2c:	8f 93       	push	r24
    1e2e:	9f 93       	push	r25
    1e30:	af 93       	push	r26
    1e32:	bf 93       	push	r27
    1e34:	ef 93       	push	r30
    1e36:	ff 93       	push	r31
    ( void )pxMBPortCBTimerExpired(  );
    1e38:	e0 91 0d 07 	lds	r30, 0x070D
    1e3c:	f0 91 0e 07 	lds	r31, 0x070E
    1e40:	09 95       	icall
}
    1e42:	ff 91       	pop	r31
    1e44:	ef 91       	pop	r30
    1e46:	bf 91       	pop	r27
    1e48:	af 91       	pop	r26
    1e4a:	9f 91       	pop	r25
    1e4c:	8f 91       	pop	r24
    1e4e:	7f 91       	pop	r23
    1e50:	6f 91       	pop	r22
    1e52:	5f 91       	pop	r21
    1e54:	4f 91       	pop	r20
    1e56:	3f 91       	pop	r19
    1e58:	2f 91       	pop	r18
    1e5a:	0f 90       	pop	r0
    1e5c:	0b be       	out	0x3b, r0	; 59
    1e5e:	0f 90       	pop	r0
    1e60:	0f be       	out	0x3f, r0	; 63
    1e62:	0f 90       	pop	r0
    1e64:	1f 90       	pop	r1
    1e66:	18 95       	reti

00001e68 <eMBRegisterCB>:
}
#endif

eMBErrorCode
eMBRegisterCB( UCHAR ucFunctionCode, pxMBFunctionHandler pxHandler )
{
    1e68:	48 2f       	mov	r20, r24
    int             i;
    eMBErrorCode    eStatus;

    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    1e6a:	18 16       	cp	r1, r24
    1e6c:	14 f0       	brlt	.+4      	; 0x1e72 <eMBRegisterCB+0xa>
    1e6e:	82 e0       	ldi	r24, 0x02	; 2
    1e70:	08 95       	ret
    {
        ENTER_CRITICAL_SECTION(  );
    1e72:	f8 94       	cli
        if( pxHandler != NULL )
    1e74:	61 15       	cp	r22, r1
    1e76:	71 05       	cpc	r23, r1
    1e78:	f9 f0       	breq	.+62     	; 0x1eb8 <eMBRegisterCB+0x50>
    1e7a:	e5 e0       	ldi	r30, 0x05	; 5
    1e7c:	f1 e0       	ldi	r31, 0x01	; 1
    1e7e:	80 e0       	ldi	r24, 0x00	; 0
    1e80:	90 e0       	ldi	r25, 0x00	; 0
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( ( xFuncHandlers[i].pxHandler == NULL ) ||
    1e82:	20 81       	ld	r18, Z
    1e84:	31 81       	ldd	r19, Z+1	; 0x01
    1e86:	21 15       	cp	r18, r1
    1e88:	31 05       	cpc	r19, r1
    1e8a:	19 f0       	breq	.+6      	; 0x1e92 <eMBRegisterCB+0x2a>
    1e8c:	26 17       	cp	r18, r22
    1e8e:	37 07       	cpc	r19, r23
    1e90:	69 f4       	brne	.+26     	; 0x1eac <eMBRegisterCB+0x44>
                    ( xFuncHandlers[i].pxHandler == pxHandler ) )
                {
                    xFuncHandlers[i].ucFunctionCode = ucFunctionCode;
    1e92:	fc 01       	movw	r30, r24
    1e94:	ee 0f       	add	r30, r30
    1e96:	ff 1f       	adc	r31, r31
    1e98:	e8 0f       	add	r30, r24
    1e9a:	f9 1f       	adc	r31, r25
    1e9c:	ec 5f       	subi	r30, 0xFC	; 252
    1e9e:	fe 4f       	sbci	r31, 0xFE	; 254
    1ea0:	40 83       	st	Z, r20
                    xFuncHandlers[i].pxHandler = pxHandler;
    1ea2:	72 83       	std	Z+2, r23	; 0x02
    1ea4:	61 83       	std	Z+1, r22	; 0x01
                    break;
                }
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
    1ea6:	40 97       	sbiw	r24, 0x10	; 16
    1ea8:	11 f5       	brne	.+68     	; 0x1eee <eMBRegisterCB+0x86>
    1eaa:	1f c0       	rjmp	.+62     	; 0x1eea <eMBRegisterCB+0x82>
    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    {
        ENTER_CRITICAL_SECTION(  );
        if( pxHandler != NULL )
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1eac:	01 96       	adiw	r24, 0x01	; 1
    1eae:	33 96       	adiw	r30, 0x03	; 3
    1eb0:	80 31       	cpi	r24, 0x10	; 16
    1eb2:	91 05       	cpc	r25, r1
    1eb4:	31 f7       	brne	.-52     	; 0x1e82 <eMBRegisterCB+0x1a>
    1eb6:	19 c0       	rjmp	.+50     	; 0x1eea <eMBRegisterCB+0x82>
    1eb8:	e4 e0       	ldi	r30, 0x04	; 4
    1eba:	f1 e0       	ldi	r31, 0x01	; 1
    1ebc:	20 e0       	ldi	r18, 0x00	; 0
    1ebe:	30 e0       	ldi	r19, 0x00	; 0
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1ec0:	80 81       	ld	r24, Z
    1ec2:	84 17       	cp	r24, r20
    1ec4:	59 f4       	brne	.+22     	; 0x1edc <eMBRegisterCB+0x74>
                {
                    xFuncHandlers[i].ucFunctionCode = 0;
    1ec6:	f9 01       	movw	r30, r18
    1ec8:	ee 0f       	add	r30, r30
    1eca:	ff 1f       	adc	r31, r31
    1ecc:	e2 0f       	add	r30, r18
    1ece:	f3 1f       	adc	r31, r19
    1ed0:	ec 5f       	subi	r30, 0xFC	; 252
    1ed2:	fe 4f       	sbci	r31, 0xFE	; 254
    1ed4:	10 82       	st	Z, r1
                    xFuncHandlers[i].pxHandler = NULL;
    1ed6:	12 82       	std	Z+2, r1	; 0x02
    1ed8:	11 82       	std	Z+1, r1	; 0x01
    1eda:	09 c0       	rjmp	.+18     	; 0x1eee <eMBRegisterCB+0x86>
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1edc:	2f 5f       	subi	r18, 0xFF	; 255
    1ede:	3f 4f       	sbci	r19, 0xFF	; 255
    1ee0:	33 96       	adiw	r30, 0x03	; 3
    1ee2:	20 31       	cpi	r18, 0x10	; 16
    1ee4:	31 05       	cpc	r19, r1
    1ee6:	61 f7       	brne	.-40     	; 0x1ec0 <eMBRegisterCB+0x58>
    1ee8:	02 c0       	rjmp	.+4      	; 0x1eee <eMBRegisterCB+0x86>
    1eea:	84 e0       	ldi	r24, 0x04	; 4
    1eec:	01 c0       	rjmp	.+2      	; 0x1ef0 <eMBRegisterCB+0x88>
    1eee:	80 e0       	ldi	r24, 0x00	; 0
                }
            }
            /* Remove can't fail. */
            eStatus = MB_ENOERR;
        }
        EXIT_CRITICAL_SECTION(  );
    1ef0:	78 94       	sei
    else
    {
        eStatus = MB_EINVAL;
    }
    return eStatus;
}
    1ef2:	08 95       	ret

00001ef4 <eMBClose>:
eMBErrorCode
eMBClose( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1ef4:	80 91 03 01 	lds	r24, 0x0103
    1ef8:	81 30       	cpi	r24, 0x01	; 1
    1efa:	11 f0       	breq	.+4      	; 0x1f00 <eMBClose+0xc>
    1efc:	86 e0       	ldi	r24, 0x06	; 6
    1efe:	08 95       	ret
    {
        if( pvMBFrameCloseCur != NULL )
    1f00:	e0 91 a4 03 	lds	r30, 0x03A4
    1f04:	f0 91 a5 03 	lds	r31, 0x03A5
    1f08:	30 97       	sbiw	r30, 0x00	; 0
    1f0a:	11 f4       	brne	.+4      	; 0x1f10 <eMBClose+0x1c>
    1f0c:	80 e0       	ldi	r24, 0x00	; 0
    1f0e:	08 95       	ret
        {
            pvMBFrameCloseCur(  );
    1f10:	09 95       	icall
    1f12:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1f14:	08 95       	ret

00001f16 <eMBEnable>:
eMBErrorCode
eMBEnable( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1f16:	80 91 03 01 	lds	r24, 0x0103
    1f1a:	81 30       	cpi	r24, 0x01	; 1
    1f1c:	11 f0       	breq	.+4      	; 0x1f22 <eMBEnable+0xc>
    1f1e:	86 e0       	ldi	r24, 0x06	; 6
    1f20:	08 95       	ret
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
    1f22:	e0 91 9e 03 	lds	r30, 0x039E
    1f26:	f0 91 9f 03 	lds	r31, 0x039F
    1f2a:	09 95       	icall
        eMBState = STATE_ENABLED;
    1f2c:	10 92 03 01 	sts	0x0103, r1
    1f30:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1f32:	08 95       	ret

00001f34 <eMBDisable>:
eMBErrorCode
eMBDisable( void )
{
    eMBErrorCode    eStatus;

    if( eMBState == STATE_ENABLED )
    1f34:	80 91 03 01 	lds	r24, 0x0103
    1f38:	88 23       	and	r24, r24
    1f3a:	51 f4       	brne	.+20     	; 0x1f50 <eMBDisable+0x1c>
    {
        pvMBFrameStopCur(  );
    1f3c:	e0 91 a0 03 	lds	r30, 0x03A0
    1f40:	f0 91 a1 03 	lds	r31, 0x03A1
    1f44:	09 95       	icall
        eMBState = STATE_DISABLED;
    1f46:	81 e0       	ldi	r24, 0x01	; 1
    1f48:	80 93 03 01 	sts	0x0103, r24
    1f4c:	80 e0       	ldi	r24, 0x00	; 0
    1f4e:	08 95       	ret
        eStatus = MB_ENOERR;
    }
    else if( eMBState == STATE_DISABLED )
    1f50:	81 30       	cpi	r24, 0x01	; 1
    1f52:	11 f0       	breq	.+4      	; 0x1f58 <eMBDisable+0x24>
    1f54:	86 e0       	ldi	r24, 0x06	; 6
    1f56:	08 95       	ret
    1f58:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1f5a:	08 95       	ret

00001f5c <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
    1f5c:	df 93       	push	r29
    1f5e:	cf 93       	push	r28
    1f60:	0f 92       	push	r0
    1f62:	cd b7       	in	r28, 0x3d	; 61
    1f64:	de b7       	in	r29, 0x3e	; 62
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
    1f66:	80 91 03 01 	lds	r24, 0x0103
    1f6a:	88 23       	and	r24, r24
    1f6c:	11 f0       	breq	.+4      	; 0x1f72 <eMBPoll+0x16>
    1f6e:	86 e0       	ldi	r24, 0x06	; 6
    1f70:	7c c0       	rjmp	.+248    	; 0x206a <eMBPoll+0x10e>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
    1f72:	ce 01       	movw	r24, r28
    1f74:	01 96       	adiw	r24, 0x01	; 1
    1f76:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <xMBPortEventGet>
    1f7a:	81 30       	cpi	r24, 0x01	; 1
    1f7c:	09 f0       	breq	.+2      	; 0x1f80 <eMBPoll+0x24>
    1f7e:	74 c0       	rjmp	.+232    	; 0x2068 <eMBPoll+0x10c>
    {
        switch ( eEvent )
    1f80:	99 81       	ldd	r25, Y+1	; 0x01
    1f82:	91 30       	cpi	r25, 0x01	; 1
    1f84:	21 f0       	breq	.+8      	; 0x1f8e <eMBPoll+0x32>
    1f86:	92 30       	cpi	r25, 0x02	; 2
    1f88:	09 f0       	breq	.+2      	; 0x1f8c <eMBPoll+0x30>
    1f8a:	6e c0       	rjmp	.+220    	; 0x2068 <eMBPoll+0x10c>
    1f8c:	1b c0       	rjmp	.+54     	; 0x1fc4 <eMBPoll+0x68>
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
    1f8e:	e0 91 a2 03 	lds	r30, 0x03A2
    1f92:	f0 91 a3 03 	lds	r31, 0x03A3
    1f96:	87 e9       	ldi	r24, 0x97	; 151
    1f98:	93 e0       	ldi	r25, 0x03	; 3
    1f9a:	68 e9       	ldi	r22, 0x98	; 152
    1f9c:	73 e0       	ldi	r23, 0x03	; 3
    1f9e:	44 e9       	ldi	r20, 0x94	; 148
    1fa0:	53 e0       	ldi	r21, 0x03	; 3
    1fa2:	09 95       	icall
            if( eStatus == MB_ENOERR )
    1fa4:	88 23       	and	r24, r24
    1fa6:	09 f0       	breq	.+2      	; 0x1faa <eMBPoll+0x4e>
    1fa8:	5f c0       	rjmp	.+190    	; 0x2068 <eMBPoll+0x10c>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
    1faa:	90 91 97 03 	lds	r25, 0x0397
    1fae:	80 91 9a 03 	lds	r24, 0x039A
    1fb2:	98 17       	cp	r25, r24
    1fb4:	19 f0       	breq	.+6      	; 0x1fbc <eMBPoll+0x60>
    1fb6:	99 23       	and	r25, r25
    1fb8:	09 f0       	breq	.+2      	; 0x1fbc <eMBPoll+0x60>
    1fba:	56 c0       	rjmp	.+172    	; 0x2068 <eMBPoll+0x10c>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
    1fbc:	82 e0       	ldi	r24, 0x02	; 2
    1fbe:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <xMBPortEventPost>
    1fc2:	52 c0       	rjmp	.+164    	; 0x2068 <eMBPoll+0x10c>
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
    1fc4:	a0 91 98 03 	lds	r26, 0x0398
    1fc8:	b0 91 99 03 	lds	r27, 0x0399
    1fcc:	3c 91       	ld	r19, X
    1fce:	30 93 96 03 	sts	0x0396, r19
            eException = MB_EX_ILLEGAL_FUNCTION;
    1fd2:	80 93 93 03 	sts	0x0393, r24
    1fd6:	e4 e0       	ldi	r30, 0x04	; 4
    1fd8:	f1 e0       	ldi	r31, 0x01	; 1
    1fda:	80 e0       	ldi	r24, 0x00	; 0
    1fdc:	90 e0       	ldi	r25, 0x00	; 0
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
    1fde:	20 81       	ld	r18, Z
    1fe0:	22 23       	and	r18, r18
    1fe2:	c1 f0       	breq	.+48     	; 0x2014 <eMBPoll+0xb8>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1fe4:	23 17       	cp	r18, r19
    1fe6:	89 f4       	brne	.+34     	; 0x200a <eMBPoll+0xae>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
    1fe8:	fc 01       	movw	r30, r24
    1fea:	ee 0f       	add	r30, r30
    1fec:	ff 1f       	adc	r31, r31
    1fee:	e8 0f       	add	r30, r24
    1ff0:	f9 1f       	adc	r31, r25
    1ff2:	ec 5f       	subi	r30, 0xFC	; 252
    1ff4:	fe 4f       	sbci	r31, 0xFE	; 254
    1ff6:	01 80       	ldd	r0, Z+1	; 0x01
    1ff8:	f2 81       	ldd	r31, Z+2	; 0x02
    1ffa:	e0 2d       	mov	r30, r0
    1ffc:	cd 01       	movw	r24, r26
    1ffe:	64 e9       	ldi	r22, 0x94	; 148
    2000:	73 e0       	ldi	r23, 0x03	; 3
    2002:	09 95       	icall
    2004:	80 93 93 03 	sts	0x0393, r24
    2008:	05 c0       	rjmp	.+10     	; 0x2014 <eMBPoll+0xb8>
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    200a:	01 96       	adiw	r24, 0x01	; 1
    200c:	33 96       	adiw	r30, 0x03	; 3
    200e:	80 31       	cpi	r24, 0x10	; 16
    2010:	91 05       	cpc	r25, r1
    2012:	29 f7       	brne	.-54     	; 0x1fde <eMBPoll+0x82>
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
    2014:	80 91 97 03 	lds	r24, 0x0397
    2018:	88 23       	and	r24, r24
    201a:	31 f1       	breq	.+76     	; 0x2068 <eMBPoll+0x10c>
            {
                if( eException != MB_EX_NONE )
    201c:	90 91 93 03 	lds	r25, 0x0393
    2020:	99 23       	and	r25, r25
    2022:	99 f0       	breq	.+38     	; 0x204a <eMBPoll+0xee>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
    2024:	e0 91 98 03 	lds	r30, 0x0398
    2028:	f0 91 99 03 	lds	r31, 0x0399
    202c:	80 91 96 03 	lds	r24, 0x0396
    2030:	80 68       	ori	r24, 0x80	; 128
    2032:	80 83       	st	Z, r24
                    ucMBFrame[usLength++] = eException;
    2034:	e0 91 98 03 	lds	r30, 0x0398
    2038:	f0 91 99 03 	lds	r31, 0x0399
    203c:	91 83       	std	Z+1, r25	; 0x01
    203e:	82 e0       	ldi	r24, 0x02	; 2
    2040:	90 e0       	ldi	r25, 0x00	; 0
    2042:	90 93 95 03 	sts	0x0395, r25
    2046:	80 93 94 03 	sts	0x0394, r24
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
    204a:	60 91 98 03 	lds	r22, 0x0398
    204e:	70 91 99 03 	lds	r23, 0x0399
    2052:	40 91 94 03 	lds	r20, 0x0394
    2056:	50 91 95 03 	lds	r21, 0x0395
    205a:	e0 91 9c 03 	lds	r30, 0x039C
    205e:	f0 91 9d 03 	lds	r31, 0x039D
    2062:	80 91 9a 03 	lds	r24, 0x039A
    2066:	09 95       	icall
    2068:	80 e0       	ldi	r24, 0x00	; 0
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
    206a:	0f 90       	pop	r0
    206c:	cf 91       	pop	r28
    206e:	df 91       	pop	r29
    2070:	08 95       	ret

00002072 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    2072:	ef 92       	push	r14
    2074:	ff 92       	push	r15
    2076:	0f 93       	push	r16
    2078:	1f 93       	push	r17
    207a:	f8 2e       	mov	r15, r24
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
    207c:	86 2f       	mov	r24, r22
    207e:	81 50       	subi	r24, 0x01	; 1
    2080:	87 3f       	cpi	r24, 0xF7	; 247
    2082:	08 f0       	brcs	.+2      	; 0x2086 <eMBInit+0x14>
    2084:	83 c0       	rjmp	.+262    	; 0x218c <eMBInit+0x11a>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
    2086:	60 93 9a 03 	sts	0x039A, r22

        switch ( eMode )
    208a:	ff 20       	and	r15, r15
    208c:	29 f0       	breq	.+10     	; 0x2098 <eMBInit+0x26>
    208e:	81 e0       	ldi	r24, 0x01	; 1
    2090:	f8 16       	cp	r15, r24
    2092:	09 f0       	breq	.+2      	; 0x2096 <eMBInit+0x24>
    2094:	7b c0       	rjmp	.+246    	; 0x218c <eMBInit+0x11a>
    2096:	36 c0       	rjmp	.+108    	; 0x2104 <eMBInit+0x92>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
    2098:	8b e7       	ldi	r24, 0x7B	; 123
    209a:	97 e0       	ldi	r25, 0x07	; 7
    209c:	90 93 9f 03 	sts	0x039F, r25
    20a0:	80 93 9e 03 	sts	0x039E, r24
            pvMBFrameStopCur = eMBRTUStop;
    20a4:	8e ee       	ldi	r24, 0xEE	; 238
    20a6:	96 e0       	ldi	r25, 0x06	; 6
    20a8:	90 93 a1 03 	sts	0x03A1, r25
    20ac:	80 93 a0 03 	sts	0x03A0, r24
            peMBFrameSendCur = eMBRTUSend;
    20b0:	86 e8       	ldi	r24, 0x86	; 134
    20b2:	97 e0       	ldi	r25, 0x07	; 7
    20b4:	90 93 9d 03 	sts	0x039D, r25
    20b8:	80 93 9c 03 	sts	0x039C, r24
            peMBFrameReceiveCur = eMBRTUReceive;
    20bc:	83 ed       	ldi	r24, 0xD3	; 211
    20be:	97 e0       	ldi	r25, 0x07	; 7
    20c0:	90 93 a3 03 	sts	0x03A3, r25
    20c4:	80 93 a2 03 	sts	0x03A2, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    20c8:	10 92 a5 03 	sts	0x03A5, r1
    20cc:	10 92 a4 03 	sts	0x03A4, r1
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
    20d0:	82 e3       	ldi	r24, 0x32	; 50
    20d2:	97 e0       	ldi	r25, 0x07	; 7
    20d4:	90 93 10 07 	sts	0x0710, r25
    20d8:	80 93 0f 07 	sts	0x070F, r24
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
    20dc:	87 ef       	ldi	r24, 0xF7	; 247
    20de:	96 e0       	ldi	r25, 0x06	; 6
    20e0:	90 93 0c 07 	sts	0x070C, r25
    20e4:	80 93 0b 07 	sts	0x070B, r24
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
    20e8:	87 ed       	ldi	r24, 0xD7	; 215
    20ea:	96 e0       	ldi	r25, 0x06	; 6
    20ec:	90 93 0e 07 	sts	0x070E, r25
    20f0:	80 93 0d 07 	sts	0x070D, r24

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    20f4:	86 2f       	mov	r24, r22
    20f6:	64 2f       	mov	r22, r20
    20f8:	a9 01       	movw	r20, r18
    20fa:	98 01       	movw	r18, r16
    20fc:	0e 2d       	mov	r16, r14
    20fe:	0e 94 08 08 	call	0x1010	; 0x1010 <eMBRTUInit>
    2102:	35 c0       	rjmp	.+106    	; 0x216e <eMBInit+0xfc>
            break;
#endif
#if MB_ASCII_ENABLED > 0
        case MB_ASCII:
            pvMBFrameStartCur = eMBASCIIStart;
    2104:	83 e6       	ldi	r24, 0x63	; 99
    2106:	99 e0       	ldi	r25, 0x09	; 9
    2108:	90 93 9f 03 	sts	0x039F, r25
    210c:	80 93 9e 03 	sts	0x039E, r24
            pvMBFrameStopCur = eMBASCIIStop;
    2110:	8a e5       	ldi	r24, 0x5A	; 90
    2112:	99 e0       	ldi	r25, 0x09	; 9
    2114:	90 93 a1 03 	sts	0x03A1, r25
    2118:	80 93 a0 03 	sts	0x03A0, r24
            peMBFrameSendCur = eMBASCIISend;
    211c:	86 e1       	ldi	r24, 0x16	; 22
    211e:	99 e0       	ldi	r25, 0x09	; 9
    2120:	90 93 9d 03 	sts	0x039D, r25
    2124:	80 93 9c 03 	sts	0x039C, r24
            peMBFrameReceiveCur = eMBASCIIReceive;
    2128:	81 e4       	ldi	r24, 0x41	; 65
    212a:	98 e0       	ldi	r25, 0x08	; 8
    212c:	90 93 a3 03 	sts	0x03A3, r25
    2130:	80 93 a2 03 	sts	0x03A2, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    2134:	10 92 a5 03 	sts	0x03A5, r1
    2138:	10 92 a4 03 	sts	0x03A4, r1
            pxMBFrameCBByteReceived = xMBASCIIReceiveFSM;
    213c:	8f e6       	ldi	r24, 0x6F	; 111
    213e:	99 e0       	ldi	r25, 0x09	; 9
    2140:	90 93 10 07 	sts	0x0710, r25
    2144:	80 93 0f 07 	sts	0x070F, r24
            pxMBFrameCBTransmitterEmpty = xMBASCIITransmitFSM;
    2148:	83 e8       	ldi	r24, 0x83	; 131
    214a:	98 e0       	ldi	r25, 0x08	; 8
    214c:	90 93 0c 07 	sts	0x070C, r25
    2150:	80 93 0b 07 	sts	0x070B, r24
            pxMBPortCBTimerExpired = xMBASCIITimerT1SExpired;
    2154:	88 e7       	ldi	r24, 0x78	; 120
    2156:	98 e0       	ldi	r25, 0x08	; 8
    2158:	90 93 0e 07 	sts	0x070E, r25
    215c:	80 93 0d 07 	sts	0x070D, r24

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    2160:	86 2f       	mov	r24, r22
    2162:	64 2f       	mov	r22, r20
    2164:	a9 01       	movw	r20, r18
    2166:	98 01       	movw	r18, r16
    2168:	0e 2d       	mov	r16, r14
    216a:	0e 94 07 0a 	call	0x140e	; 0x140e <eMBASCIIInit>
    216e:	18 2f       	mov	r17, r24
#endif
        default:
            eStatus = MB_EINVAL;
        }

        if( eStatus == MB_ENOERR )
    2170:	88 23       	and	r24, r24
    2172:	69 f4       	brne	.+26     	; 0x218e <eMBInit+0x11c>
        {
            if( !xMBPortEventInit(  ) )
    2174:	0e 94 a5 0d 	call	0x1b4a	; 0x1b4a <xMBPortEventInit>
    2178:	88 23       	and	r24, r24
    217a:	11 f4       	brne	.+4      	; 0x2180 <eMBInit+0x10e>
    217c:	13 e0       	ldi	r17, 0x03	; 3
    217e:	07 c0       	rjmp	.+14     	; 0x218e <eMBInit+0x11c>
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
    2180:	f0 92 9b 03 	sts	0x039B, r15
                eMBState = STATE_DISABLED;
    2184:	81 e0       	ldi	r24, 0x01	; 1
    2186:	80 93 03 01 	sts	0x0103, r24
    218a:	01 c0       	rjmp	.+2      	; 0x218e <eMBInit+0x11c>
    218c:	12 e0       	ldi	r17, 0x02	; 2
            }
        }
    }
    return eStatus;
}
    218e:	81 2f       	mov	r24, r17
    2190:	1f 91       	pop	r17
    2192:	0f 91       	pop	r16
    2194:	ff 90       	pop	r15
    2196:	ef 90       	pop	r14
    2198:	08 95       	ret

0000219a <readDigitalInput>:
#include "../main.h"
#include "digital_in_out_func.h"

void readDigitalInput( uint8_t in[25] )
{
    219a:	dc 01       	movw	r26, r24
	uint8_t i, in0, in1, bit_mask = 0x80;

	in0 = PINC;
    219c:	53 b3       	in	r21, 0x13	; 19
	in1 = PIND;
    219e:	40 b3       	in	r20, 0x10	; 16
    21a0:	fc 01       	movw	r30, r24
    21a2:	30 e0       	ldi	r19, 0x00	; 0
    21a4:	20 e8       	ldi	r18, 0x80	; 128

	for( i = 0; i < 8; i++ ) {
		( in0 & bit_mask ) ? ( in[ i + 0 ] |= 1 ) : ( in[ i + 0 ] &= ~1 );
    21a6:	82 2f       	mov	r24, r18
    21a8:	85 23       	and	r24, r21
    21aa:	90 81       	ld	r25, Z
    21ac:	88 23       	and	r24, r24
    21ae:	11 f0       	breq	.+4      	; 0x21b4 <readDigitalInput+0x1a>
    21b0:	91 60       	ori	r25, 0x01	; 1
    21b2:	01 c0       	rjmp	.+2      	; 0x21b6 <readDigitalInput+0x1c>
    21b4:	9e 7f       	andi	r25, 0xFE	; 254
    21b6:	90 83       	st	Z, r25
		( in1 & bit_mask ) ? ( in[ i + 8 ] |= 1 ) : ( in[ i + 8 ] &= ~1 );
    21b8:	82 2f       	mov	r24, r18
    21ba:	84 23       	and	r24, r20
    21bc:	90 85       	ldd	r25, Z+8	; 0x08
    21be:	88 23       	and	r24, r24
    21c0:	11 f0       	breq	.+4      	; 0x21c6 <readDigitalInput+0x2c>
    21c2:	91 60       	ori	r25, 0x01	; 1
    21c4:	01 c0       	rjmp	.+2      	; 0x21c8 <readDigitalInput+0x2e>
    21c6:	9e 7f       	andi	r25, 0xFE	; 254
    21c8:	90 87       	std	Z+8, r25	; 0x08
	uint8_t i, in0, in1, bit_mask = 0x80;

	in0 = PINC;
	in1 = PIND;

	for( i = 0; i < 8; i++ ) {
    21ca:	3f 5f       	subi	r19, 0xFF	; 255
    21cc:	31 96       	adiw	r30, 0x01	; 1
    21ce:	38 30       	cpi	r19, 0x08	; 8
    21d0:	11 f0       	breq	.+4      	; 0x21d6 <readDigitalInput+0x3c>
		( in0 & bit_mask ) ? ( in[ i + 0 ] |= 1 ) : ( in[ i + 0 ] &= ~1 );
		( in1 & bit_mask ) ? ( in[ i + 8 ] |= 1 ) : ( in[ i + 8 ] &= ~1 );
		bit_mask >>= 1;
    21d2:	26 95       	lsr	r18
    21d4:	e8 cf       	rjmp	.-48     	; 0x21a6 <readDigitalInput+0xc>
	}

	( PING & MCU_VCC_FB0_bm ) ? ( in[ 20 ] = 1 ) : ( in[ 20 ] = 0 );
    21d6:	80 91 63 00 	lds	r24, 0x0063
    21da:	84 ff       	sbrs	r24, 4
    21dc:	05 c0       	rjmp	.+10     	; 0x21e8 <readDigitalInput+0x4e>
    21de:	81 e0       	ldi	r24, 0x01	; 1
    21e0:	54 96       	adiw	r26, 0x14	; 20
    21e2:	8c 93       	st	X, r24
    21e4:	54 97       	sbiw	r26, 0x14	; 20
    21e6:	03 c0       	rjmp	.+6      	; 0x21ee <readDigitalInput+0x54>
    21e8:	54 96       	adiw	r26, 0x14	; 20
    21ea:	1c 92       	st	X, r1
    21ec:	54 97       	sbiw	r26, 0x14	; 20
	( PING & MCU_VCC_FB1_bm ) ? ( in[ 21 ] = 1 ) : ( in[ 21 ] = 0 );
    21ee:	80 91 63 00 	lds	r24, 0x0063
    21f2:	83 ff       	sbrs	r24, 3
    21f4:	05 c0       	rjmp	.+10     	; 0x2200 <readDigitalInput+0x66>
    21f6:	81 e0       	ldi	r24, 0x01	; 1
    21f8:	55 96       	adiw	r26, 0x15	; 21
    21fa:	8c 93       	st	X, r24
    21fc:	55 97       	sbiw	r26, 0x15	; 21
    21fe:	03 c0       	rjmp	.+6      	; 0x2206 <readDigitalInput+0x6c>
    2200:	55 96       	adiw	r26, 0x15	; 21
    2202:	1c 92       	st	X, r1
    2204:	55 97       	sbiw	r26, 0x15	; 21
	( PINE & MCU_DO_DIAG0_bm ) ? ( in[ 22 ] = 1 ) : ( in[ 22 ] = 0 );
    2206:	0f 9b       	sbis	0x01, 7	; 1
    2208:	05 c0       	rjmp	.+10     	; 0x2214 <readDigitalInput+0x7a>
    220a:	81 e0       	ldi	r24, 0x01	; 1
    220c:	56 96       	adiw	r26, 0x16	; 22
    220e:	8c 93       	st	X, r24
    2210:	56 97       	sbiw	r26, 0x16	; 22
    2212:	03 c0       	rjmp	.+6      	; 0x221a <readDigitalInput+0x80>
    2214:	56 96       	adiw	r26, 0x16	; 22
    2216:	1c 92       	st	X, r1
    2218:	56 97       	sbiw	r26, 0x16	; 22
	( PINE & MCU_DO_DIAG1_bm ) ? ( in[ 23 ] = 1 ) : ( in[ 23 ] = 0 );
    221a:	0b 9b       	sbis	0x01, 3	; 1
    221c:	05 c0       	rjmp	.+10     	; 0x2228 <readDigitalInput+0x8e>
    221e:	81 e0       	ldi	r24, 0x01	; 1
    2220:	57 96       	adiw	r26, 0x17	; 23
    2222:	8c 93       	st	X, r24
    2224:	57 97       	sbiw	r26, 0x17	; 23
    2226:	03 c0       	rjmp	.+6      	; 0x222e <readDigitalInput+0x94>
    2228:	57 96       	adiw	r26, 0x17	; 23
    222a:	1c 92       	st	X, r1
    222c:	57 97       	sbiw	r26, 0x17	; 23

	( PINB & MCU_RUN_STOP_bm ) ? ( in[ 24 ] = 1 ) : ( in[ 24 ] = 0 );
    222e:	b7 9b       	sbis	0x16, 7	; 22
    2230:	04 c0       	rjmp	.+8      	; 0x223a <readDigitalInput+0xa0>
    2232:	81 e0       	ldi	r24, 0x01	; 1
    2234:	58 96       	adiw	r26, 0x18	; 24
    2236:	8c 93       	st	X, r24
    2238:	08 95       	ret
    223a:	58 96       	adiw	r26, 0x18	; 24
    223c:	1c 92       	st	X, r1
    223e:	08 95       	ret

00002240 <initDigitalInput>:
}

void initDigitalInput( void )
{
	DDRC = (uint8_t)~(
    2240:	14 ba       	out	0x14, r1	; 20
		MCU_DI0_bm | MCU_DI1_bm | MCU_DI2_bm | MCU_DI3_bm |
		MCU_DI4_bm | MCU_DI5_bm | MCU_DI6_bm | MCU_DI7_bm
	);

	DDRD = (uint8_t)~(
    2242:	11 ba       	out	0x11, r1	; 17
		MCU_DI8_bm | MCU_DI9_bm | MCU_DI10_bm | MCU_DI11_bm |
		MCU_DI12_bm | MCU_DI13_bm | MCU_DI14_bm | MCU_DI15_bm
	);
}
    2244:	08 95       	ret

00002246 <writeDigitalOutput>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void writeDigitalOutput( uint8_t out[16] )
{
    2246:	fc 01       	movw	r30, r24
    2248:	30 e0       	ldi	r19, 0x00	; 0
    224a:	20 e0       	ldi	r18, 0x00	; 0
    224c:	40 e0       	ldi	r20, 0x00	; 0
    224e:	90 e8       	ldi	r25, 0x80	; 128
	uint8_t i, out0 = 0, out1 = 0, bit_mask = 0x80;

	for( i = 0; i < 8; i++ ) {
		( 1 & out[i + 0] ) ? ( out0 |= bit_mask ) : 0;
    2250:	80 81       	ld	r24, Z
    2252:	80 fd       	sbrc	r24, 0
    2254:	29 2b       	or	r18, r25
		( 1 & out[i + 8] ) ? ( out1 |= bit_mask ) : 0;
    2256:	80 85       	ldd	r24, Z+8	; 0x08
    2258:	80 fd       	sbrc	r24, 0
    225a:	49 2b       	or	r20, r25

void writeDigitalOutput( uint8_t out[16] )
{
	uint8_t i, out0 = 0, out1 = 0, bit_mask = 0x80;

	for( i = 0; i < 8; i++ ) {
    225c:	3f 5f       	subi	r19, 0xFF	; 255
    225e:	31 96       	adiw	r30, 0x01	; 1
    2260:	38 30       	cpi	r19, 0x08	; 8
    2262:	11 f0       	breq	.+4      	; 0x2268 <writeDigitalOutput+0x22>
		( 1 & out[i + 0] ) ? ( out0 |= bit_mask ) : 0;
		( 1 & out[i + 8] ) ? ( out1 |= bit_mask ) : 0;
		bit_mask >>= 1;
    2264:	96 95       	lsr	r25
    2266:	f4 cf       	rjmp	.-24     	; 0x2250 <writeDigitalOutput+0xa>
	}

	PORTA = out0;
    2268:	2b bb       	out	0x1b, r18	; 27
	PORTB &= ~MCU_DO_CS0_bm;
    226a:	c6 98       	cbi	0x18, 6	; 24
	asm("nop\n");
    226c:	00 00       	nop
	PORTE &= ~MCU_DO_WR_bm;
    226e:	1e 98       	cbi	0x03, 6	; 3
	asm("nop\n");
    2270:	00 00       	nop
	PORTE |= MCU_DO_WR_bm;
    2272:	1e 9a       	sbi	0x03, 6	; 3
	asm("nop\n");
    2274:	00 00       	nop
	PORTB |= MCU_DO_CS0_bm;
    2276:	c6 9a       	sbi	0x18, 6	; 24

	PORTA = out1;
    2278:	4b bb       	out	0x1b, r20	; 27
	PORTE &= ~MCU_DO_CS1_bm;
    227a:	1c 98       	cbi	0x03, 4	; 3
	asm("nop\n");
    227c:	00 00       	nop
	PORTE &= ~MCU_DO_WR_bm;
    227e:	1e 98       	cbi	0x03, 6	; 3
	asm("nop\n");
    2280:	00 00       	nop
	PORTE |= MCU_DO_WR_bm;
    2282:	1e 9a       	sbi	0x03, 6	; 3
	asm("nop\n");
    2284:	00 00       	nop
	PORTE |= MCU_DO_CS1_bm;
    2286:	1c 9a       	sbi	0x03, 4	; 3

	PORTA = 0;
    2288:	1b ba       	out	0x1b, r1	; 27
}
    228a:	08 95       	ret

0000228c <initDigitalOutput>:

void initDigitalOutput(void)
{
	PORTE &= ~MCU_DO_DIS_bm;
    228c:	1d 98       	cbi	0x03, 5	; 3
	PORTE |= MCU_DO_CS1_bm | MCU_DO_WR_bm;
    228e:	83 b1       	in	r24, 0x03	; 3
    2290:	80 65       	ori	r24, 0x50	; 80
    2292:	83 b9       	out	0x03, r24	; 3
	DDRE |= MCU_DO_WR_bm | MCU_DO_DIS_bm | MCU_DO_CS1_bm;
    2294:	82 b1       	in	r24, 0x02	; 2
    2296:	80 67       	ori	r24, 0x70	; 112
    2298:	82 b9       	out	0x02, r24	; 2

	PORTA = 0;
    229a:	1b ba       	out	0x1b, r1	; 27
	DDRA =
    229c:	8f ef       	ldi	r24, 0xFF	; 255
    229e:	8a bb       	out	0x1a, r24	; 26
	(
		MCU_D7_bm | MCU_D6_bm | MCU_D5_bm | MCU_D4_bm |
		MCU_D3_bm | MCU_D2_bm | MCU_D1_bm | MCU_D0_bm
	);

	PORTB |= MCU_DO_CS0_bm;
    22a0:	c6 9a       	sbi	0x18, 6	; 24
	DDRB |= MCU_DO_CS0_bm;
    22a2:	be 9a       	sbi	0x17, 6	; 23

	PORTE |= MCU_DO_DIS_bm;
    22a4:	1d 9a       	sbi	0x03, 5	; 3
}
    22a6:	08 95       	ret

000022a8 <readAddressSwitch>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

uint8_t readAddressSwitch(void)
{
    22a8:	40 e0       	ldi	r20, 0x00	; 0
    22aa:	20 e0       	ldi	r18, 0x00	; 0
    22ac:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t i, address = 0;

	for( i = 0; i < 8; i++ ) {
		PORTF &= ~( MCU_RS485_A2_bm | MCU_RS485_A1_bm | MCU_RS485_A0_bm );
    22ae:	80 91 62 00 	lds	r24, 0x0062
    22b2:	88 7f       	andi	r24, 0xF8	; 248
    22b4:	80 93 62 00 	sts	0x0062, r24
		PORTF |= i;
    22b8:	80 91 62 00 	lds	r24, 0x0062
    22bc:	82 2b       	or	r24, r18
    22be:	80 93 62 00 	sts	0x0062, r24
		asm("nop\n");asm("nop\n");asm("nop\n");
    22c2:	00 00       	nop
    22c4:	00 00       	nop
    22c6:	00 00       	nop
		address |= ( ( ( PINF & MCU_RS485_AN_bm ) ? 1:0 )<<i );
    22c8:	80 b1       	in	r24, 0x00	; 0
    22ca:	90 e0       	ldi	r25, 0x00	; 0
    22cc:	53 e0       	ldi	r21, 0x03	; 3
    22ce:	96 95       	lsr	r25
    22d0:	87 95       	ror	r24
    22d2:	5a 95       	dec	r21
    22d4:	e1 f7       	brne	.-8      	; 0x22ce <readAddressSwitch+0x26>
    22d6:	81 70       	andi	r24, 0x01	; 1
    22d8:	90 70       	andi	r25, 0x00	; 0
    22da:	02 2e       	mov	r0, r18
    22dc:	02 c0       	rjmp	.+4      	; 0x22e2 <readAddressSwitch+0x3a>
    22de:	88 0f       	add	r24, r24
    22e0:	99 1f       	adc	r25, r25
    22e2:	0a 94       	dec	r0
    22e4:	e2 f7       	brpl	.-8      	; 0x22de <readAddressSwitch+0x36>
    22e6:	48 2b       	or	r20, r24
		asm("nop\n");asm("nop\n");asm("nop\n");
    22e8:	00 00       	nop
    22ea:	00 00       	nop
    22ec:	00 00       	nop
    22ee:	2f 5f       	subi	r18, 0xFF	; 255
    22f0:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t readAddressSwitch(void)
{
	uint8_t i, address = 0;

	for( i = 0; i < 8; i++ ) {
    22f2:	28 30       	cpi	r18, 0x08	; 8
    22f4:	31 05       	cpc	r19, r1
    22f6:	d9 f6       	brne	.-74     	; 0x22ae <readAddressSwitch+0x6>
		address |= ( ( ( PINF & MCU_RS485_AN_bm ) ? 1:0 )<<i );
		asm("nop\n");asm("nop\n");asm("nop\n");
	}

	return address;
}
    22f8:	84 2f       	mov	r24, r20
    22fa:	08 95       	ret

000022fc <initAddressSwitch>:

void initAddressSwitch(void)
{
	DDRF &= ~( MCU_RS485_AN_bm );
    22fc:	e1 e6       	ldi	r30, 0x61	; 97
    22fe:	f0 e0       	ldi	r31, 0x00	; 0
    2300:	80 81       	ld	r24, Z
    2302:	87 7f       	andi	r24, 0xF7	; 247
    2304:	80 83       	st	Z, r24
	DDRF |= ( MCU_RS485_A2_bm | MCU_RS485_A1_bm | MCU_RS485_A0_bm );
    2306:	80 81       	ld	r24, Z
    2308:	87 60       	ori	r24, 0x07	; 7
    230a:	80 83       	st	Z, r24
}
    230c:	08 95       	ret

0000230e <writeHmiLed>:
	PORTE |= MCU_DO_DIS_bm;
}
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void writeHmiLed( uint8_t in[40] )
{
    230e:	ef 92       	push	r14
    2310:	ff 92       	push	r15
    2312:	0f 93       	push	r16
    2314:	1f 93       	push	r17
    2316:	df 93       	push	r29
    2318:	cf 93       	push	r28
    231a:	00 d0       	rcall	.+0      	; 0x231c <writeHmiLed+0xe>
    231c:	00 d0       	rcall	.+0      	; 0x231e <writeHmiLed+0x10>
    231e:	0f 92       	push	r0
    2320:	cd b7       	in	r28, 0x3d	; 61
    2322:	de b7       	in	r29, 0x3e	; 62
    2324:	8c 01       	movw	r16, r24
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };
    2326:	fe 01       	movw	r30, r28
    2328:	31 96       	adiw	r30, 0x01	; 1
    232a:	85 e0       	ldi	r24, 0x05	; 5
    232c:	df 01       	movw	r26, r30
    232e:	1d 92       	st	X+, r1
    2330:	8a 95       	dec	r24
    2332:	e9 f7       	brne	.-6      	; 0x232e <writeHmiLed+0x20>
    2334:	80 e0       	ldi	r24, 0x00	; 0
		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
			if( 1 & in[ i +  0 ] ) {
				data[n] |= bit_mask0;
    2336:	7f 01       	movw	r14, r30
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };

	n = 0;
	for( i = 0; i < 20; ) {
		n = i>>2;
    2338:	48 2f       	mov	r20, r24
    233a:	60 e1       	ldi	r22, 0x10	; 16
    233c:	51 e0       	ldi	r21, 0x01	; 1
    233e:	86 95       	lsr	r24
    2340:	86 95       	lsr	r24
		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
			if( 1 & in[ i +  0 ] ) {
				data[n] |= bit_mask0;
    2342:	97 01       	movw	r18, r14
    2344:	28 0f       	add	r18, r24
    2346:	31 1d       	adc	r19, r1
		n = i>>2;

		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
    2348:	94 2f       	mov	r25, r20
    234a:	9c 5f       	subi	r25, 0xFC	; 252
			if( 1 & in[ i +  0 ] ) {
    234c:	a4 2f       	mov	r26, r20
    234e:	b0 e0       	ldi	r27, 0x00	; 0
    2350:	f8 01       	movw	r30, r16
    2352:	ea 0f       	add	r30, r26
    2354:	fb 1f       	adc	r31, r27
    2356:	80 81       	ld	r24, Z
    2358:	80 ff       	sbrs	r24, 0
    235a:	04 c0       	rjmp	.+8      	; 0x2364 <writeHmiLed+0x56>
				data[n] |= bit_mask0;
    235c:	f9 01       	movw	r30, r18
    235e:	80 81       	ld	r24, Z
    2360:	86 2b       	or	r24, r22
    2362:	80 83       	st	Z, r24
			}

			if( 1 & in[ i + 20 ] ) {
    2364:	a0 0f       	add	r26, r16
    2366:	b1 1f       	adc	r27, r17
    2368:	54 96       	adiw	r26, 0x14	; 20
    236a:	8c 91       	ld	r24, X
    236c:	80 ff       	sbrs	r24, 0
    236e:	04 c0       	rjmp	.+8      	; 0x2378 <writeHmiLed+0x6a>
				data[n] |= bit_mask1;
    2370:	d9 01       	movw	r26, r18
    2372:	8c 91       	ld	r24, X
    2374:	85 2b       	or	r24, r21
    2376:	8c 93       	st	X, r24
			}

			bit_mask0 <<= 1;
			bit_mask1 <<= 1;

			++i;
    2378:	4f 5f       	subi	r20, 0xFF	; 255
		n = i>>2;

		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
    237a:	49 17       	cp	r20, r25
    237c:	19 f0       	breq	.+6      	; 0x2384 <writeHmiLed+0x76>

			if( 1 & in[ i + 20 ] ) {
				data[n] |= bit_mask1;
			}

			bit_mask0 <<= 1;
    237e:	66 0f       	add	r22, r22
			bit_mask1 <<= 1;
    2380:	55 0f       	add	r21, r21
    2382:	e4 cf       	rjmp	.-56     	; 0x234c <writeHmiLed+0x3e>
{
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };

	n = 0;
	for( i = 0; i < 20; ) {
    2384:	44 31       	cpi	r20, 0x14	; 20
    2386:	11 f0       	breq	.+4      	; 0x238c <writeHmiLed+0x7e>
    2388:	84 2f       	mov	r24, r20
    238a:	d6 cf       	rjmp	.-84     	; 0x2338 <writeHmiLed+0x2a>

			++i;
		}
	}

	spi_send_byte( data[0] );
    238c:	89 81       	ldd	r24, Y+1	; 0x01
    238e:	0e 94 07 12 	call	0x240e	; 0x240e <spi_send_byte>
	spi_send_data( &data[1], 4 );
    2392:	ce 01       	movw	r24, r28
    2394:	02 96       	adiw	r24, 0x02	; 2
    2396:	64 e0       	ldi	r22, 0x04	; 4
    2398:	70 e0       	ldi	r23, 0x00	; 0
    239a:	0e 94 11 12 	call	0x2422	; 0x2422 <spi_send_data>

	strobe_hmi_led();
    239e:	c5 9a       	sbi	0x18, 5	; 24
	unstrobe_hmi_led();
    23a0:	c5 98       	cbi	0x18, 5	; 24
}
    23a2:	0f 90       	pop	r0
    23a4:	0f 90       	pop	r0
    23a6:	0f 90       	pop	r0
    23a8:	0f 90       	pop	r0
    23aa:	0f 90       	pop	r0
    23ac:	cf 91       	pop	r28
    23ae:	df 91       	pop	r29
    23b0:	1f 91       	pop	r17
    23b2:	0f 91       	pop	r16
    23b4:	ff 90       	pop	r15
    23b6:	ef 90       	pop	r14
    23b8:	08 95       	ret

000023ba <initHmiLed>:

void initHmiLed( void )
{
    23ba:	df 93       	push	r29
    23bc:	cf 93       	push	r28
    23be:	cd b7       	in	r28, 0x3d	; 61
    23c0:	de b7       	in	r29, 0x3e	; 62
    23c2:	a8 97       	sbiw	r28, 0x28	; 40
    23c4:	0f b6       	in	r0, 0x3f	; 63
    23c6:	f8 94       	cli
    23c8:	de bf       	out	0x3e, r29	; 62
    23ca:	0f be       	out	0x3f, r0	; 63
    23cc:	cd bf       	out	0x3d, r28	; 61
	uint8_t buffer[40] = { 0 };
    23ce:	fe 01       	movw	r30, r28
    23d0:	31 96       	adiw	r30, 0x01	; 1
    23d2:	88 e2       	ldi	r24, 0x28	; 40
    23d4:	df 01       	movw	r26, r30
    23d6:	1d 92       	st	X+, r1
    23d8:	8a 95       	dec	r24
    23da:	e9 f7       	brne	.-6      	; 0x23d6 <initHmiLed+0x1c>

	DDRB |= MCU_CS2_bm;
    23dc:	bd 9a       	sbi	0x17, 5	; 23

	writeHmiLed( buffer );
    23de:	cf 01       	movw	r24, r30
    23e0:	0e 94 87 11 	call	0x230e	; 0x230e <writeHmiLed>

	strobe_hmi_led();
    23e4:	c5 9a       	sbi	0x18, 5	; 24
	asm("nop\n");
    23e6:	00 00       	nop
	unstrobe_hmi_led();
    23e8:	c5 98       	cbi	0x18, 5	; 24
}
    23ea:	a8 96       	adiw	r28, 0x28	; 40
    23ec:	0f b6       	in	r0, 0x3f	; 63
    23ee:	f8 94       	cli
    23f0:	de bf       	out	0x3e, r29	; 62
    23f2:	0f be       	out	0x3f, r0	; 63
    23f4:	cd bf       	out	0x3d, r28	; 61
    23f6:	cf 91       	pop	r28
    23f8:	df 91       	pop	r29
    23fa:	08 95       	ret

000023fc <spi_init>:
 *
 * By default, the highest SPI frequency available is used.
 */
void spi_init()
{
	if( !(SPCR & (1 << SPE)) ) {
    23fc:	6e 99       	sbic	0x0d, 6	; 13
    23fe:	06 c0       	rjmp	.+12     	; 0x240c <spi_init+0x10>
		/* configure pins */
		spi_config_pin_mosi();
    2400:	ba 9a       	sbi	0x17, 2	; 23
		spi_config_pin_sck();
    2402:	b9 9a       	sbi	0x17, 1	; 23
		spi_config_pin_miso();
    2404:	bb 98       	cbi	0x17, 3	; 23
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    2406:	80 e5       	ldi	r24, 0x50	; 80
    2408:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    240a:	70 9a       	sbi	0x0e, 0	; 14
    240c:	08 95       	ret

0000240e <spi_send_byte>:
 *
 * \param[in] b The byte to send.
 */
void spi_send_byte(uint8_t b)
{
	SPDR = b;
    240e:	8f b9       	out	0x0f, r24	; 15
	/* wait for byte to be shifted out */
	while(!(SPSR & (1 << SPIF)));
    2410:	77 9b       	sbis	0x0e, 7	; 14
    2412:	fe cf       	rjmp	.-4      	; 0x2410 <spi_send_byte+0x2>
}
    2414:	08 95       	ret

00002416 <spi_rec_byte>:
 * \returns The received byte.
 */
uint8_t spi_rec_byte()
{
	/* send dummy data for receiving some */
	SPDR = 0xff;
    2416:	8f ef       	ldi	r24, 0xFF	; 255
    2418:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1 << SPIF)));
    241a:	77 9b       	sbis	0x0e, 7	; 14
    241c:	fe cf       	rjmp	.-4      	; 0x241a <spi_rec_byte+0x4>

	return SPDR;
    241e:	8f b1       	in	r24, 0x0f	; 15
}
    2420:	08 95       	ret

00002422 <spi_send_data>:
 *
 * \param[in] data A pointer to the buffer which contains the data to send.
 * \param[in] data_len The number of bytes to send.
 */
void spi_send_data(const uint8_t* data, uint16_t data_len)
{
    2422:	fc 01       	movw	r30, r24
	do {
		uint8_t b = *data++;
    2424:	81 91       	ld	r24, Z+
		while( !(SPSR & (1 << SPIF)) );
    2426:	77 9b       	sbis	0x0e, 7	; 14
    2428:	fe cf       	rjmp	.-4      	; 0x2426 <spi_send_data+0x4>
		SPDR = b;
    242a:	8f b9       	out	0x0f, r24	; 15
	} while( --data_len );
    242c:	61 50       	subi	r22, 0x01	; 1
    242e:	70 40       	sbci	r23, 0x00	; 0
    2430:	c9 f7       	brne	.-14     	; 0x2424 <spi_send_data+0x2>

	while( !(SPSR & (1 << SPIF)) );
    2432:	77 9b       	sbis	0x0e, 7	; 14
    2434:	fe cf       	rjmp	.-4      	; 0x2432 <spi_send_data+0x10>
}
    2436:	08 95       	ret

00002438 <spi_rec_data>:
 *
 * \param[out] buffer A pointer to the buffer into which the data gets written.
 * \param[in] buffer_len The number of bytes to read.
 */
void spi_rec_data(uint8_t* buffer, uint16_t buffer_len)
{
    2438:	fc 01       	movw	r30, r24
	--buffer;
	do {
		SPDR = 0xff;
    243a:	9f ef       	ldi	r25, 0xFF	; 255
    243c:	9f b9       	out	0x0f, r25	; 15
		++buffer;
		while( !(SPSR & (1 << SPIF)) );
    243e:	77 9b       	sbis	0x0e, 7	; 14
    2440:	fe cf       	rjmp	.-4      	; 0x243e <spi_rec_data+0x6>
		*buffer = SPDR;
    2442:	8f b1       	in	r24, 0x0f	; 15
    2444:	81 93       	st	Z+, r24
	} while( --buffer_len );
    2446:	61 50       	subi	r22, 0x01	; 1
    2448:	70 40       	sbci	r23, 0x00	; 0
    244a:	c1 f7       	brne	.-16     	; 0x243c <spi_rec_data+0x4>
}
    244c:	08 95       	ret

0000244e <spi_low_frequency>:
/**
 * Switches to the lowest SPI frequency possible.
 */
void spi_low_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    244e:	83 e5       	ldi	r24, 0x53	; 83
    2450:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(1<<SPR1) | /* Clock Frequency: f_OSC / 128 */
			(1<<SPR0);
	SPSR &= ~(1<<SPI2X); /* No Doubled Clock Frequency */
    2452:	70 98       	cbi	0x0e, 0	; 14
}
    2454:	08 95       	ret

00002456 <spi_high_frequency>:
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    2456:	80 e5       	ldi	r24, 0x50	; 80
    2458:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    245a:	70 9a       	sbi	0x0e, 0	; 14
}
    245c:	08 95       	ret

0000245e <check_crc16>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

uint8_t check_crc16( uint8_t *buffer, uint8_t len )
{
    245e:	ef 92       	push	r14
    2460:	ff 92       	push	r15
    2462:	0f 93       	push	r16
    2464:	1f 93       	push	r17
    2466:	7c 01       	movw	r14, r24
    2468:	06 2f       	mov	r16, r22
	uint16_t check_sum;

	check_sum = usMBCRC16( buffer, len );
    246a:	10 e0       	ldi	r17, 0x00	; 0
    246c:	b8 01       	movw	r22, r16
    246e:	0e 94 86 0d 	call	0x1b0c	; 0x1b0c <usMBCRC16>
    2472:	bc 01       	movw	r22, r24

	if( ( ( 0xff & check_sum>>0 ) == buffer[ len + 0 ] ) &&
    2474:	9c 01       	movw	r18, r24
    2476:	30 70       	andi	r19, 0x00	; 0
    2478:	f7 01       	movw	r30, r14
    247a:	e0 0f       	add	r30, r16
    247c:	f1 1f       	adc	r31, r17
    247e:	80 81       	ld	r24, Z
    2480:	90 e0       	ldi	r25, 0x00	; 0
    2482:	28 17       	cp	r18, r24
    2484:	39 07       	cpc	r19, r25
    2486:	11 f0       	breq	.+4      	; 0x248c <check_crc16+0x2e>
    2488:	40 e0       	ldi	r20, 0x00	; 0
    248a:	09 c0       	rjmp	.+18     	; 0x249e <check_crc16+0x40>
    248c:	40 e0       	ldi	r20, 0x00	; 0
    248e:	27 2f       	mov	r18, r23
    2490:	33 27       	eor	r19, r19
    2492:	81 81       	ldd	r24, Z+1	; 0x01
    2494:	90 e0       	ldi	r25, 0x00	; 0
    2496:	28 17       	cp	r18, r24
    2498:	39 07       	cpc	r19, r25
    249a:	09 f4       	brne	.+2      	; 0x249e <check_crc16+0x40>
    249c:	41 e0       	ldi	r20, 0x01	; 1
	) {
		return 1;
	}

	return 0;
}
    249e:	84 2f       	mov	r24, r20
    24a0:	1f 91       	pop	r17
    24a2:	0f 91       	pop	r16
    24a4:	ff 90       	pop	r15
    24a6:	ef 90       	pop	r14
    24a8:	08 95       	ret

000024aa <mbCheckExceptionForResponse>:

	rs485SendBuffer( txBuffer, len );
}

uint8_t mbCheckExceptionForResponse( uint8_t *lpExceptionCode, uint8_t txFunctionCode, uint8_t *rxBuffer, uint8_t len )
{
    24aa:	0f 93       	push	r16
    24ac:	1f 93       	push	r17
    24ae:	cf 93       	push	r28
    24b0:	df 93       	push	r29
    24b2:	8c 01       	movw	r16, r24
    24b4:	ea 01       	movw	r28, r20
	if( ( 0x80 + txFunctionCode ) == rxBuffer[1] ) {
    24b6:	70 e0       	ldi	r23, 0x00	; 0
    24b8:	60 58       	subi	r22, 0x80	; 128
    24ba:	7f 4f       	sbci	r23, 0xFF	; 255
    24bc:	89 81       	ldd	r24, Y+1	; 0x01
    24be:	90 e0       	ldi	r25, 0x00	; 0
    24c0:	68 17       	cp	r22, r24
    24c2:	79 07       	cpc	r23, r25
    24c4:	d9 f4       	brne	.+54     	; 0x24fc <mbCheckExceptionForResponse+0x52>
		if( 5 == len ) {
    24c6:	25 30       	cpi	r18, 0x05	; 5
    24c8:	c9 f4       	brne	.+50     	; 0x24fc <mbCheckExceptionForResponse+0x52>
			uint16_t check_sum;

			check_sum = usMBCRC16( rxBuffer, 3 );
    24ca:	ca 01       	movw	r24, r20
    24cc:	63 e0       	ldi	r22, 0x03	; 3
    24ce:	70 e0       	ldi	r23, 0x00	; 0
    24d0:	0e 94 86 0d 	call	0x1b0c	; 0x1b0c <usMBCRC16>
    24d4:	ac 01       	movw	r20, r24

			if( ( ( 0xff & check_sum>>0 ) == rxBuffer[3] ) &&
    24d6:	9c 01       	movw	r18, r24
    24d8:	30 70       	andi	r19, 0x00	; 0
    24da:	8b 81       	ldd	r24, Y+3	; 0x03
    24dc:	90 e0       	ldi	r25, 0x00	; 0
    24de:	28 17       	cp	r18, r24
    24e0:	39 07       	cpc	r19, r25
    24e2:	61 f4       	brne	.+24     	; 0x24fc <mbCheckExceptionForResponse+0x52>
    24e4:	25 2f       	mov	r18, r21
    24e6:	33 27       	eor	r19, r19
    24e8:	8c 81       	ldd	r24, Y+4	; 0x04
    24ea:	90 e0       	ldi	r25, 0x00	; 0
    24ec:	28 17       	cp	r18, r24
    24ee:	39 07       	cpc	r19, r25
    24f0:	29 f4       	brne	.+10     	; 0x24fc <mbCheckExceptionForResponse+0x52>
				( ( 0xff & check_sum>>8 ) == rxBuffer[4] )
			) {
				*lpExceptionCode = rxBuffer[2];
    24f2:	8a 81       	ldd	r24, Y+2	; 0x02
    24f4:	f8 01       	movw	r30, r16
    24f6:	80 83       	st	Z, r24
    24f8:	81 e0       	ldi	r24, 0x01	; 1
    24fa:	01 c0       	rjmp	.+2      	; 0x24fe <mbCheckExceptionForResponse+0x54>
				return 1;
    24fc:	80 e0       	ldi	r24, 0x00	; 0
			}
		}
	}

	return 0;
}
    24fe:	df 91       	pop	r29
    2500:	cf 91       	pop	r28
    2502:	1f 91       	pop	r17
    2504:	0f 91       	pop	r16
    2506:	08 95       	ret

00002508 <mbReceiveRequestForceMultipleCoils>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 9 + byte_number );
}

uint8_t mbReceiveRequestForceMultipleCoils( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    2508:	cf 93       	push	r28
    250a:	df 93       	push	r29
    250c:	fb 01       	movw	r30, r22
    250e:	24 2f       	mov	r18, r20
	LP_MB_MASTER_RW_COILS lpData = (LP_MB_MASTER_RW_COILS)lpObject;
    2510:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    2512:	90 81       	ld	r25, Z
    2514:	89 81       	ldd	r24, Y+1	; 0x01
    2516:	98 17       	cp	r25, r24
    2518:	a1 f4       	brne	.+40     	; 0x2542 <mbReceiveRequestForceMultipleCoils+0x3a>
		
		if( 15 == rxBuffer[1] ) {
    251a:	81 81       	ldd	r24, Z+1	; 0x01
    251c:	8f 30       	cpi	r24, 0x0F	; 15
    251e:	59 f4       	brne	.+22     	; 0x2536 <mbReceiveRequestForceMultipleCoils+0x2e>
			if( 8 == len &&
    2520:	48 30       	cpi	r20, 0x08	; 8
    2522:	79 f4       	brne	.+30     	; 0x2542 <mbReceiveRequestForceMultipleCoils+0x3a>
    2524:	cb 01       	movw	r24, r22
    2526:	66 e0       	ldi	r22, 0x06	; 6
    2528:	0e 94 2f 12 	call	0x245e	; 0x245e <check_crc16>
    252c:	88 23       	and	r24, r24
    252e:	49 f0       	breq	.+18     	; 0x2542 <mbReceiveRequestForceMultipleCoils+0x3a>
				uint16_t coils_address, coils_number;

				coils_address = rxBuffer[2]<<8 | rxBuffer[3];
				coils_number = rxBuffer[4]<<8 | rxBuffer[5];

				lpData->exception_code = 0;
    2530:	18 82       	st	Y, r1
    2532:	81 e0       	ldi	r24, 0x01	; 1
    2534:	07 c0       	rjmp	.+14     	; 0x2544 <mbReceiveRequestForceMultipleCoils+0x3c>
			}

			return 0;
		}

		return mbCheckExceptionForResponse( &lpData->exception_code, 15, rxBuffer, len );
    2536:	ce 01       	movw	r24, r28
    2538:	6f e0       	ldi	r22, 0x0F	; 15
    253a:	af 01       	movw	r20, r30
    253c:	0e 94 55 12 	call	0x24aa	; 0x24aa <mbCheckExceptionForResponse>
    2540:	01 c0       	rjmp	.+2      	; 0x2544 <mbReceiveRequestForceMultipleCoils+0x3c>
    2542:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    2544:	df 91       	pop	r29
    2546:	cf 91       	pop	r28
    2548:	08 95       	ret

0000254a <mbReceiveRequestPresetSingleRegister>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestPresetSingleRegister( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    254a:	0f 93       	push	r16
    254c:	1f 93       	push	r17
    254e:	cf 93       	push	r28
    2550:	df 93       	push	r29
    2552:	8b 01       	movw	r16, r22
    2554:	24 2f       	mov	r18, r20
	LP_MB_MASTER_PRESET_SINGLE_REGISTER lpData = (LP_MB_MASTER_PRESET_SINGLE_REGISTER)lpObject;
    2556:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    2558:	db 01       	movw	r26, r22
    255a:	9c 91       	ld	r25, X
    255c:	89 81       	ldd	r24, Y+1	; 0x01
    255e:	98 17       	cp	r25, r24
    2560:	a1 f5       	brne	.+104    	; 0x25ca <mbReceiveRequestPresetSingleRegister+0x80>

		if( 6 == rxBuffer[1] ) {
    2562:	11 96       	adiw	r26, 0x01	; 1
    2564:	8c 91       	ld	r24, X
    2566:	86 30       	cpi	r24, 0x06	; 6
    2568:	51 f5       	brne	.+84     	; 0x25be <mbReceiveRequestPresetSingleRegister+0x74>
			if( 8 == len &&
    256a:	48 30       	cpi	r20, 0x08	; 8
    256c:	71 f5       	brne	.+92     	; 0x25ca <mbReceiveRequestPresetSingleRegister+0x80>
    256e:	cb 01       	movw	r24, r22
    2570:	66 e0       	ldi	r22, 0x06	; 6
    2572:	0e 94 2f 12 	call	0x245e	; 0x245e <check_crc16>
    2576:	88 23       	and	r24, r24
    2578:	41 f1       	breq	.+80     	; 0x25ca <mbReceiveRequestPresetSingleRegister+0x80>
				check_crc16( rxBuffer, 6 )
			) {
				if( rxBuffer[2] == lpData->register_address>>8	&&
    257a:	4a 81       	ldd	r20, Y+2	; 0x02
    257c:	5b 81       	ldd	r21, Y+3	; 0x03
    257e:	f8 01       	movw	r30, r16
    2580:	82 81       	ldd	r24, Z+2	; 0x02
    2582:	90 e0       	ldi	r25, 0x00	; 0
    2584:	25 2f       	mov	r18, r21
    2586:	33 27       	eor	r19, r19
    2588:	82 17       	cp	r24, r18
    258a:	93 07       	cpc	r25, r19
    258c:	f1 f4       	brne	.+60     	; 0x25ca <mbReceiveRequestPresetSingleRegister+0x80>
    258e:	83 81       	ldd	r24, Z+3	; 0x03
    2590:	90 e0       	ldi	r25, 0x00	; 0
    2592:	84 17       	cp	r24, r20
    2594:	95 07       	cpc	r25, r21
    2596:	c9 f4       	brne	.+50     	; 0x25ca <mbReceiveRequestPresetSingleRegister+0x80>
					rxBuffer[3] == lpData->register_address
				) {
					if( NULL != lpData->lpRegisterNew ) {
    2598:	ee 81       	ldd	r30, Y+6	; 0x06
    259a:	ff 81       	ldd	r31, Y+7	; 0x07
    259c:	30 97       	sbiw	r30, 0x00	; 0
    259e:	61 f0       	breq	.+24     	; 0x25b8 <mbReceiveRequestPresetSingleRegister+0x6e>
						*lpData->lpRegisterNew = ( rxBuffer[4]<<8 ) | rxBuffer[5];
    25a0:	d8 01       	movw	r26, r16
    25a2:	14 96       	adiw	r26, 0x04	; 4
    25a4:	9c 91       	ld	r25, X
    25a6:	14 97       	sbiw	r26, 0x04	; 4
    25a8:	80 e0       	ldi	r24, 0x00	; 0
    25aa:	15 96       	adiw	r26, 0x05	; 5
    25ac:	2c 91       	ld	r18, X
    25ae:	30 e0       	ldi	r19, 0x00	; 0
    25b0:	82 2b       	or	r24, r18
    25b2:	93 2b       	or	r25, r19
    25b4:	91 83       	std	Z+1, r25	; 0x01
    25b6:	80 83       	st	Z, r24
					}

					lpData->exception_code = 0;
    25b8:	18 82       	st	Y, r1
    25ba:	81 e0       	ldi	r24, 0x01	; 1
    25bc:	07 c0       	rjmp	.+14     	; 0x25cc <mbReceiveRequestPresetSingleRegister+0x82>
			}

			return 0;
		}
		
		return mbCheckExceptionForResponse( &lpData->exception_code, 6, rxBuffer, len );
    25be:	ce 01       	movw	r24, r28
    25c0:	66 e0       	ldi	r22, 0x06	; 6
    25c2:	a8 01       	movw	r20, r16
    25c4:	0e 94 55 12 	call	0x24aa	; 0x24aa <mbCheckExceptionForResponse>
    25c8:	01 c0       	rjmp	.+2      	; 0x25cc <mbReceiveRequestPresetSingleRegister+0x82>
    25ca:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    25cc:	df 91       	pop	r29
    25ce:	cf 91       	pop	r28
    25d0:	1f 91       	pop	r17
    25d2:	0f 91       	pop	r16
    25d4:	08 95       	ret

000025d6 <mbReceiveRequestForceSingleCoil>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestForceSingleCoil( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    25d6:	0f 93       	push	r16
    25d8:	1f 93       	push	r17
    25da:	cf 93       	push	r28
    25dc:	df 93       	push	r29
    25de:	8b 01       	movw	r16, r22
    25e0:	24 2f       	mov	r18, r20
	LP_MB_MASTER_WRITE_SINGLE_COIL lpData = (LP_MB_MASTER_WRITE_SINGLE_COIL)lpObject;
    25e2:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    25e4:	db 01       	movw	r26, r22
    25e6:	9c 91       	ld	r25, X
    25e8:	89 81       	ldd	r24, Y+1	; 0x01
    25ea:	98 17       	cp	r25, r24
    25ec:	91 f5       	brne	.+100    	; 0x2652 <mbReceiveRequestForceSingleCoil+0x7c>

		if( 5 == rxBuffer[1] ) {
    25ee:	11 96       	adiw	r26, 0x01	; 1
    25f0:	8c 91       	ld	r24, X
    25f2:	85 30       	cpi	r24, 0x05	; 5
    25f4:	41 f5       	brne	.+80     	; 0x2646 <mbReceiveRequestForceSingleCoil+0x70>
			if( 8 == len &&
    25f6:	48 30       	cpi	r20, 0x08	; 8
    25f8:	61 f5       	brne	.+88     	; 0x2652 <mbReceiveRequestForceSingleCoil+0x7c>
    25fa:	cb 01       	movw	r24, r22
    25fc:	66 e0       	ldi	r22, 0x06	; 6
    25fe:	0e 94 2f 12 	call	0x245e	; 0x245e <check_crc16>
    2602:	88 23       	and	r24, r24
    2604:	31 f1       	breq	.+76     	; 0x2652 <mbReceiveRequestForceSingleCoil+0x7c>
				check_crc16( rxBuffer, 6 )
			) {
				if( rxBuffer[2] == lpData->coil_address>>8	&&
    2606:	9e 81       	ldd	r25, Y+6	; 0x06
    2608:	f8 01       	movw	r30, r16
    260a:	82 81       	ldd	r24, Z+2	; 0x02
    260c:	88 23       	and	r24, r24
    260e:	09 f5       	brne	.+66     	; 0x2652 <mbReceiveRequestForceSingleCoil+0x7c>
    2610:	83 81       	ldd	r24, Z+3	; 0x03
    2612:	89 17       	cp	r24, r25
    2614:	f1 f4       	brne	.+60     	; 0x2652 <mbReceiveRequestForceSingleCoil+0x7c>
    2616:	85 81       	ldd	r24, Z+5	; 0x05
    2618:	88 23       	and	r24, r24
    261a:	d9 f4       	brne	.+54     	; 0x2652 <mbReceiveRequestForceSingleCoil+0x7c>
					rxBuffer[3] == lpData->coil_address		&&
					rxBuffer[5] == 0
				) {
					if( NULL != lpData->lpCoilNew ) {
    261c:	ec 81       	ldd	r30, Y+4	; 0x04
    261e:	fd 81       	ldd	r31, Y+5	; 0x05
    2620:	30 97       	sbiw	r30, 0x00	; 0
    2622:	71 f0       	breq	.+28     	; 0x2640 <mbReceiveRequestForceSingleCoil+0x6a>
						if( 0xff == rxBuffer[4] ) {
    2624:	d8 01       	movw	r26, r16
    2626:	14 96       	adiw	r26, 0x04	; 4
    2628:	8c 91       	ld	r24, X
    262a:	8f 3f       	cpi	r24, 0xFF	; 255
    262c:	11 f4       	brne	.+4      	; 0x2632 <mbReceiveRequestForceSingleCoil+0x5c>
							*lpData->lpCoilNew = 1;
    262e:	81 e0       	ldi	r24, 0x01	; 1
    2630:	80 83       	st	Z, r24
						}

						if( 0x00 == rxBuffer[4] ) {
    2632:	f8 01       	movw	r30, r16
    2634:	84 81       	ldd	r24, Z+4	; 0x04
    2636:	88 23       	and	r24, r24
    2638:	19 f4       	brne	.+6      	; 0x2640 <mbReceiveRequestForceSingleCoil+0x6a>
							*lpData->lpCoilNew = 0;
    263a:	ec 81       	ldd	r30, Y+4	; 0x04
    263c:	fd 81       	ldd	r31, Y+5	; 0x05
    263e:	10 82       	st	Z, r1
						}
					}

					lpData->exception_code = 0;
    2640:	18 82       	st	Y, r1
    2642:	81 e0       	ldi	r24, 0x01	; 1
    2644:	07 c0       	rjmp	.+14     	; 0x2654 <mbReceiveRequestForceSingleCoil+0x7e>
			}

			return 0;
		}
		
		return mbCheckExceptionForResponse( &lpData->exception_code, 5, rxBuffer, len );
    2646:	ce 01       	movw	r24, r28
    2648:	65 e0       	ldi	r22, 0x05	; 5
    264a:	a8 01       	movw	r20, r16
    264c:	0e 94 55 12 	call	0x24aa	; 0x24aa <mbCheckExceptionForResponse>
    2650:	01 c0       	rjmp	.+2      	; 0x2654 <mbReceiveRequestForceSingleCoil+0x7e>
    2652:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    2654:	df 91       	pop	r29
    2656:	cf 91       	pop	r28
    2658:	1f 91       	pop	r17
    265a:	0f 91       	pop	r16
    265c:	08 95       	ret

0000265e <mbReceiveRequestReadInputStatus>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestReadInputStatus( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    265e:	0f 93       	push	r16
    2660:	1f 93       	push	r17
    2662:	cf 93       	push	r28
    2664:	df 93       	push	r29
    2666:	8b 01       	movw	r16, r22
    2668:	24 2f       	mov	r18, r20
	LP_MB_MASTER_READ_INPUT_STATUS lpData = (LP_MB_MASTER_READ_INPUT_STATUS)lpObject;
    266a:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    266c:	fb 01       	movw	r30, r22
    266e:	90 81       	ld	r25, Z
    2670:	89 81       	ldd	r24, Y+1	; 0x01
    2672:	98 17       	cp	r25, r24
    2674:	71 f5       	brne	.+92     	; 0x26d2 <mbReceiveRequestReadInputStatus+0x74>

		if( 2 == rxBuffer[1] ) {
    2676:	81 81       	ldd	r24, Z+1	; 0x01
    2678:	82 30       	cpi	r24, 0x02	; 2
    267a:	29 f5       	brne	.+74     	; 0x26c6 <mbReceiveRequestReadInputStatus+0x68>
			if( len == 5 + lpData->byte_number &&
    267c:	6f 81       	ldd	r22, Y+7	; 0x07
    267e:	30 e0       	ldi	r19, 0x00	; 0
    2680:	86 2f       	mov	r24, r22
    2682:	90 e0       	ldi	r25, 0x00	; 0
    2684:	05 96       	adiw	r24, 0x05	; 5
    2686:	28 17       	cp	r18, r24
    2688:	39 07       	cpc	r19, r25
    268a:	19 f5       	brne	.+70     	; 0x26d2 <mbReceiveRequestReadInputStatus+0x74>
    268c:	6d 5f       	subi	r22, 0xFD	; 253
    268e:	c8 01       	movw	r24, r16
    2690:	0e 94 2f 12 	call	0x245e	; 0x245e <check_crc16>
    2694:	88 23       	and	r24, r24
    2696:	e9 f0       	breq	.+58     	; 0x26d2 <mbReceiveRequestReadInputStatus+0x74>
				check_crc16( rxBuffer, 3 + lpData->byte_number )
			) {
				if( NULL != lpData->lpInputs ) {
    2698:	8a 81       	ldd	r24, Y+2	; 0x02
    269a:	9b 81       	ldd	r25, Y+3	; 0x03
    269c:	89 2b       	or	r24, r25
    269e:	81 f0       	breq	.+32     	; 0x26c0 <mbReceiveRequestReadInputStatus+0x62>
    26a0:	90 e0       	ldi	r25, 0x00	; 0
    26a2:	0b c0       	rjmp	.+22     	; 0x26ba <mbReceiveRequestReadInputStatus+0x5c>
					uint8_t i;

					for( i = 0; i < lpData->byte_number; i++ ) {
						lpData->lpInputs[ i ] = rxBuffer[ 3 + i ];
    26a4:	e9 2f       	mov	r30, r25
    26a6:	f0 e0       	ldi	r31, 0x00	; 0
    26a8:	aa 81       	ldd	r26, Y+2	; 0x02
    26aa:	bb 81       	ldd	r27, Y+3	; 0x03
    26ac:	ae 0f       	add	r26, r30
    26ae:	bf 1f       	adc	r27, r31
    26b0:	e0 0f       	add	r30, r16
    26b2:	f1 1f       	adc	r31, r17
    26b4:	83 81       	ldd	r24, Z+3	; 0x03
    26b6:	8c 93       	st	X, r24
				check_crc16( rxBuffer, 3 + lpData->byte_number )
			) {
				if( NULL != lpData->lpInputs ) {
					uint8_t i;

					for( i = 0; i < lpData->byte_number; i++ ) {
    26b8:	9f 5f       	subi	r25, 0xFF	; 255
    26ba:	8f 81       	ldd	r24, Y+7	; 0x07
    26bc:	98 17       	cp	r25, r24
    26be:	90 f3       	brcs	.-28     	; 0x26a4 <mbReceiveRequestReadInputStatus+0x46>
						lpData->lpInputs[ i ] = rxBuffer[ 3 + i ];
					}
				}

				lpData->exception_code = 0;
    26c0:	18 82       	st	Y, r1
    26c2:	81 e0       	ldi	r24, 0x01	; 1
    26c4:	07 c0       	rjmp	.+14     	; 0x26d4 <mbReceiveRequestReadInputStatus+0x76>
			}

			return 0;
		}

		return mbCheckExceptionForResponse( &lpData->exception_code, 2, rxBuffer, len );
    26c6:	ce 01       	movw	r24, r28
    26c8:	62 e0       	ldi	r22, 0x02	; 2
    26ca:	a8 01       	movw	r20, r16
    26cc:	0e 94 55 12 	call	0x24aa	; 0x24aa <mbCheckExceptionForResponse>
    26d0:	01 c0       	rjmp	.+2      	; 0x26d4 <mbReceiveRequestReadInputStatus+0x76>
    26d2:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    26d4:	df 91       	pop	r29
    26d6:	cf 91       	pop	r28
    26d8:	1f 91       	pop	r17
    26da:	0f 91       	pop	r16
    26dc:	08 95       	ret

000026de <mbRtuAddCrcAndSendBuffer>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void mbRtuAddCrcAndSendBuffer( uint8_t *txBuffer, uint16_t len )
{
    26de:	ef 92       	push	r14
    26e0:	ff 92       	push	r15
    26e2:	0f 93       	push	r16
    26e4:	1f 93       	push	r17
    26e6:	8c 01       	movw	r16, r24
    26e8:	7b 01       	movw	r14, r22
	uint16_t check_sum = usMBCRC16( txBuffer, len - 2 );
    26ea:	62 50       	subi	r22, 0x02	; 2
    26ec:	70 40       	sbci	r23, 0x00	; 0
    26ee:	0e 94 86 0d 	call	0x1b0c	; 0x1b0c <usMBCRC16>

	txBuffer[ len - 2 ] = check_sum;
    26f2:	f8 01       	movw	r30, r16
    26f4:	ee 0d       	add	r30, r14
    26f6:	ff 1d       	adc	r31, r15
    26f8:	32 97       	sbiw	r30, 0x02	; 2
    26fa:	81 93       	st	Z+, r24
	txBuffer[ len - 1 ] = check_sum>>8;
    26fc:	90 83       	st	Z, r25

	rs485SendBuffer( txBuffer, len );
    26fe:	c8 01       	movw	r24, r16
    2700:	6e 2d       	mov	r22, r14
    2702:	0e 94 93 18 	call	0x3126	; 0x3126 <rs485SendBuffer>
}
    2706:	1f 91       	pop	r17
    2708:	0f 91       	pop	r16
    270a:	ff 90       	pop	r15
    270c:	ef 90       	pop	r14
    270e:	08 95       	ret

00002710 <mbSendRequestForceMultipleCoils>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Force Multiple Coils (FC=15)

void mbSendRequestForceMultipleCoils( void *lpObject )
{
    2710:	df 93       	push	r29
    2712:	cf 93       	push	r28
    2714:	cd b7       	in	r28, 0x3d	; 61
    2716:	de b7       	in	r29, 0x3e	; 62
    2718:	c4 50       	subi	r28, 0x04	; 4
    271a:	d1 40       	sbci	r29, 0x01	; 1
    271c:	0f b6       	in	r0, 0x3f	; 63
    271e:	f8 94       	cli
    2720:	de bf       	out	0x3e, r29	; 62
    2722:	0f be       	out	0x3f, r0	; 63
    2724:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_RW_COILS lpData = (LP_MB_MASTER_RW_COILS)lpObject;
    2726:	dc 01       	movw	r26, r24
	uint8_t txBuffer[260] = { 0 };
    2728:	ae 01       	movw	r20, r28
    272a:	4f 5f       	subi	r20, 0xFF	; 255
    272c:	5f 4f       	sbci	r21, 0xFF	; 255
    272e:	84 e0       	ldi	r24, 0x04	; 4
    2730:	91 e0       	ldi	r25, 0x01	; 1
    2732:	fa 01       	movw	r30, r20
    2734:	9c 01       	movw	r18, r24
    2736:	11 92       	st	Z+, r1
    2738:	21 50       	subi	r18, 0x01	; 1
    273a:	30 40       	sbci	r19, 0x00	; 0
    273c:	e1 f7       	brne	.-8      	; 0x2736 <mbSendRequestForceMultipleCoils+0x26>
	uint8_t i, byte_number;

	lpData->exception_code = 0;
    273e:	1c 92       	st	X, r1

	txBuffer[0] = lpData->address;
    2740:	11 96       	adiw	r26, 0x01	; 1
    2742:	8c 91       	ld	r24, X
    2744:	11 97       	sbiw	r26, 0x01	; 1
    2746:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 15;
    2748:	8f e0       	ldi	r24, 0x0F	; 15
    274a:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->coils_address>>8;
    274c:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->coils_address;
    274e:	14 96       	adiw	r26, 0x04	; 4
    2750:	8c 91       	ld	r24, X
    2752:	14 97       	sbiw	r26, 0x04	; 4
    2754:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = lpData->coils_number>>8;
    2756:	16 96       	adiw	r26, 0x06	; 6
    2758:	8c 91       	ld	r24, X
    275a:	16 97       	sbiw	r26, 0x06	; 6
    275c:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = lpData->coils_number;
    275e:	15 96       	adiw	r26, 0x05	; 5
    2760:	8c 91       	ld	r24, X
    2762:	15 97       	sbiw	r26, 0x05	; 5
    2764:	8e 83       	std	Y+6, r24	; 0x06

	byte_number = lpData->coils_number / 8;
    2766:	15 96       	adiw	r26, 0x05	; 5
    2768:	2d 91       	ld	r18, X+
    276a:	3c 91       	ld	r19, X
    276c:	16 97       	sbiw	r26, 0x06	; 6
    276e:	c9 01       	movw	r24, r18
    2770:	53 e0       	ldi	r21, 0x03	; 3
    2772:	96 95       	lsr	r25
    2774:	87 95       	ror	r24
    2776:	5a 95       	dec	r21
    2778:	e1 f7       	brne	.-8      	; 0x2772 <mbSendRequestForceMultipleCoils+0x62>
    277a:	68 2f       	mov	r22, r24
	if( 8 * byte_number < lpData->coils_number ) {
    277c:	90 e0       	ldi	r25, 0x00	; 0
    277e:	43 e0       	ldi	r20, 0x03	; 3
    2780:	88 0f       	add	r24, r24
    2782:	99 1f       	adc	r25, r25
    2784:	4a 95       	dec	r20
    2786:	e1 f7       	brne	.-8      	; 0x2780 <mbSendRequestForceMultipleCoils+0x70>
    2788:	82 17       	cp	r24, r18
    278a:	93 07       	cpc	r25, r19
    278c:	08 f4       	brcc	.+2      	; 0x2790 <mbSendRequestForceMultipleCoils+0x80>
		++byte_number;
    278e:	6f 5f       	subi	r22, 0xFF	; 255
	}

	txBuffer[6] = byte_number;
    2790:	6f 83       	std	Y+7, r22	; 0x07
    2792:	ae 01       	movw	r20, r28
    2794:	48 5f       	subi	r20, 0xF8	; 248
    2796:	5f 4f       	sbci	r21, 0xFF	; 255
    2798:	20 e0       	ldi	r18, 0x00	; 0
    279a:	30 e0       	ldi	r19, 0x00	; 0
    279c:	0c c0       	rjmp	.+24     	; 0x27b6 <mbSendRequestForceMultipleCoils+0xa6>
	for( i = 0; i < byte_number; i++ ) {
		txBuffer[ i + 7 ] = lpData->lpCoils[i];
    279e:	12 96       	adiw	r26, 0x02	; 2
    27a0:	ed 91       	ld	r30, X+
    27a2:	fc 91       	ld	r31, X
    27a4:	13 97       	sbiw	r26, 0x03	; 3
    27a6:	e2 0f       	add	r30, r18
    27a8:	f3 1f       	adc	r31, r19
    27aa:	80 81       	ld	r24, Z
    27ac:	fa 01       	movw	r30, r20
    27ae:	81 93       	st	Z+, r24
    27b0:	af 01       	movw	r20, r30
    27b2:	2f 5f       	subi	r18, 0xFF	; 255
    27b4:	3f 4f       	sbci	r19, 0xFF	; 255
	if( 8 * byte_number < lpData->coils_number ) {
		++byte_number;
	}

	txBuffer[6] = byte_number;
	for( i = 0; i < byte_number; i++ ) {
    27b6:	26 17       	cp	r18, r22
    27b8:	90 f3       	brcs	.-28     	; 0x279e <mbSendRequestForceMultipleCoils+0x8e>
		txBuffer[ i + 7 ] = lpData->lpCoils[i];
	}

	mbRtuAddCrcAndSendBuffer( txBuffer, 9 + byte_number );
    27ba:	70 e0       	ldi	r23, 0x00	; 0
    27bc:	67 5f       	subi	r22, 0xF7	; 247
    27be:	7f 4f       	sbci	r23, 0xFF	; 255
    27c0:	ce 01       	movw	r24, r28
    27c2:	01 96       	adiw	r24, 0x01	; 1
    27c4:	0e 94 6f 13 	call	0x26de	; 0x26de <mbRtuAddCrcAndSendBuffer>
}
    27c8:	cc 5f       	subi	r28, 0xFC	; 252
    27ca:	de 4f       	sbci	r29, 0xFE	; 254
    27cc:	0f b6       	in	r0, 0x3f	; 63
    27ce:	f8 94       	cli
    27d0:	de bf       	out	0x3e, r29	; 62
    27d2:	0f be       	out	0x3f, r0	; 63
    27d4:	cd bf       	out	0x3d, r28	; 61
    27d6:	cf 91       	pop	r28
    27d8:	df 91       	pop	r29
    27da:	08 95       	ret

000027dc <mbSendRequestPresetSingleRegister>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Preset Single Register (FC=06)

void mbSendRequestPresetSingleRegister( void *lpObject )
{
    27dc:	df 93       	push	r29
    27de:	cf 93       	push	r28
    27e0:	cd b7       	in	r28, 0x3d	; 61
    27e2:	de b7       	in	r29, 0x3e	; 62
    27e4:	28 97       	sbiw	r28, 0x08	; 8
    27e6:	0f b6       	in	r0, 0x3f	; 63
    27e8:	f8 94       	cli
    27ea:	de bf       	out	0x3e, r29	; 62
    27ec:	0f be       	out	0x3f, r0	; 63
    27ee:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_PRESET_SINGLE_REGISTER lpData = (LP_MB_MASTER_PRESET_SINGLE_REGISTER)lpObject;
    27f0:	dc 01       	movw	r26, r24
	uint8_t txBuffer[8] = { 0 };
    27f2:	9e 01       	movw	r18, r28
    27f4:	2f 5f       	subi	r18, 0xFF	; 255
    27f6:	3f 4f       	sbci	r19, 0xFF	; 255
    27f8:	88 e0       	ldi	r24, 0x08	; 8
    27fa:	f9 01       	movw	r30, r18
    27fc:	11 92       	st	Z+, r1
    27fe:	8a 95       	dec	r24
    2800:	e9 f7       	brne	.-6      	; 0x27fc <mbSendRequestPresetSingleRegister+0x20>

	lpData->exception_code = 0;
    2802:	1c 92       	st	X, r1

	txBuffer[0] = lpData->address;
    2804:	11 96       	adiw	r26, 0x01	; 1
    2806:	8c 91       	ld	r24, X
    2808:	11 97       	sbiw	r26, 0x01	; 1
    280a:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 6;
    280c:	86 e0       	ldi	r24, 0x06	; 6
    280e:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->register_address>>8;
    2810:	13 96       	adiw	r26, 0x03	; 3
    2812:	8c 91       	ld	r24, X
    2814:	13 97       	sbiw	r26, 0x03	; 3
    2816:	8b 83       	std	Y+3, r24	; 0x03
	txBuffer[3] = lpData->register_address;
    2818:	12 96       	adiw	r26, 0x02	; 2
    281a:	8c 91       	ld	r24, X
    281c:	12 97       	sbiw	r26, 0x02	; 2
    281e:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = *lpData->lpRegister>>8;
    2820:	14 96       	adiw	r26, 0x04	; 4
    2822:	ed 91       	ld	r30, X+
    2824:	fc 91       	ld	r31, X
    2826:	15 97       	sbiw	r26, 0x05	; 5
    2828:	81 81       	ldd	r24, Z+1	; 0x01
    282a:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = *lpData->lpRegister;
    282c:	14 96       	adiw	r26, 0x04	; 4
    282e:	ed 91       	ld	r30, X+
    2830:	fc 91       	ld	r31, X
    2832:	15 97       	sbiw	r26, 0x05	; 5
    2834:	80 81       	ld	r24, Z
    2836:	8e 83       	std	Y+6, r24	; 0x06

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    2838:	c9 01       	movw	r24, r18
    283a:	68 e0       	ldi	r22, 0x08	; 8
    283c:	70 e0       	ldi	r23, 0x00	; 0
    283e:	0e 94 6f 13 	call	0x26de	; 0x26de <mbRtuAddCrcAndSendBuffer>
}
    2842:	28 96       	adiw	r28, 0x08	; 8
    2844:	0f b6       	in	r0, 0x3f	; 63
    2846:	f8 94       	cli
    2848:	de bf       	out	0x3e, r29	; 62
    284a:	0f be       	out	0x3f, r0	; 63
    284c:	cd bf       	out	0x3d, r28	; 61
    284e:	cf 91       	pop	r28
    2850:	df 91       	pop	r29
    2852:	08 95       	ret

00002854 <mbSendRequestForceSingleCoil>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Force Single Coil (FC=05)

void mbSendRequestForceSingleCoil( void *lpObject )
{
    2854:	df 93       	push	r29
    2856:	cf 93       	push	r28
    2858:	cd b7       	in	r28, 0x3d	; 61
    285a:	de b7       	in	r29, 0x3e	; 62
    285c:	28 97       	sbiw	r28, 0x08	; 8
    285e:	0f b6       	in	r0, 0x3f	; 63
    2860:	f8 94       	cli
    2862:	de bf       	out	0x3e, r29	; 62
    2864:	0f be       	out	0x3f, r0	; 63
    2866:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_WRITE_SINGLE_COIL lpData = (LP_MB_MASTER_WRITE_SINGLE_COIL)lpObject;
    2868:	fc 01       	movw	r30, r24
	uint8_t txBuffer[8] = { 0 };
    286a:	9e 01       	movw	r18, r28
    286c:	2f 5f       	subi	r18, 0xFF	; 255
    286e:	3f 4f       	sbci	r19, 0xFF	; 255
    2870:	88 e0       	ldi	r24, 0x08	; 8
    2872:	d9 01       	movw	r26, r18
    2874:	1d 92       	st	X+, r1
    2876:	8a 95       	dec	r24
    2878:	e9 f7       	brne	.-6      	; 0x2874 <mbSendRequestForceSingleCoil+0x20>

	lpData->exception_code = 0;
    287a:	10 82       	st	Z, r1

	txBuffer[0] = lpData->address;
    287c:	81 81       	ldd	r24, Z+1	; 0x01
    287e:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 5;
    2880:	85 e0       	ldi	r24, 0x05	; 5
    2882:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->coil_address>>8;
    2884:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->coil_address;
    2886:	86 81       	ldd	r24, Z+6	; 0x06
    2888:	8c 83       	std	Y+4, r24	; 0x04

	if( *lpData->lpCoil ) {
    288a:	02 80       	ldd	r0, Z+2	; 0x02
    288c:	f3 81       	ldd	r31, Z+3	; 0x03
    288e:	e0 2d       	mov	r30, r0
    2890:	80 81       	ld	r24, Z
    2892:	88 23       	and	r24, r24
    2894:	11 f0       	breq	.+4      	; 0x289a <mbSendRequestForceSingleCoil+0x46>
		txBuffer[4] = 0xff;
    2896:	8f ef       	ldi	r24, 0xFF	; 255
    2898:	8d 83       	std	Y+5, r24	; 0x05
	}

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    289a:	ce 01       	movw	r24, r28
    289c:	01 96       	adiw	r24, 0x01	; 1
    289e:	68 e0       	ldi	r22, 0x08	; 8
    28a0:	70 e0       	ldi	r23, 0x00	; 0
    28a2:	0e 94 6f 13 	call	0x26de	; 0x26de <mbRtuAddCrcAndSendBuffer>
}
    28a6:	28 96       	adiw	r28, 0x08	; 8
    28a8:	0f b6       	in	r0, 0x3f	; 63
    28aa:	f8 94       	cli
    28ac:	de bf       	out	0x3e, r29	; 62
    28ae:	0f be       	out	0x3f, r0	; 63
    28b0:	cd bf       	out	0x3d, r28	; 61
    28b2:	cf 91       	pop	r28
    28b4:	df 91       	pop	r29
    28b6:	08 95       	ret

000028b8 <mbSendRequestReadInputStatus>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Read Input Status (FC=02)

void mbSendRequestReadInputStatus( void *lpObject )
{
    28b8:	df 93       	push	r29
    28ba:	cf 93       	push	r28
    28bc:	cd b7       	in	r28, 0x3d	; 61
    28be:	de b7       	in	r29, 0x3e	; 62
    28c0:	28 97       	sbiw	r28, 0x08	; 8
    28c2:	0f b6       	in	r0, 0x3f	; 63
    28c4:	f8 94       	cli
    28c6:	de bf       	out	0x3e, r29	; 62
    28c8:	0f be       	out	0x3f, r0	; 63
    28ca:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_READ_INPUT_STATUS lpData = (LP_MB_MASTER_READ_INPUT_STATUS)lpObject;
    28cc:	dc 01       	movw	r26, r24
	uint8_t txBuffer[8] = { 0 };
    28ce:	9e 01       	movw	r18, r28
    28d0:	2f 5f       	subi	r18, 0xFF	; 255
    28d2:	3f 4f       	sbci	r19, 0xFF	; 255
    28d4:	88 e0       	ldi	r24, 0x08	; 8
    28d6:	f9 01       	movw	r30, r18
    28d8:	11 92       	st	Z+, r1
    28da:	8a 95       	dec	r24
    28dc:	e9 f7       	brne	.-6      	; 0x28d8 <mbSendRequestReadInputStatus+0x20>

	lpData->exception_code = 0;
    28de:	1c 92       	st	X, r1

	lpData->byte_number = lpData->inputs_number / 8;
    28e0:	15 96       	adiw	r26, 0x05	; 5
    28e2:	2d 91       	ld	r18, X+
    28e4:	3c 91       	ld	r19, X
    28e6:	16 97       	sbiw	r26, 0x06	; 6
    28e8:	c9 01       	movw	r24, r18
    28ea:	73 e0       	ldi	r23, 0x03	; 3
    28ec:	96 95       	lsr	r25
    28ee:	87 95       	ror	r24
    28f0:	7a 95       	dec	r23
    28f2:	e1 f7       	brne	.-8      	; 0x28ec <mbSendRequestReadInputStatus+0x34>
    28f4:	48 2f       	mov	r20, r24
    28f6:	17 96       	adiw	r26, 0x07	; 7
    28f8:	8c 93       	st	X, r24
    28fa:	17 97       	sbiw	r26, 0x07	; 7
	if( 8 * lpData->byte_number < lpData->inputs_number ) {
    28fc:	90 e0       	ldi	r25, 0x00	; 0
    28fe:	63 e0       	ldi	r22, 0x03	; 3
    2900:	88 0f       	add	r24, r24
    2902:	99 1f       	adc	r25, r25
    2904:	6a 95       	dec	r22
    2906:	e1 f7       	brne	.-8      	; 0x2900 <mbSendRequestReadInputStatus+0x48>
    2908:	82 17       	cp	r24, r18
    290a:	93 07       	cpc	r25, r19
    290c:	20 f4       	brcc	.+8      	; 0x2916 <mbSendRequestReadInputStatus+0x5e>
		++lpData->byte_number;
    290e:	4f 5f       	subi	r20, 0xFF	; 255
    2910:	17 96       	adiw	r26, 0x07	; 7
    2912:	4c 93       	st	X, r20
    2914:	17 97       	sbiw	r26, 0x07	; 7
	}

	txBuffer[0] = lpData->address;
    2916:	11 96       	adiw	r26, 0x01	; 1
    2918:	8c 91       	ld	r24, X
    291a:	11 97       	sbiw	r26, 0x01	; 1
    291c:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 2;
    291e:	82 e0       	ldi	r24, 0x02	; 2
    2920:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->inputs_address>>8;
    2922:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->inputs_address;
    2924:	14 96       	adiw	r26, 0x04	; 4
    2926:	8c 91       	ld	r24, X
    2928:	14 97       	sbiw	r26, 0x04	; 4
    292a:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = lpData->inputs_number>>8;
    292c:	16 96       	adiw	r26, 0x06	; 6
    292e:	8c 91       	ld	r24, X
    2930:	16 97       	sbiw	r26, 0x06	; 6
    2932:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = lpData->inputs_number;
    2934:	15 96       	adiw	r26, 0x05	; 5
    2936:	8c 91       	ld	r24, X
    2938:	8e 83       	std	Y+6, r24	; 0x06

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    293a:	ce 01       	movw	r24, r28
    293c:	01 96       	adiw	r24, 0x01	; 1
    293e:	68 e0       	ldi	r22, 0x08	; 8
    2940:	70 e0       	ldi	r23, 0x00	; 0
    2942:	0e 94 6f 13 	call	0x26de	; 0x26de <mbRtuAddCrcAndSendBuffer>
}
    2946:	28 96       	adiw	r28, 0x08	; 8
    2948:	0f b6       	in	r0, 0x3f	; 63
    294a:	f8 94       	cli
    294c:	de bf       	out	0x3e, r29	; 62
    294e:	0f be       	out	0x3f, r0	; 63
    2950:	cd bf       	out	0x3d, r28	; 61
    2952:	cf 91       	pop	r28
    2954:	df 91       	pop	r29
    2956:	08 95       	ret

00002958 <rs485Task>:

volatile static uint8_t usRS485PortAsMaster = 0;

void rs485Task( void )
{
	if( !ucChannelCount || !usRS485PortAsMaster ) {
    2958:	80 91 a7 03 	lds	r24, 0x03A7
    295c:	88 23       	and	r24, r24
    295e:	09 f4       	brne	.+2      	; 0x2962 <rs485Task+0xa>
    2960:	69 c1       	rjmp	.+722    	; 0x2c34 <rs485Task+0x2dc>
    2962:	80 91 a6 03 	lds	r24, 0x03A6
    2966:	88 23       	and	r24, r24
    2968:	09 f4       	brne	.+2      	; 0x296c <rs485Task+0x14>
    296a:	64 c1       	rjmp	.+712    	; 0x2c34 <rs485Task+0x2dc>
		return;
	}

	if( !uiSysRS485SendRequestTimer ) {
    296c:	80 91 34 01 	lds	r24, 0x0134
    2970:	90 91 35 01 	lds	r25, 0x0135
    2974:	89 2b       	or	r24, r25
    2976:	09 f0       	breq	.+2      	; 0x297a <rs485Task+0x22>
    2978:	88 c0       	rjmp	.+272    	; 0x2a8a <rs485Task+0x132>

		ucRS485ChannelIndex = ucRS485ChannelCounter;
    297a:	80 91 aa 03 	lds	r24, 0x03AA
    297e:	80 93 ab 03 	sts	0x03AB, r24
		if( ++ucRS485ChannelCounter >= ucChannelCount ) {
    2982:	80 91 aa 03 	lds	r24, 0x03AA
    2986:	8f 5f       	subi	r24, 0xFF	; 255
    2988:	80 93 aa 03 	sts	0x03AA, r24
    298c:	90 91 aa 03 	lds	r25, 0x03AA
    2990:	80 91 a7 03 	lds	r24, 0x03A7
    2994:	98 17       	cp	r25, r24
    2996:	40 f0       	brcs	.+16     	; 0x29a8 <rs485Task+0x50>
			ucRS485ChannelCounter = 0;
    2998:	10 92 aa 03 	sts	0x03AA, r1
			PORTG ^= MCU_PG1_bm;
    299c:	80 91 65 00 	lds	r24, 0x0065
    29a0:	92 e0       	ldi	r25, 0x02	; 2
    29a2:	89 27       	eor	r24, r25
    29a4:	80 93 65 00 	sts	0x0065, r24
		}

		if( NULL == lpArrRS485Channel[ ucRS485ChannelIndex ] ) {
    29a8:	e0 91 ab 03 	lds	r30, 0x03AB
    29ac:	f0 e0       	ldi	r31, 0x00	; 0
    29ae:	ee 0f       	add	r30, r30
    29b0:	ff 1f       	adc	r31, r31
    29b2:	e7 54       	subi	r30, 0x47	; 71
    29b4:	fb 4f       	sbci	r31, 0xFB	; 251
    29b6:	80 81       	ld	r24, Z
    29b8:	91 81       	ldd	r25, Z+1	; 0x01
    29ba:	89 2b       	or	r24, r25
    29bc:	09 f4       	brne	.+2      	; 0x29c0 <rs485Task+0x68>
    29be:	3a c1       	rjmp	.+628    	; 0x2c34 <rs485Task+0x2dc>

		/*
			  xx .      
			  RS485 .
		*/
		lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag = 0;
    29c0:	e0 91 ab 03 	lds	r30, 0x03AB
    29c4:	f0 e0       	ldi	r31, 0x00	; 0
    29c6:	ee 0f       	add	r30, r30
    29c8:	ff 1f       	adc	r31, r31
    29ca:	e7 54       	subi	r30, 0x47	; 71
    29cc:	fb 4f       	sbci	r31, 0xFB	; 251
    29ce:	01 90       	ld	r0, Z+
    29d0:	f0 81       	ld	r31, Z
    29d2:	e0 2d       	mov	r30, r0
    29d4:	15 82       	std	Z+5, r1	; 0x05
		lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485SetUartSetings( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    29d6:	e0 91 ab 03 	lds	r30, 0x03AB
    29da:	f0 e0       	ldi	r31, 0x00	; 0
    29dc:	ee 0f       	add	r30, r30
    29de:	ff 1f       	adc	r31, r31
    29e0:	e7 54       	subi	r30, 0x47	; 71
    29e2:	fb 4f       	sbci	r31, 0xFB	; 251
    29e4:	a0 81       	ld	r26, Z
    29e6:	b1 81       	ldd	r27, Z+1	; 0x01
    29e8:	e0 91 ab 03 	lds	r30, 0x03AB
    29ec:	f0 e0       	ldi	r31, 0x00	; 0
    29ee:	ee 0f       	add	r30, r30
    29f0:	ff 1f       	adc	r31, r31
    29f2:	e7 54       	subi	r30, 0x47	; 71
    29f4:	fb 4f       	sbci	r31, 0xFB	; 251
    29f6:	01 90       	ld	r0, Z+
    29f8:	f0 81       	ld	r31, Z
    29fa:	e0 2d       	mov	r30, r0
    29fc:	1b 96       	adiw	r26, 0x0b	; 11
    29fe:	2d 91       	ld	r18, X+
    2a00:	3c 91       	ld	r19, X
    2a02:	1c 97       	sbiw	r26, 0x0c	; 12
    2a04:	80 81       	ld	r24, Z
    2a06:	91 81       	ldd	r25, Z+1	; 0x01
    2a08:	f9 01       	movw	r30, r18
    2a0a:	09 95       	icall
		lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485SendRequestFunc( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2a0c:	e0 91 ab 03 	lds	r30, 0x03AB
    2a10:	f0 e0       	ldi	r31, 0x00	; 0
    2a12:	ee 0f       	add	r30, r30
    2a14:	ff 1f       	adc	r31, r31
    2a16:	e7 54       	subi	r30, 0x47	; 71
    2a18:	fb 4f       	sbci	r31, 0xFB	; 251
    2a1a:	a0 81       	ld	r26, Z
    2a1c:	b1 81       	ldd	r27, Z+1	; 0x01
    2a1e:	e0 91 ab 03 	lds	r30, 0x03AB
    2a22:	f0 e0       	ldi	r31, 0x00	; 0
    2a24:	ee 0f       	add	r30, r30
    2a26:	ff 1f       	adc	r31, r31
    2a28:	e7 54       	subi	r30, 0x47	; 71
    2a2a:	fb 4f       	sbci	r31, 0xFB	; 251
    2a2c:	01 90       	ld	r0, Z+
    2a2e:	f0 81       	ld	r31, Z
    2a30:	e0 2d       	mov	r30, r0
    2a32:	1f 96       	adiw	r26, 0x0f	; 15
    2a34:	2d 91       	ld	r18, X+
    2a36:	3c 91       	ld	r19, X
    2a38:	50 97       	sbiw	r26, 0x10	; 16
    2a3a:	80 81       	ld	r24, Z
    2a3c:	91 81       	ldd	r25, Z+1	; 0x01
    2a3e:	f9 01       	movw	r30, r18
    2a40:	09 95       	icall

		//     + Timeout
		uiSysRS485ReciverTimer		= lpArrRS485Channel[ ucRS485ChannelIndex ]->msReadTimeOut;
    2a42:	e0 91 ab 03 	lds	r30, 0x03AB
    2a46:	f0 e0       	ldi	r31, 0x00	; 0
    2a48:	ee 0f       	add	r30, r30
    2a4a:	ff 1f       	adc	r31, r31
    2a4c:	e7 54       	subi	r30, 0x47	; 71
    2a4e:	fb 4f       	sbci	r31, 0xFB	; 251
    2a50:	01 90       	ld	r0, Z+
    2a52:	f0 81       	ld	r31, Z
    2a54:	e0 2d       	mov	r30, r0
    2a56:	82 81       	ldd	r24, Z+2	; 0x02
    2a58:	93 81       	ldd	r25, Z+3	; 0x03
    2a5a:	90 93 a9 03 	sts	0x03A9, r25
    2a5e:	80 93 a8 03 	sts	0x03A8, r24
		uiSysRS485SendRequestTimer	= lpArrRS485Channel[ ucRS485ChannelIndex ]->msReadTimeOut + __RS485_PAUSE_FOR_NEXT_REQUEST__;
    2a62:	e0 91 ab 03 	lds	r30, 0x03AB
    2a66:	f0 e0       	ldi	r31, 0x00	; 0
    2a68:	ee 0f       	add	r30, r30
    2a6a:	ff 1f       	adc	r31, r31
    2a6c:	e7 54       	subi	r30, 0x47	; 71
    2a6e:	fb 4f       	sbci	r31, 0xFB	; 251
    2a70:	01 90       	ld	r0, Z+
    2a72:	f0 81       	ld	r31, Z
    2a74:	e0 2d       	mov	r30, r0
    2a76:	20 91 36 01 	lds	r18, 0x0136
    2a7a:	82 81       	ldd	r24, Z+2	; 0x02
    2a7c:	93 81       	ldd	r25, Z+3	; 0x03
    2a7e:	82 0f       	add	r24, r18
    2a80:	91 1d       	adc	r25, r1
    2a82:	90 93 35 01 	sts	0x0135, r25
    2a86:	80 93 34 01 	sts	0x0134, r24
	}

	if( uiSysRS485ReciverTimer ) {
    2a8a:	80 91 a8 03 	lds	r24, 0x03A8
    2a8e:	90 91 a9 03 	lds	r25, 0x03A9
    2a92:	89 2b       	or	r24, r25
    2a94:	09 f4       	brne	.+2      	; 0x2a98 <rs485Task+0x140>
    2a96:	63 c0       	rjmp	.+198    	; 0x2b5e <rs485Task+0x206>
		if( 1 ) {//|| rs485ReciverTimer != rs485ReciverTimerOld ) {
			rs485ReciverTimerOld = uiSysRS485ReciverTimer;
    2a98:	80 91 a8 03 	lds	r24, 0x03A8
    2a9c:	90 91 a9 03 	lds	r25, 0x03A9
    2aa0:	90 93 ad 03 	sts	0x03AD, r25
    2aa4:	80 93 ac 03 	sts	0x03AC, r24

			if( lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485GetResponseFunc( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject, (uint8_t*)ucRS485rxBuffer, ucRS485rxState ) ) {
    2aa8:	e0 91 ab 03 	lds	r30, 0x03AB
    2aac:	f0 e0       	ldi	r31, 0x00	; 0
    2aae:	ee 0f       	add	r30, r30
    2ab0:	ff 1f       	adc	r31, r31
    2ab2:	e7 54       	subi	r30, 0x47	; 71
    2ab4:	fb 4f       	sbci	r31, 0xFB	; 251
    2ab6:	a0 81       	ld	r26, Z
    2ab8:	b1 81       	ldd	r27, Z+1	; 0x01
    2aba:	e0 91 ab 03 	lds	r30, 0x03AB
    2abe:	f0 e0       	ldi	r31, 0x00	; 0
    2ac0:	ee 0f       	add	r30, r30
    2ac2:	ff 1f       	adc	r31, r31
    2ac4:	e7 54       	subi	r30, 0x47	; 71
    2ac6:	fb 4f       	sbci	r31, 0xFB	; 251
    2ac8:	01 90       	ld	r0, Z+
    2aca:	f0 81       	ld	r31, Z
    2acc:	e0 2d       	mov	r30, r0
    2ace:	40 91 b6 04 	lds	r20, 0x04B6
    2ad2:	60 91 b7 04 	lds	r22, 0x04B7
    2ad6:	70 91 b8 04 	lds	r23, 0x04B8
    2ada:	51 96       	adiw	r26, 0x11	; 17
    2adc:	2d 91       	ld	r18, X+
    2ade:	3c 91       	ld	r19, X
    2ae0:	52 97       	sbiw	r26, 0x12	; 18
    2ae2:	80 81       	ld	r24, Z
    2ae4:	91 81       	ldd	r25, Z+1	; 0x01
    2ae6:	f9 01       	movw	r30, r18
    2ae8:	09 95       	icall
    2aea:	88 23       	and	r24, r24
    2aec:	09 f4       	brne	.+2      	; 0x2af0 <rs485Task+0x198>
    2aee:	a2 c0       	rjmp	.+324    	; 0x2c34 <rs485Task+0x2dc>
				lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485ClrTimeOutError( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2af0:	e0 91 ab 03 	lds	r30, 0x03AB
    2af4:	f0 e0       	ldi	r31, 0x00	; 0
    2af6:	ee 0f       	add	r30, r30
    2af8:	ff 1f       	adc	r31, r31
    2afa:	e7 54       	subi	r30, 0x47	; 71
    2afc:	fb 4f       	sbci	r31, 0xFB	; 251
    2afe:	a0 81       	ld	r26, Z
    2b00:	b1 81       	ldd	r27, Z+1	; 0x01
    2b02:	e0 91 ab 03 	lds	r30, 0x03AB
    2b06:	f0 e0       	ldi	r31, 0x00	; 0
    2b08:	ee 0f       	add	r30, r30
    2b0a:	ff 1f       	adc	r31, r31
    2b0c:	e7 54       	subi	r30, 0x47	; 71
    2b0e:	fb 4f       	sbci	r31, 0xFB	; 251
    2b10:	01 90       	ld	r0, Z+
    2b12:	f0 81       	ld	r31, Z
    2b14:	e0 2d       	mov	r30, r0
    2b16:	19 96       	adiw	r26, 0x09	; 9
    2b18:	2d 91       	ld	r18, X+
    2b1a:	3c 91       	ld	r19, X
    2b1c:	1a 97       	sbiw	r26, 0x0a	; 10
    2b1e:	80 81       	ld	r24, Z
    2b20:	91 81       	ldd	r25, Z+1	; 0x01
    2b22:	f9 01       	movw	r30, r18
    2b24:	09 95       	icall
				lpArrRS485Channel[ ucRS485ChannelIndex ]->rxErrorCounter = 0;
    2b26:	e0 91 ab 03 	lds	r30, 0x03AB
    2b2a:	f0 e0       	ldi	r31, 0x00	; 0
    2b2c:	ee 0f       	add	r30, r30
    2b2e:	ff 1f       	adc	r31, r31
    2b30:	e7 54       	subi	r30, 0x47	; 71
    2b32:	fb 4f       	sbci	r31, 0xFB	; 251
    2b34:	01 90       	ld	r0, Z+
    2b36:	f0 81       	ld	r31, Z
    2b38:	e0 2d       	mov	r30, r0
    2b3a:	16 82       	std	Z+6, r1	; 0x06
				lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag = 1; // OK
    2b3c:	e0 91 ab 03 	lds	r30, 0x03AB
    2b40:	f0 e0       	ldi	r31, 0x00	; 0
    2b42:	ee 0f       	add	r30, r30
    2b44:	ff 1f       	adc	r31, r31
    2b46:	e7 54       	subi	r30, 0x47	; 71
    2b48:	fb 4f       	sbci	r31, 0xFB	; 251
    2b4a:	01 90       	ld	r0, Z+
    2b4c:	f0 81       	ld	r31, Z
    2b4e:	e0 2d       	mov	r30, r0
    2b50:	81 e0       	ldi	r24, 0x01	; 1
    2b52:	85 83       	std	Z+5, r24	; 0x05

				uiSysRS485ReciverTimer = 0;
    2b54:	10 92 a9 03 	sts	0x03A9, r1
    2b58:	10 92 a8 03 	sts	0x03A8, r1
    2b5c:	08 95       	ret
			}
		}
	} else {
		lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485RestoreUartSetings( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2b5e:	e0 91 ab 03 	lds	r30, 0x03AB
    2b62:	f0 e0       	ldi	r31, 0x00	; 0
    2b64:	ee 0f       	add	r30, r30
    2b66:	ff 1f       	adc	r31, r31
    2b68:	e7 54       	subi	r30, 0x47	; 71
    2b6a:	fb 4f       	sbci	r31, 0xFB	; 251
    2b6c:	a0 81       	ld	r26, Z
    2b6e:	b1 81       	ldd	r27, Z+1	; 0x01
    2b70:	e0 91 ab 03 	lds	r30, 0x03AB
    2b74:	f0 e0       	ldi	r31, 0x00	; 0
    2b76:	ee 0f       	add	r30, r30
    2b78:	ff 1f       	adc	r31, r31
    2b7a:	e7 54       	subi	r30, 0x47	; 71
    2b7c:	fb 4f       	sbci	r31, 0xFB	; 251
    2b7e:	01 90       	ld	r0, Z+
    2b80:	f0 81       	ld	r31, Z
    2b82:	e0 2d       	mov	r30, r0
    2b84:	1d 96       	adiw	r26, 0x0d	; 13
    2b86:	2d 91       	ld	r18, X+
    2b88:	3c 91       	ld	r19, X
    2b8a:	1e 97       	sbiw	r26, 0x0e	; 14
    2b8c:	80 81       	ld	r24, Z
    2b8e:	91 81       	ldd	r25, Z+1	; 0x01
    2b90:	f9 01       	movw	r30, r18
    2b92:	09 95       	icall

		if( !lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag ) {
    2b94:	e0 91 ab 03 	lds	r30, 0x03AB
    2b98:	f0 e0       	ldi	r31, 0x00	; 0
    2b9a:	ee 0f       	add	r30, r30
    2b9c:	ff 1f       	adc	r31, r31
    2b9e:	e7 54       	subi	r30, 0x47	; 71
    2ba0:	fb 4f       	sbci	r31, 0xFB	; 251
    2ba2:	01 90       	ld	r0, Z+
    2ba4:	f0 81       	ld	r31, Z
    2ba6:	e0 2d       	mov	r30, r0
    2ba8:	85 81       	ldd	r24, Z+5	; 0x05
    2baa:	88 23       	and	r24, r24
    2bac:	09 f0       	breq	.+2      	; 0x2bb0 <rs485Task+0x258>
    2bae:	42 c0       	rjmp	.+132    	; 0x2c34 <rs485Task+0x2dc>
			lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag = 2; // Timeout
    2bb0:	e0 91 ab 03 	lds	r30, 0x03AB
    2bb4:	f0 e0       	ldi	r31, 0x00	; 0
    2bb6:	ee 0f       	add	r30, r30
    2bb8:	ff 1f       	adc	r31, r31
    2bba:	e7 54       	subi	r30, 0x47	; 71
    2bbc:	fb 4f       	sbci	r31, 0xFB	; 251
    2bbe:	01 90       	ld	r0, Z+
    2bc0:	f0 81       	ld	r31, Z
    2bc2:	e0 2d       	mov	r30, r0
    2bc4:	82 e0       	ldi	r24, 0x02	; 2
    2bc6:	85 83       	std	Z+5, r24	; 0x05

			//  N timeout     timeout 
			if( lpArrRS485Channel[ ucRS485ChannelIndex ]->rxErrorCounter < 5 ) {
    2bc8:	e0 91 ab 03 	lds	r30, 0x03AB
    2bcc:	f0 e0       	ldi	r31, 0x00	; 0
    2bce:	ee 0f       	add	r30, r30
    2bd0:	ff 1f       	adc	r31, r31
    2bd2:	e7 54       	subi	r30, 0x47	; 71
    2bd4:	fb 4f       	sbci	r31, 0xFB	; 251
    2bd6:	01 90       	ld	r0, Z+
    2bd8:	f0 81       	ld	r31, Z
    2bda:	e0 2d       	mov	r30, r0
    2bdc:	86 81       	ldd	r24, Z+6	; 0x06
    2bde:	85 30       	cpi	r24, 0x05	; 5
    2be0:	70 f4       	brcc	.+28     	; 0x2bfe <rs485Task+0x2a6>
				++lpArrRS485Channel[ ucRS485ChannelIndex ]->rxErrorCounter;
    2be2:	e0 91 ab 03 	lds	r30, 0x03AB
    2be6:	f0 e0       	ldi	r31, 0x00	; 0
    2be8:	ee 0f       	add	r30, r30
    2bea:	ff 1f       	adc	r31, r31
    2bec:	e7 54       	subi	r30, 0x47	; 71
    2bee:	fb 4f       	sbci	r31, 0xFB	; 251
    2bf0:	01 90       	ld	r0, Z+
    2bf2:	f0 81       	ld	r31, Z
    2bf4:	e0 2d       	mov	r30, r0
    2bf6:	86 81       	ldd	r24, Z+6	; 0x06
    2bf8:	8f 5f       	subi	r24, 0xFF	; 255
    2bfa:	86 83       	std	Z+6, r24	; 0x06
    2bfc:	08 95       	ret
			} else {
				lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485SetTimeOutError( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2bfe:	e0 91 ab 03 	lds	r30, 0x03AB
    2c02:	f0 e0       	ldi	r31, 0x00	; 0
    2c04:	ee 0f       	add	r30, r30
    2c06:	ff 1f       	adc	r31, r31
    2c08:	e7 54       	subi	r30, 0x47	; 71
    2c0a:	fb 4f       	sbci	r31, 0xFB	; 251
    2c0c:	a0 81       	ld	r26, Z
    2c0e:	b1 81       	ldd	r27, Z+1	; 0x01
    2c10:	e0 91 ab 03 	lds	r30, 0x03AB
    2c14:	f0 e0       	ldi	r31, 0x00	; 0
    2c16:	ee 0f       	add	r30, r30
    2c18:	ff 1f       	adc	r31, r31
    2c1a:	e7 54       	subi	r30, 0x47	; 71
    2c1c:	fb 4f       	sbci	r31, 0xFB	; 251
    2c1e:	01 90       	ld	r0, Z+
    2c20:	f0 81       	ld	r31, Z
    2c22:	e0 2d       	mov	r30, r0
    2c24:	17 96       	adiw	r26, 0x07	; 7
    2c26:	2d 91       	ld	r18, X+
    2c28:	3c 91       	ld	r19, X
    2c2a:	18 97       	sbiw	r26, 0x08	; 8
    2c2c:	80 81       	ld	r24, Z
    2c2e:	91 81       	ldd	r25, Z+1	; 0x01
    2c30:	f9 01       	movw	r30, r18
    2c32:	09 95       	icall
    2c34:	08 95       	ret

00002c36 <rs485TaskEnable>:
	}
}

void rs485TaskEnable( void )
{
	usRS485PortAsMaster = 1;
    2c36:	81 e0       	ldi	r24, 0x01	; 1
    2c38:	80 93 a6 03 	sts	0x03A6, r24
}
    2c3c:	08 95       	ret

00002c3e <rs485TaskDisable>:

void rs485TaskDisable( void )
{
	usRS485PortAsMaster = 0;
    2c3e:	10 92 a6 03 	sts	0x03A6, r1
}
    2c42:	08 95       	ret

00002c44 <rs485TaskIsEnable>:

uint8_t rs485TaskIsEnable( void )
{
	return usRS485PortAsMaster;
    2c44:	80 91 a6 03 	lds	r24, 0x03A6
}
    2c48:	08 95       	ret

00002c4a <rs485TaskInit>:
	usRS485PortAsMaster = 1;
}

void rs485TaskDisable( void )
{
	usRS485PortAsMaster = 0;
    2c4a:	10 92 a6 03 	sts	0x03A6, r1
{
	uint8_t i;

	rs485TaskDisable();

	ucRS485txBuffer = ucRS485txrxBuffer;
    2c4e:	8e ea       	ldi	r24, 0xAE	; 174
    2c50:	93 e0       	ldi	r25, 0x03	; 3
    2c52:	90 93 b4 04 	sts	0x04B4, r25
    2c56:	80 93 b3 04 	sts	0x04B3, r24
	ucRS485rxBuffer = ucRS485txrxBuffer;
    2c5a:	90 93 b8 04 	sts	0x04B8, r25
    2c5e:	80 93 b7 04 	sts	0x04B7, r24

	ucChannelCount = 0;
    2c62:	10 92 a7 03 	sts	0x03A7, r1
    2c66:	80 e0       	ldi	r24, 0x00	; 0
    2c68:	90 e0       	ldi	r25, 0x00	; 0
	for( i = 0; i < size_of_array( lpArrRS485Channel ); i++ ) {
		lpArrRS485Channel[i] = NULL;
    2c6a:	fc 01       	movw	r30, r24
    2c6c:	ee 0f       	add	r30, r30
    2c6e:	ff 1f       	adc	r31, r31
    2c70:	e7 54       	subi	r30, 0x47	; 71
    2c72:	fb 4f       	sbci	r31, 0xFB	; 251
    2c74:	11 82       	std	Z+1, r1	; 0x01
    2c76:	10 82       	st	Z, r1
    2c78:	01 96       	adiw	r24, 0x01	; 1

	ucRS485txBuffer = ucRS485txrxBuffer;
	ucRS485rxBuffer = ucRS485txrxBuffer;

	ucChannelCount = 0;
	for( i = 0; i < size_of_array( lpArrRS485Channel ); i++ ) {
    2c7a:	82 33       	cpi	r24, 0x32	; 50
    2c7c:	91 05       	cpc	r25, r1
    2c7e:	a9 f7       	brne	.-22     	; 0x2c6a <rs485TaskInit+0x20>
		lpArrRS485Channel[i] = NULL;
	}
}
    2c80:	08 95       	ret

00002c82 <rs485TimerIsr>:

void rs485TimerIsr( void )
{
	if( uiSysRS485SendRequestTimer ) {
    2c82:	80 91 34 01 	lds	r24, 0x0134
    2c86:	90 91 35 01 	lds	r25, 0x0135
    2c8a:	89 2b       	or	r24, r25
    2c8c:	49 f0       	breq	.+18     	; 0x2ca0 <rs485TimerIsr+0x1e>
		--uiSysRS485SendRequestTimer;
    2c8e:	80 91 34 01 	lds	r24, 0x0134
    2c92:	90 91 35 01 	lds	r25, 0x0135
    2c96:	01 97       	sbiw	r24, 0x01	; 1
    2c98:	90 93 35 01 	sts	0x0135, r25
    2c9c:	80 93 34 01 	sts	0x0134, r24
	}

	if( uiSysRS485ReciverTimer ) {
    2ca0:	80 91 a8 03 	lds	r24, 0x03A8
    2ca4:	90 91 a9 03 	lds	r25, 0x03A9
    2ca8:	89 2b       	or	r24, r25
    2caa:	49 f0       	breq	.+18     	; 0x2cbe <rs485TimerIsr+0x3c>
		--uiSysRS485ReciverTimer;
    2cac:	80 91 a8 03 	lds	r24, 0x03A8
    2cb0:	90 91 a9 03 	lds	r25, 0x03A9
    2cb4:	01 97       	sbiw	r24, 0x01	; 1
    2cb6:	90 93 a9 03 	sts	0x03A9, r25
    2cba:	80 93 a8 03 	sts	0x03A8, r24
    2cbe:	08 95       	ret

00002cc0 <rs485AddChannel>:
	}
}

uint8_t rs485AddChannel( LP_OBJ_RS485_CHANNEL lpChannel )
{
	lpArrRS485Channel[ ucChannelCount ] = lpChannel;
    2cc0:	e0 91 a7 03 	lds	r30, 0x03A7
    2cc4:	f0 e0       	ldi	r31, 0x00	; 0
    2cc6:	ee 0f       	add	r30, r30
    2cc8:	ff 1f       	adc	r31, r31
    2cca:	e7 54       	subi	r30, 0x47	; 71
    2ccc:	fb 4f       	sbci	r31, 0xFB	; 251
    2cce:	91 83       	std	Z+1, r25	; 0x01
    2cd0:	80 83       	st	Z, r24

	if( ++ucChannelCount > size_of_array( lpArrRS485Channel ) ) {
    2cd2:	80 91 a7 03 	lds	r24, 0x03A7
    2cd6:	8f 5f       	subi	r24, 0xFF	; 255
    2cd8:	80 93 a7 03 	sts	0x03A7, r24
    2cdc:	80 91 a7 03 	lds	r24, 0x03A7
    2ce0:	83 33       	cpi	r24, 0x33	; 51
    2ce2:	10 f4       	brcc	.+4      	; 0x2ce8 <rs485AddChannel+0x28>
    2ce4:	81 e0       	ldi	r24, 0x01	; 1
    2ce6:	08 95       	ret
		ucChannelCount = size_of_array( lpArrRS485Channel );
    2ce8:	82 e3       	ldi	r24, 0x32	; 50
    2cea:	80 93 a7 03 	sts	0x03A7, r24
    2cee:	80 e0       	ldi	r24, 0x00	; 0
		return 0;
	}

	return 1;
}
    2cf0:	08 95       	ret

00002cf2 <rs485ChannelDefInit>:

void rs485ChannelDefInit( LP_OBJ_RS485_CHANNEL lpChannel )
{
    2cf2:	fc 01       	movw	r30, r24
	lpChannel->lpObject = NULL;
    2cf4:	11 82       	std	Z+1, r1	; 0x01
    2cf6:	10 82       	st	Z, r1

	lpChannel->msReadTimeOut = 100;
    2cf8:	84 e6       	ldi	r24, 0x64	; 100
    2cfa:	90 e0       	ldi	r25, 0x00	; 0
    2cfc:	93 83       	std	Z+3, r25	; 0x03
    2cfe:	82 83       	std	Z+2, r24	; 0x02
	lpChannel->ucEnableRequest = 0;
    2d00:	14 82       	std	Z+4, r1	; 0x04
	lpChannel->rxErrorCounter = 0;
    2d02:	16 82       	std	Z+6, r1	; 0x06
	lpChannel->ucFlag = 0;
    2d04:	15 82       	std	Z+5, r1	; 0x05

	lpChannel->rs485SetUartSetings = rs485SetUartSetingsNullFunc;
    2d06:	8f e9       	ldi	r24, 0x9F	; 159
    2d08:	96 e1       	ldi	r25, 0x16	; 22
    2d0a:	94 87       	std	Z+12, r25	; 0x0c
    2d0c:	83 87       	std	Z+11, r24	; 0x0b
	lpChannel->rs485RestoreUartSetings = rs485RestoreUartSetingsNullFunc;
    2d0e:	80 ea       	ldi	r24, 0xA0	; 160
    2d10:	96 e1       	ldi	r25, 0x16	; 22
    2d12:	96 87       	std	Z+14, r25	; 0x0e
    2d14:	85 87       	std	Z+13, r24	; 0x0d

	lpChannel->rs485SendRequestFunc = rs485sendRequestNullFunc;
    2d16:	8c e9       	ldi	r24, 0x9C	; 156
    2d18:	96 e1       	ldi	r25, 0x16	; 22
    2d1a:	90 8b       	std	Z+16, r25	; 0x10
    2d1c:	87 87       	std	Z+15, r24	; 0x0f
	lpChannel->rs485GetResponseFunc = rs485getResponseNullFunc;
    2d1e:	8d e9       	ldi	r24, 0x9D	; 157
    2d20:	96 e1       	ldi	r25, 0x16	; 22
    2d22:	92 8b       	std	Z+18, r25	; 0x12
    2d24:	81 8b       	std	Z+17, r24	; 0x11

	lpChannel->rs485SetTimeOutError = rs485SetTimeOutErrorNullFunc;
    2d26:	81 ea       	ldi	r24, 0xA1	; 161
    2d28:	96 e1       	ldi	r25, 0x16	; 22
    2d2a:	90 87       	std	Z+8, r25	; 0x08
    2d2c:	87 83       	std	Z+7, r24	; 0x07
	lpChannel->rs485ClrTimeOutError = rs485ClrTimeOutErrorNullFunc;
    2d2e:	82 ea       	ldi	r24, 0xA2	; 162
    2d30:	96 e1       	ldi	r25, 0x16	; 22
    2d32:	92 87       	std	Z+10, r25	; 0x0a
    2d34:	81 87       	std	Z+9, r24	; 0x09
}
    2d36:	08 95       	ret

00002d38 <rs485sendRequestNullFunc>:

void rs485sendRequestNullFunc( void *lpObject )
{
}
    2d38:	08 95       	ret

00002d3a <rs485getResponseNullFunc>:

uint8_t rs485getResponseNullFunc( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
	return 1;
}
    2d3a:	81 e0       	ldi	r24, 0x01	; 1
    2d3c:	08 95       	ret

00002d3e <rs485SetUartSetingsNullFunc>:

void rs485SetUartSetingsNullFunc( void *lpObject )
{
}
    2d3e:	08 95       	ret

00002d40 <rs485RestoreUartSetingsNullFunc>:

void rs485RestoreUartSetingsNullFunc( void *lpObject )
{
}
    2d40:	08 95       	ret

00002d42 <rs485SetTimeOutErrorNullFunc>:

void rs485SetTimeOutErrorNullFunc( void *lpObject )
{
}
    2d42:	08 95       	ret

00002d44 <rs485ClrTimeOutErrorNullFunc>:

void rs485ClrTimeOutErrorNullFunc( void *lpObject )
{
}
    2d44:	08 95       	ret

00002d46 <__vector_20>:

	UDR0 = ucRS485txBuffer[ ucRS485txState ];
}

ISR( SIG_UART_TX )
{
    2d46:	1f 92       	push	r1
    2d48:	0f 92       	push	r0
    2d4a:	0f b6       	in	r0, 0x3f	; 63
    2d4c:	0f 92       	push	r0
    2d4e:	0b b6       	in	r0, 0x3b	; 59
    2d50:	0f 92       	push	r0
    2d52:	11 24       	eor	r1, r1
    2d54:	8f 93       	push	r24
    2d56:	9f 93       	push	r25
    2d58:	ef 93       	push	r30
    2d5a:	ff 93       	push	r31
	if( !usRS485PortAsMaster ) {
    2d5c:	80 91 a6 03 	lds	r24, 0x03A6
    2d60:	88 23       	and	r24, r24
    2d62:	11 f4       	brne	.+4      	; 0x2d68 <__vector_20+0x22>
		disable_rs485_transmit();
    2d64:	1a 98       	cbi	0x03, 2	; 3
    2d66:	20 c0       	rjmp	.+64     	; 0x2da8 <__vector_20+0x62>
	} else {
		if( ++ucRS485txState != ucRS485txBufferLenght ) {
    2d68:	80 91 b2 04 	lds	r24, 0x04B2
    2d6c:	8f 5f       	subi	r24, 0xFF	; 255
    2d6e:	80 93 b2 04 	sts	0x04B2, r24
    2d72:	90 91 b2 04 	lds	r25, 0x04B2
    2d76:	80 91 b5 04 	lds	r24, 0x04B5
    2d7a:	98 17       	cp	r25, r24
    2d7c:	59 f0       	breq	.+22     	; 0x2d94 <__vector_20+0x4e>
			UDR0 = ucRS485txBuffer[ ucRS485txState ];
    2d7e:	80 91 b2 04 	lds	r24, 0x04B2
    2d82:	e0 91 b3 04 	lds	r30, 0x04B3
    2d86:	f0 91 b4 04 	lds	r31, 0x04B4
    2d8a:	e8 0f       	add	r30, r24
    2d8c:	f1 1d       	adc	r31, r1
    2d8e:	80 81       	ld	r24, Z
    2d90:	8c b9       	out	0x0c, r24	; 12
    2d92:	0a c0       	rjmp	.+20     	; 0x2da8 <__vector_20+0x62>
		} else {
			disable_rs485_transmit();
    2d94:	1a 98       	cbi	0x03, 2	; 3
			UCSR0B |= _BV( RXEN0 ) | _BV( RXCIE0 );
    2d96:	8a b1       	in	r24, 0x0a	; 10
    2d98:	80 69       	ori	r24, 0x90	; 144
    2d9a:	8a b9       	out	0x0a, r24	; 10

			ucRS485txState = ucRS485txBufferLenght = 0;
    2d9c:	10 92 b5 04 	sts	0x04B5, r1
    2da0:	80 91 b5 04 	lds	r24, 0x04B5
    2da4:	80 93 b2 04 	sts	0x04B2, r24
		}
	}
}
    2da8:	ff 91       	pop	r31
    2daa:	ef 91       	pop	r30
    2dac:	9f 91       	pop	r25
    2dae:	8f 91       	pop	r24
    2db0:	0f 90       	pop	r0
    2db2:	0b be       	out	0x3b, r0	; 59
    2db4:	0f 90       	pop	r0
    2db6:	0f be       	out	0x3f, r0	; 63
    2db8:	0f 90       	pop	r0
    2dba:	1f 90       	pop	r1
    2dbc:	18 95       	reti

00002dbe <__vector_18>:

ISR( SIG_UART_RX )
{
    2dbe:	1f 92       	push	r1
    2dc0:	0f 92       	push	r0
    2dc2:	0f b6       	in	r0, 0x3f	; 63
    2dc4:	0f 92       	push	r0
    2dc6:	0b b6       	in	r0, 0x3b	; 59
    2dc8:	0f 92       	push	r0
    2dca:	11 24       	eor	r1, r1
    2dcc:	2f 93       	push	r18
    2dce:	3f 93       	push	r19
    2dd0:	4f 93       	push	r20
    2dd2:	5f 93       	push	r21
    2dd4:	6f 93       	push	r22
    2dd6:	7f 93       	push	r23
    2dd8:	8f 93       	push	r24
    2dda:	9f 93       	push	r25
    2ddc:	af 93       	push	r26
    2dde:	bf 93       	push	r27
    2de0:	ef 93       	push	r30
    2de2:	ff 93       	push	r31
    2de4:	df 93       	push	r29
    2de6:	cf 93       	push	r28
    2de8:	0f 92       	push	r0
    2dea:	cd b7       	in	r28, 0x3d	; 61
    2dec:	de b7       	in	r29, 0x3e	; 62
	if( !usRS485PortAsMaster ) {
    2dee:	80 91 a6 03 	lds	r24, 0x03A6
    2df2:	88 23       	and	r24, r24
    2df4:	31 f4       	brne	.+12     	; 0x2e02 <__vector_18+0x44>
		pxMBFrameCBByteReceived();
    2df6:	e0 91 0f 07 	lds	r30, 0x070F
    2dfa:	f0 91 10 07 	lds	r31, 0x0710
    2dfe:	09 95       	icall
    2e00:	13 c0       	rjmp	.+38     	; 0x2e28 <__vector_18+0x6a>
	} else {
		volatile char c = UDR0;
    2e02:	8c b1       	in	r24, 0x0c	; 12
    2e04:	89 83       	std	Y+1, r24	; 0x01

		if( ucRS485rxState < 260 ) {
    2e06:	80 91 b6 04 	lds	r24, 0x04B6
			ucRS485rxBuffer[ ucRS485rxState ] = c;
    2e0a:	80 91 b6 04 	lds	r24, 0x04B6
    2e0e:	e0 91 b7 04 	lds	r30, 0x04B7
    2e12:	f0 91 b8 04 	lds	r31, 0x04B8
    2e16:	e8 0f       	add	r30, r24
    2e18:	f1 1d       	adc	r31, r1
    2e1a:	89 81       	ldd	r24, Y+1	; 0x01
    2e1c:	80 83       	st	Z, r24

			++ucRS485rxState;
    2e1e:	80 91 b6 04 	lds	r24, 0x04B6
    2e22:	8f 5f       	subi	r24, 0xFF	; 255
    2e24:	80 93 b6 04 	sts	0x04B6, r24
		} else {
			ucRS485rxState = 0;
		}
	}
}
    2e28:	0f 90       	pop	r0
    2e2a:	cf 91       	pop	r28
    2e2c:	df 91       	pop	r29
    2e2e:	ff 91       	pop	r31
    2e30:	ef 91       	pop	r30
    2e32:	bf 91       	pop	r27
    2e34:	af 91       	pop	r26
    2e36:	9f 91       	pop	r25
    2e38:	8f 91       	pop	r24
    2e3a:	7f 91       	pop	r23
    2e3c:	6f 91       	pop	r22
    2e3e:	5f 91       	pop	r21
    2e40:	4f 91       	pop	r20
    2e42:	3f 91       	pop	r19
    2e44:	2f 91       	pop	r18
    2e46:	0f 90       	pop	r0
    2e48:	0b be       	out	0x3b, r0	; 59
    2e4a:	0f 90       	pop	r0
    2e4c:	0f be       	out	0x3f, r0	; 63
    2e4e:	0f 90       	pop	r0
    2e50:	1f 90       	pop	r1
    2e52:	18 95       	reti

00002e54 <__vector_19>:

ISR( SIG_UART_UDRE )
{
    2e54:	1f 92       	push	r1
    2e56:	0f 92       	push	r0
    2e58:	0f b6       	in	r0, 0x3f	; 63
    2e5a:	0f 92       	push	r0
    2e5c:	0b b6       	in	r0, 0x3b	; 59
    2e5e:	0f 92       	push	r0
    2e60:	11 24       	eor	r1, r1
    2e62:	2f 93       	push	r18
    2e64:	3f 93       	push	r19
    2e66:	4f 93       	push	r20
    2e68:	5f 93       	push	r21
    2e6a:	6f 93       	push	r22
    2e6c:	7f 93       	push	r23
    2e6e:	8f 93       	push	r24
    2e70:	9f 93       	push	r25
    2e72:	af 93       	push	r26
    2e74:	bf 93       	push	r27
    2e76:	ef 93       	push	r30
    2e78:	ff 93       	push	r31
	if( !usRS485PortAsMaster ) {
    2e7a:	80 91 a6 03 	lds	r24, 0x03A6
    2e7e:	88 23       	and	r24, r24
    2e80:	29 f4       	brne	.+10     	; 0x2e8c <__vector_19+0x38>
		pxMBFrameCBTransmitterEmpty();
    2e82:	e0 91 0b 07 	lds	r30, 0x070B
    2e86:	f0 91 0c 07 	lds	r31, 0x070C
    2e8a:	09 95       	icall
	}
}
    2e8c:	ff 91       	pop	r31
    2e8e:	ef 91       	pop	r30
    2e90:	bf 91       	pop	r27
    2e92:	af 91       	pop	r26
    2e94:	9f 91       	pop	r25
    2e96:	8f 91       	pop	r24
    2e98:	7f 91       	pop	r23
    2e9a:	6f 91       	pop	r22
    2e9c:	5f 91       	pop	r21
    2e9e:	4f 91       	pop	r20
    2ea0:	3f 91       	pop	r19
    2ea2:	2f 91       	pop	r18
    2ea4:	0f 90       	pop	r0
    2ea6:	0b be       	out	0x3b, r0	; 59
    2ea8:	0f 90       	pop	r0
    2eaa:	0f be       	out	0x3f, r0	; 63
    2eac:	0f 90       	pop	r0
    2eae:	1f 90       	pop	r1
    2eb0:	18 95       	reti

00002eb2 <initRS485>:

void initRS485( unsigned long ulBaudRate, uint8_t ucDataBits, uint8_t ucStopBits, uint8_t ucParity )
{
    2eb2:	cf 92       	push	r12
    2eb4:	df 92       	push	r13
    2eb6:	ef 92       	push	r14
    2eb8:	ff 92       	push	r15
    2eba:	0f 93       	push	r16
    2ebc:	6b 01       	movw	r12, r22
    2ebe:	7c 01       	movw	r14, r24
	if( usRS485PortAsMaster ) {
    2ec0:	80 91 a6 03 	lds	r24, 0x03A6
    2ec4:	88 23       	and	r24, r24
    2ec6:	09 f4       	brne	.+2      	; 0x2eca <initRS485+0x18>
    2ec8:	28 c1       	rjmp	.+592    	; 0x311a <initRS485+0x268>
		disable_rs485_transmit();
    2eca:	1a 98       	cbi	0x03, 2	; 3
		
		UCSR0A = 0;
    2ecc:	1b b8       	out	0x0b, r1	; 11
		UCSR0B = 0;
    2ece:	1a b8       	out	0x0a, r1	; 10
		UCSR0C = 0;
    2ed0:	10 92 95 00 	sts	0x0095, r1

		switch( ulBaudRate ) {
    2ed4:	80 e0       	ldi	r24, 0x00	; 0
    2ed6:	c8 16       	cp	r12, r24
    2ed8:	86 e9       	ldi	r24, 0x96	; 150
    2eda:	d8 06       	cpc	r13, r24
    2edc:	80 e0       	ldi	r24, 0x00	; 0
    2ede:	e8 06       	cpc	r14, r24
    2ee0:	80 e0       	ldi	r24, 0x00	; 0
    2ee2:	f8 06       	cpc	r15, r24
    2ee4:	09 f4       	brne	.+2      	; 0x2ee8 <initRS485+0x36>
    2ee6:	c7 c0       	rjmp	.+398    	; 0x3076 <initRS485+0x1c4>
    2ee8:	81 e0       	ldi	r24, 0x01	; 1
    2eea:	c8 16       	cp	r12, r24
    2eec:	86 e9       	ldi	r24, 0x96	; 150
    2eee:	d8 06       	cpc	r13, r24
    2ef0:	80 e0       	ldi	r24, 0x00	; 0
    2ef2:	e8 06       	cpc	r14, r24
    2ef4:	80 e0       	ldi	r24, 0x00	; 0
    2ef6:	f8 06       	cpc	r15, r24
    2ef8:	08 f0       	brcs	.+2      	; 0x2efc <initRS485+0x4a>
    2efa:	47 c0       	rjmp	.+142    	; 0x2f8a <initRS485+0xd8>
    2efc:	80 e8       	ldi	r24, 0x80	; 128
    2efe:	c8 16       	cp	r12, r24
    2f00:	85 e2       	ldi	r24, 0x25	; 37
    2f02:	d8 06       	cpc	r13, r24
    2f04:	80 e0       	ldi	r24, 0x00	; 0
    2f06:	e8 06       	cpc	r14, r24
    2f08:	80 e0       	ldi	r24, 0x00	; 0
    2f0a:	f8 06       	cpc	r15, r24
    2f0c:	09 f4       	brne	.+2      	; 0x2f10 <initRS485+0x5e>
    2f0e:	9b c0       	rjmp	.+310    	; 0x3046 <initRS485+0x194>
    2f10:	81 e8       	ldi	r24, 0x81	; 129
    2f12:	c8 16       	cp	r12, r24
    2f14:	85 e2       	ldi	r24, 0x25	; 37
    2f16:	d8 06       	cpc	r13, r24
    2f18:	80 e0       	ldi	r24, 0x00	; 0
    2f1a:	e8 06       	cpc	r14, r24
    2f1c:	80 e0       	ldi	r24, 0x00	; 0
    2f1e:	f8 06       	cpc	r15, r24
    2f20:	a8 f4       	brcc	.+42     	; 0x2f4c <initRS485+0x9a>
    2f22:	80 e6       	ldi	r24, 0x60	; 96
    2f24:	c8 16       	cp	r12, r24
    2f26:	89 e0       	ldi	r24, 0x09	; 9
    2f28:	d8 06       	cpc	r13, r24
    2f2a:	80 e0       	ldi	r24, 0x00	; 0
    2f2c:	e8 06       	cpc	r14, r24
    2f2e:	80 e0       	ldi	r24, 0x00	; 0
    2f30:	f8 06       	cpc	r15, r24
    2f32:	09 f4       	brne	.+2      	; 0x2f36 <initRS485+0x84>
    2f34:	7b c0       	rjmp	.+246    	; 0x302c <initRS485+0x17a>
    2f36:	80 ec       	ldi	r24, 0xC0	; 192
    2f38:	c8 16       	cp	r12, r24
    2f3a:	82 e1       	ldi	r24, 0x12	; 18
    2f3c:	d8 06       	cpc	r13, r24
    2f3e:	80 e0       	ldi	r24, 0x00	; 0
    2f40:	e8 06       	cpc	r14, r24
    2f42:	80 e0       	ldi	r24, 0x00	; 0
    2f44:	f8 06       	cpc	r15, r24
    2f46:	09 f0       	breq	.+2      	; 0x2f4a <initRS485+0x98>
    2f48:	bd c0       	rjmp	.+378    	; 0x30c4 <initRS485+0x212>
    2f4a:	77 c0       	rjmp	.+238    	; 0x303a <initRS485+0x188>
    2f4c:	80 e0       	ldi	r24, 0x00	; 0
    2f4e:	c8 16       	cp	r12, r24
    2f50:	8b e4       	ldi	r24, 0x4B	; 75
    2f52:	d8 06       	cpc	r13, r24
    2f54:	80 e0       	ldi	r24, 0x00	; 0
    2f56:	e8 06       	cpc	r14, r24
    2f58:	80 e0       	ldi	r24, 0x00	; 0
    2f5a:	f8 06       	cpc	r15, r24
    2f5c:	09 f4       	brne	.+2      	; 0x2f60 <initRS485+0xae>
    2f5e:	7f c0       	rjmp	.+254    	; 0x305e <initRS485+0x1ac>
    2f60:	80 e8       	ldi	r24, 0x80	; 128
    2f62:	c8 16       	cp	r12, r24
    2f64:	80 e7       	ldi	r24, 0x70	; 112
    2f66:	d8 06       	cpc	r13, r24
    2f68:	80 e0       	ldi	r24, 0x00	; 0
    2f6a:	e8 06       	cpc	r14, r24
    2f6c:	80 e0       	ldi	r24, 0x00	; 0
    2f6e:	f8 06       	cpc	r15, r24
    2f70:	09 f4       	brne	.+2      	; 0x2f74 <initRS485+0xc2>
    2f72:	7b c0       	rjmp	.+246    	; 0x306a <initRS485+0x1b8>
    2f74:	80 e4       	ldi	r24, 0x40	; 64
    2f76:	c8 16       	cp	r12, r24
    2f78:	88 e3       	ldi	r24, 0x38	; 56
    2f7a:	d8 06       	cpc	r13, r24
    2f7c:	80 e0       	ldi	r24, 0x00	; 0
    2f7e:	e8 06       	cpc	r14, r24
    2f80:	80 e0       	ldi	r24, 0x00	; 0
    2f82:	f8 06       	cpc	r15, r24
    2f84:	09 f0       	breq	.+2      	; 0x2f88 <initRS485+0xd6>
    2f86:	9e c0       	rjmp	.+316    	; 0x30c4 <initRS485+0x212>
    2f88:	64 c0       	rjmp	.+200    	; 0x3052 <initRS485+0x1a0>
    2f8a:	80 e0       	ldi	r24, 0x00	; 0
    2f8c:	c8 16       	cp	r12, r24
    2f8e:	84 e8       	ldi	r24, 0x84	; 132
    2f90:	d8 06       	cpc	r13, r24
    2f92:	83 e0       	ldi	r24, 0x03	; 3
    2f94:	e8 06       	cpc	r14, r24
    2f96:	80 e0       	ldi	r24, 0x00	; 0
    2f98:	f8 06       	cpc	r15, r24
    2f9a:	09 f4       	brne	.+2      	; 0x2f9e <initRS485+0xec>
    2f9c:	8e c0       	rjmp	.+284    	; 0x30ba <initRS485+0x208>
    2f9e:	81 e0       	ldi	r24, 0x01	; 1
    2fa0:	c8 16       	cp	r12, r24
    2fa2:	84 e8       	ldi	r24, 0x84	; 132
    2fa4:	d8 06       	cpc	r13, r24
    2fa6:	83 e0       	ldi	r24, 0x03	; 3
    2fa8:	e8 06       	cpc	r14, r24
    2faa:	80 e0       	ldi	r24, 0x00	; 0
    2fac:	f8 06       	cpc	r15, r24
    2fae:	f8 f4       	brcc	.+62     	; 0x2fee <initRS485+0x13c>
    2fb0:	80 e0       	ldi	r24, 0x00	; 0
    2fb2:	c8 16       	cp	r12, r24
    2fb4:	8c e2       	ldi	r24, 0x2C	; 44
    2fb6:	d8 06       	cpc	r13, r24
    2fb8:	81 e0       	ldi	r24, 0x01	; 1
    2fba:	e8 06       	cpc	r14, r24
    2fbc:	80 e0       	ldi	r24, 0x00	; 0
    2fbe:	f8 06       	cpc	r15, r24
    2fc0:	09 f4       	brne	.+2      	; 0x2fc4 <initRS485+0x112>
    2fc2:	65 c0       	rjmp	.+202    	; 0x308e <initRS485+0x1dc>
    2fc4:	80 e0       	ldi	r24, 0x00	; 0
    2fc6:	c8 16       	cp	r12, r24
    2fc8:	82 ec       	ldi	r24, 0xC2	; 194
    2fca:	d8 06       	cpc	r13, r24
    2fcc:	81 e0       	ldi	r24, 0x01	; 1
    2fce:	e8 06       	cpc	r14, r24
    2fd0:	80 e0       	ldi	r24, 0x00	; 0
    2fd2:	f8 06       	cpc	r15, r24
    2fd4:	09 f4       	brne	.+2      	; 0x2fd8 <initRS485+0x126>
    2fd6:	61 c0       	rjmp	.+194    	; 0x309a <initRS485+0x1e8>
    2fd8:	80 e0       	ldi	r24, 0x00	; 0
    2fda:	c8 16       	cp	r12, r24
    2fdc:	81 ee       	ldi	r24, 0xE1	; 225
    2fde:	d8 06       	cpc	r13, r24
    2fe0:	80 e0       	ldi	r24, 0x00	; 0
    2fe2:	e8 06       	cpc	r14, r24
    2fe4:	80 e0       	ldi	r24, 0x00	; 0
    2fe6:	f8 06       	cpc	r15, r24
    2fe8:	09 f0       	breq	.+2      	; 0x2fec <initRS485+0x13a>
    2fea:	6c c0       	rjmp	.+216    	; 0x30c4 <initRS485+0x212>
    2fec:	4a c0       	rjmp	.+148    	; 0x3082 <initRS485+0x1d0>
    2fee:	80 e2       	ldi	r24, 0x20	; 32
    2ff0:	c8 16       	cp	r12, r24
    2ff2:	81 ea       	ldi	r24, 0xA1	; 161
    2ff4:	d8 06       	cpc	r13, r24
    2ff6:	87 e0       	ldi	r24, 0x07	; 7
    2ff8:	e8 06       	cpc	r14, r24
    2ffa:	80 e0       	ldi	r24, 0x00	; 0
    2ffc:	f8 06       	cpc	r15, r24
    2ffe:	09 f4       	brne	.+2      	; 0x3002 <initRS485+0x150>
    3000:	52 c0       	rjmp	.+164    	; 0x30a6 <initRS485+0x1f4>
    3002:	80 e4       	ldi	r24, 0x40	; 64
    3004:	c8 16       	cp	r12, r24
    3006:	82 e4       	ldi	r24, 0x42	; 66
    3008:	d8 06       	cpc	r13, r24
    300a:	8f e0       	ldi	r24, 0x0F	; 15
    300c:	e8 06       	cpc	r14, r24
    300e:	80 e0       	ldi	r24, 0x00	; 0
    3010:	f8 06       	cpc	r15, r24
    3012:	09 f4       	brne	.+2      	; 0x3016 <initRS485+0x164>
    3014:	4e c0       	rjmp	.+156    	; 0x30b2 <initRS485+0x200>
    3016:	80 e9       	ldi	r24, 0x90	; 144
    3018:	c8 16       	cp	r12, r24
    301a:	80 ed       	ldi	r24, 0xD0	; 208
    301c:	d8 06       	cpc	r13, r24
    301e:	83 e0       	ldi	r24, 0x03	; 3
    3020:	e8 06       	cpc	r14, r24
    3022:	80 e0       	ldi	r24, 0x00	; 0
    3024:	f8 06       	cpc	r15, r24
    3026:	09 f0       	breq	.+2      	; 0x302a <initRS485+0x178>
    3028:	4d c0       	rjmp	.+154    	; 0x30c4 <initRS485+0x212>
    302a:	47 c0       	rjmp	.+142    	; 0x30ba <initRS485+0x208>
    302c:	e0 ea       	ldi	r30, 0xA0	; 160
    302e:	ce 2e       	mov	r12, r30
    3030:	e1 e0       	ldi	r30, 0x01	; 1
    3032:	de 2e       	mov	r13, r30
    3034:	e1 2c       	mov	r14, r1
    3036:	f1 2c       	mov	r15, r1
    3038:	45 c0       	rjmp	.+138    	; 0x30c4 <initRS485+0x212>
    303a:	7f ec       	ldi	r23, 0xCF	; 207
    303c:	c7 2e       	mov	r12, r23
    303e:	d1 2c       	mov	r13, r1
    3040:	e1 2c       	mov	r14, r1
    3042:	f1 2c       	mov	r15, r1
    3044:	3f c0       	rjmp	.+126    	; 0x30c4 <initRS485+0x212>
		case 2400: ulBaudRate = 416; break;
		case 4800: ulBaudRate = 207; break;
    3046:	67 e6       	ldi	r22, 0x67	; 103
    3048:	c6 2e       	mov	r12, r22
    304a:	d1 2c       	mov	r13, r1
    304c:	e1 2c       	mov	r14, r1
    304e:	f1 2c       	mov	r15, r1
    3050:	39 c0       	rjmp	.+114    	; 0x30c4 <initRS485+0x212>
		case 9600: ulBaudRate = 103; break;
    3052:	54 e4       	ldi	r21, 0x44	; 68
    3054:	c5 2e       	mov	r12, r21
    3056:	d1 2c       	mov	r13, r1
    3058:	e1 2c       	mov	r14, r1
    305a:	f1 2c       	mov	r15, r1
    305c:	33 c0       	rjmp	.+102    	; 0x30c4 <initRS485+0x212>
		case 14400: ulBaudRate = 68; break;
    305e:	33 e3       	ldi	r19, 0x33	; 51
    3060:	c3 2e       	mov	r12, r19
    3062:	d1 2c       	mov	r13, r1
    3064:	e1 2c       	mov	r14, r1
    3066:	f1 2c       	mov	r15, r1
    3068:	2d c0       	rjmp	.+90     	; 0x30c4 <initRS485+0x212>
		case 19200: ulBaudRate = 51; break;
    306a:	92 e2       	ldi	r25, 0x22	; 34
    306c:	c9 2e       	mov	r12, r25
    306e:	d1 2c       	mov	r13, r1
    3070:	e1 2c       	mov	r14, r1
    3072:	f1 2c       	mov	r15, r1
    3074:	27 c0       	rjmp	.+78     	; 0x30c4 <initRS485+0x212>
		case 28800: ulBaudRate = 34; break;
    3076:	89 e1       	ldi	r24, 0x19	; 25
    3078:	c8 2e       	mov	r12, r24
    307a:	d1 2c       	mov	r13, r1
    307c:	e1 2c       	mov	r14, r1
    307e:	f1 2c       	mov	r15, r1
    3080:	21 c0       	rjmp	.+66     	; 0x30c4 <initRS485+0x212>
		case 38400: ulBaudRate = 25; break;
    3082:	b0 e1       	ldi	r27, 0x10	; 16
    3084:	cb 2e       	mov	r12, r27
    3086:	d1 2c       	mov	r13, r1
    3088:	e1 2c       	mov	r14, r1
    308a:	f1 2c       	mov	r15, r1
    308c:	1b c0       	rjmp	.+54     	; 0x30c4 <initRS485+0x212>
		case 57600: ulBaudRate = 16; break;
    308e:	ac e0       	ldi	r26, 0x0C	; 12
    3090:	ca 2e       	mov	r12, r26
    3092:	d1 2c       	mov	r13, r1
    3094:	e1 2c       	mov	r14, r1
    3096:	f1 2c       	mov	r15, r1
    3098:	15 c0       	rjmp	.+42     	; 0x30c4 <initRS485+0x212>
		case 76800: ulBaudRate = 12; break;
    309a:	f8 e0       	ldi	r31, 0x08	; 8
    309c:	cf 2e       	mov	r12, r31
    309e:	d1 2c       	mov	r13, r1
    30a0:	e1 2c       	mov	r14, r1
    30a2:	f1 2c       	mov	r15, r1
    30a4:	0f c0       	rjmp	.+30     	; 0x30c4 <initRS485+0x212>
		case 115200: ulBaudRate = 8; break;
    30a6:	e1 e0       	ldi	r30, 0x01	; 1
    30a8:	ce 2e       	mov	r12, r30
    30aa:	d1 2c       	mov	r13, r1
    30ac:	e1 2c       	mov	r14, r1
    30ae:	f1 2c       	mov	r15, r1
    30b0:	09 c0       	rjmp	.+18     	; 0x30c4 <initRS485+0x212>
		//case 115200: UCSR0C |= 1<<UMSEL0; UCSR0A |= 1<<U2X0; ulBaudRate = 16; break;
		case 230400: ulBaudRate = 3; break;
		case 250000: ulBaudRate = 3; break;
		case 500000: ulBaudRate = 1; break;
    30b2:	cc 24       	eor	r12, r12
    30b4:	dd 24       	eor	r13, r13
    30b6:	76 01       	movw	r14, r12
    30b8:	05 c0       	rjmp	.+10     	; 0x30c4 <initRS485+0x212>
    30ba:	73 e0       	ldi	r23, 0x03	; 3
    30bc:	c7 2e       	mov	r12, r23
    30be:	d1 2c       	mov	r13, r1
    30c0:	e1 2c       	mov	r14, r1
    30c2:	f1 2c       	mov	r15, r1
		case 1000000: ulBaudRate = 0; break;
		//default: ulBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
		}

		UBRR0H = ulBaudRate>>8;
    30c4:	bb 27       	eor	r27, r27
    30c6:	af 2d       	mov	r26, r15
    30c8:	9e 2d       	mov	r25, r14
    30ca:	8d 2d       	mov	r24, r13
    30cc:	80 93 90 00 	sts	0x0090, r24
		UBRR0L = ulBaudRate;
    30d0:	c9 b8       	out	0x09, r12	; 9

		switch ( ucDataBits ) {
    30d2:	47 30       	cpi	r20, 0x07	; 7
    30d4:	31 f0       	breq	.+12     	; 0x30e2 <initRS485+0x230>
    30d6:	48 30       	cpi	r20, 0x08	; 8
    30d8:	49 f4       	brne	.+18     	; 0x30ec <initRS485+0x23a>
		case 8:
			UCSR0C |= _BV( UCSZ01 ) | _BV( UCSZ00 );
    30da:	80 91 95 00 	lds	r24, 0x0095
    30de:	86 60       	ori	r24, 0x06	; 6
    30e0:	03 c0       	rjmp	.+6      	; 0x30e8 <initRS485+0x236>
		 break;
		case 7:
			UCSR0C |= _BV( UCSZ01 );
    30e2:	80 91 95 00 	lds	r24, 0x0095
    30e6:	84 60       	ori	r24, 0x04	; 4
    30e8:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		switch ( ucStopBits ) {
    30ec:	22 30       	cpi	r18, 0x02	; 2
    30ee:	29 f4       	brne	.+10     	; 0x30fa <initRS485+0x248>
		case 1: 
		 break;
		case 2:
			UCSR0C |= _BV( USBS0 );
    30f0:	80 91 95 00 	lds	r24, 0x0095
    30f4:	88 60       	ori	r24, 0x08	; 8
    30f6:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		switch ( ucParity ) {
    30fa:	01 30       	cpi	r16, 0x01	; 1
    30fc:	19 f0       	breq	.+6      	; 0x3104 <initRS485+0x252>
    30fe:	02 30       	cpi	r16, 0x02	; 2
    3100:	51 f4       	brne	.+20     	; 0x3116 <initRS485+0x264>
    3102:	04 c0       	rjmp	.+8      	; 0x310c <initRS485+0x25a>
		case 0: // PAR_NONE:
		 break;

		case 1: // PAR_ODD
			UCSR0C |= _BV( UPM01 ) | _BV( UPM00 );
    3104:	80 91 95 00 	lds	r24, 0x0095
    3108:	80 63       	ori	r24, 0x30	; 48
    310a:	03 c0       	rjmp	.+6      	; 0x3112 <initRS485+0x260>
		 break;

		case 2: // PAR_EVEN
			UCSR0C |= _BV( UPM01 );
    310c:	80 91 95 00 	lds	r24, 0x0095
    3110:	80 62       	ori	r24, 0x20	; 32
    3112:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		UCSR0B = _BV( TXEN0 ) | _BV( TXCIE0 );
    3116:	88 e4       	ldi	r24, 0x48	; 72
    3118:	8a b9       	out	0x0a, r24	; 10
	}
}
    311a:	0f 91       	pop	r16
    311c:	ff 90       	pop	r15
    311e:	ef 90       	pop	r14
    3120:	df 90       	pop	r13
    3122:	cf 90       	pop	r12
    3124:	08 95       	ret

00003126 <rs485SendBuffer>:
void rs485ClrTimeOutErrorNullFunc( void *lpObject )
{
}

void rs485SendBuffer( uint8_t *buffer, uint8_t len )
{
    3126:	1f 93       	push	r17
    3128:	28 2f       	mov	r18, r24
    312a:	79 2f       	mov	r23, r25
    312c:	16 2f       	mov	r17, r22
	memcpy( (char*)ucRS485txBuffer, buffer, len );
    312e:	80 91 b3 04 	lds	r24, 0x04B3
    3132:	90 91 b4 04 	lds	r25, 0x04B4
    3136:	62 2f       	mov	r22, r18
    3138:	41 2f       	mov	r20, r17
    313a:	50 e0       	ldi	r21, 0x00	; 0
    313c:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <memcpy>

	ucRS485txBufferLenght = len;
    3140:	10 93 b5 04 	sts	0x04B5, r17
	ucRS485rxState = ucRS485txState = 0;
    3144:	10 92 b2 04 	sts	0x04B2, r1
    3148:	80 91 b2 04 	lds	r24, 0x04B2
    314c:	80 93 b6 04 	sts	0x04B6, r24

	UCSR0B &= ~( _BV( RXEN0 ) |  _BV( RXCIE0 ) );
    3150:	8a b1       	in	r24, 0x0a	; 10
    3152:	8f 76       	andi	r24, 0x6F	; 111
    3154:	8a b9       	out	0x0a, r24	; 10
	enable_rs485_transmit();
    3156:	1a 9a       	sbi	0x03, 2	; 3

	UDR0 = ucRS485txBuffer[ ucRS485txState ];
    3158:	80 91 b2 04 	lds	r24, 0x04B2
    315c:	e0 91 b3 04 	lds	r30, 0x04B3
    3160:	f0 91 b4 04 	lds	r31, 0x04B4
    3164:	e8 0f       	add	r30, r24
    3166:	f1 1d       	adc	r31, r1
    3168:	80 81       	ld	r24, Z
    316a:	8c b9       	out	0x0c, r24	; 12
}
    316c:	1f 91       	pop	r17
    316e:	08 95       	ret

00003170 <__mulsi3>:
    3170:	62 9f       	mul	r22, r18
    3172:	d0 01       	movw	r26, r0
    3174:	73 9f       	mul	r23, r19
    3176:	f0 01       	movw	r30, r0
    3178:	82 9f       	mul	r24, r18
    317a:	e0 0d       	add	r30, r0
    317c:	f1 1d       	adc	r31, r1
    317e:	64 9f       	mul	r22, r20
    3180:	e0 0d       	add	r30, r0
    3182:	f1 1d       	adc	r31, r1
    3184:	92 9f       	mul	r25, r18
    3186:	f0 0d       	add	r31, r0
    3188:	83 9f       	mul	r24, r19
    318a:	f0 0d       	add	r31, r0
    318c:	74 9f       	mul	r23, r20
    318e:	f0 0d       	add	r31, r0
    3190:	65 9f       	mul	r22, r21
    3192:	f0 0d       	add	r31, r0
    3194:	99 27       	eor	r25, r25
    3196:	72 9f       	mul	r23, r18
    3198:	b0 0d       	add	r27, r0
    319a:	e1 1d       	adc	r30, r1
    319c:	f9 1f       	adc	r31, r25
    319e:	63 9f       	mul	r22, r19
    31a0:	b0 0d       	add	r27, r0
    31a2:	e1 1d       	adc	r30, r1
    31a4:	f9 1f       	adc	r31, r25
    31a6:	bd 01       	movw	r22, r26
    31a8:	cf 01       	movw	r24, r30
    31aa:	11 24       	eor	r1, r1
    31ac:	08 95       	ret

000031ae <__udivmodsi4>:
    31ae:	a1 e2       	ldi	r26, 0x21	; 33
    31b0:	1a 2e       	mov	r1, r26
    31b2:	aa 1b       	sub	r26, r26
    31b4:	bb 1b       	sub	r27, r27
    31b6:	fd 01       	movw	r30, r26
    31b8:	0d c0       	rjmp	.+26     	; 0x31d4 <__udivmodsi4_ep>

000031ba <__udivmodsi4_loop>:
    31ba:	aa 1f       	adc	r26, r26
    31bc:	bb 1f       	adc	r27, r27
    31be:	ee 1f       	adc	r30, r30
    31c0:	ff 1f       	adc	r31, r31
    31c2:	a2 17       	cp	r26, r18
    31c4:	b3 07       	cpc	r27, r19
    31c6:	e4 07       	cpc	r30, r20
    31c8:	f5 07       	cpc	r31, r21
    31ca:	20 f0       	brcs	.+8      	; 0x31d4 <__udivmodsi4_ep>
    31cc:	a2 1b       	sub	r26, r18
    31ce:	b3 0b       	sbc	r27, r19
    31d0:	e4 0b       	sbc	r30, r20
    31d2:	f5 0b       	sbc	r31, r21

000031d4 <__udivmodsi4_ep>:
    31d4:	66 1f       	adc	r22, r22
    31d6:	77 1f       	adc	r23, r23
    31d8:	88 1f       	adc	r24, r24
    31da:	99 1f       	adc	r25, r25
    31dc:	1a 94       	dec	r1
    31de:	69 f7       	brne	.-38     	; 0x31ba <__udivmodsi4_loop>
    31e0:	60 95       	com	r22
    31e2:	70 95       	com	r23
    31e4:	80 95       	com	r24
    31e6:	90 95       	com	r25
    31e8:	9b 01       	movw	r18, r22
    31ea:	ac 01       	movw	r20, r24
    31ec:	bd 01       	movw	r22, r26
    31ee:	cf 01       	movw	r24, r30
    31f0:	08 95       	ret

000031f2 <memcpy>:
    31f2:	fb 01       	movw	r30, r22
    31f4:	dc 01       	movw	r26, r24
    31f6:	02 c0       	rjmp	.+4      	; 0x31fc <memcpy+0xa>
    31f8:	01 90       	ld	r0, Z+
    31fa:	0d 92       	st	X+, r0
    31fc:	41 50       	subi	r20, 0x01	; 1
    31fe:	50 40       	sbci	r21, 0x00	; 0
    3200:	d8 f7       	brcc	.-10     	; 0x31f8 <memcpy+0x6>
    3202:	08 95       	ret

00003204 <_exit>:
    3204:	f8 94       	cli

00003206 <__stop_program>:
    3206:	ff cf       	rjmp	.-2      	; 0x3206 <__stop_program>
