$date
	Tue Feb 25 15:34:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Y $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$var reg 2 $ C [1:0] $end
$var reg 2 % D [1:0] $end
$var reg 2 & S [1:0] $end
$scope module dut $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 * D $end
$var wire 2 + S [1:0] $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
1*
0)
1(
0'
bx &
b11 %
b10 $
b1 #
b0 "
0!
$end
#20
b0 &
b0 +
#30
1!
b1 &
b1 +
#40
0!
b10 &
b10 +
#50
1!
b11 &
b11 +
#60
