INFO:sim:172 - Generating IP...
Resolving generics for 'CONT2'...
Applying external generics to 'CONT2'...
Delivering associated files for 'CONT2'...
Generating implementation netlist for 'CONT2'...
INFO:sim - Pre-processing HDL files for 'CONT2'...
Running synthesis for 'CONT2'
Running ngcbuild...
Writing VHO instantiation template for 'CONT2'...
Writing VHDL behavioral simulation model for 'CONT2'...
Delivered 3 files into directory
D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/CONT2
Delivered 1 file into directory
D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/CONT2
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'CONT2'...
Generating metadata file...
Generating ISE project file for 'CONT2'...
Generating ISE project...
XCO file found: CONT2.xco
XMDF file found: CONT2_xmdf.tcl
Adding
D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/CONT2
.asy -view all -origin_type imported
Adding
D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/CONT2
.ngc -view all -origin_type created
Checking file
"D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/CONT
2.ngc" for project device match ...
File
"D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/CONT
2.ngc" device information matches project device.
Adding
D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/CONT2
.sym -view all -origin_type imported
Adding
D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/CONT2
.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/C
   ONT2.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/CONT2
.vho -view all -origin_type imported
Adding
D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/core_
resources.txt -view all -origin_type imported
Adding
D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022/ipcore_dir/tmp/_cg/gui_l
atency.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/CONT2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'CONT2'.
