<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/el2_pic_ctrl.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL all coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">design</a> - el2_pic_ctrl.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">110</td>
            <td class="headerCovTableEntry">123</td>
            <td class="headerCovTableEntryMed">89.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:24</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //********************************************************************************</a>
<a name="2"><span class="lineNum">       2 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="3"><span class="lineNum">       3 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="4"><span class="lineNum">       4 </span>            : //</a>
<a name="5"><span class="lineNum">       5 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="6"><span class="lineNum">       6 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="7"><span class="lineNum">       7 </span>            : // You may obtain a copy of the License at</a>
<a name="8"><span class="lineNum">       8 </span>            : //</a>
<a name="9"><span class="lineNum">       9 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="10"><span class="lineNum">      10 </span>            : //</a>
<a name="11"><span class="lineNum">      11 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="12"><span class="lineNum">      12 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="13"><span class="lineNum">      13 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="14"><span class="lineNum">      14 </span>            : // See the License for the specific language governing permissions and</a>
<a name="15"><span class="lineNum">      15 </span>            : // limitations under the License.</a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : //********************************************************************************</a>
<a name="19"><span class="lineNum">      19 </span>            : // Function: Programmable Interrupt Controller</a>
<a name="20"><span class="lineNum">      20 </span>            : // Comments:</a>
<a name="21"><span class="lineNum">      21 </span>            : //********************************************************************************</a>
<a name="22"><span class="lineNum">      22 </span>            : </a>
<a name="23"><span class="lineNum">      23 </span>            : module el2_pic_ctrl </a>
<a name="24"><span class="lineNum">      24 </span>            : import el2_pkg::*;</a>
<a name="25"><span class="lineNum">      25 </span>            : #(</a>
<a name="26"><span class="lineNum">      26 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            :  )</a>
<a name="28"><span class="lineNum">      28 </span>            :                   (</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">   79695248 :                      input  logic                   clk,                  // Core clock</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">   79695248 :                      input  logic                   free_clk,             // free clock</span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">        166 :                      input  logic                   rst_l,                // Reset for all flops</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">          2 :                      input  logic                   clk_override,         // Clock over-ride for gating</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">        164 :                      input  logic                   io_clk_override,      // PIC IO  Clock over-ride for gating</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">        100 :                      input  logic [pt.PIC_TOTAL_INT_PLUS1-1:0]   extintsrc_req,  // Interrupt requests</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">        158 :                      input  logic [31:0]            picm_rdaddr,          // Address of the register</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">        158 :                      input  logic [31:0]            picm_wraddr,          // Address of the register</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">      77598 :                      input  logic [31:0]            picm_wr_data,         // Data to be written to the register</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">      30392 :                      input  logic                   picm_wren,            // Write enable to the register</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">       9300 :                      input  logic                   picm_rden,            // Read enable for the register</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 :                      input  logic                   picm_mken,            // Read the Mask for the register</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">       1170 :                      input  logic [3:0]             meicurpl,             // Current Priority Level</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">         38 :                      input  logic [3:0]             meipt,                // Current Priority Threshold</span></a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">       1115 :                      output logic                   mexintpend,           // External Inerrupt request to the core</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">     459792 :                      output logic [7:0]             claimid,              // Claim Id of the requested interrupt</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">        172 :                      output logic [3:0]             pl,                   // Priority level of the requested interrupt</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :                      output logic [31:0]            picm_rd_data,         // Read data of the register</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">        149 :                      output logic                   mhwakeup,             // Wake-up interrupt request</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">    1005280 :                      input  logic                   scan_mode             // scan mode</span></a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : );</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            : localparam NUM_LEVELS            = $clog2(pt.PIC_TOTAL_INT_PLUS1);</a>
<a name="55"><span class="lineNum">      55 </span>            : localparam INTPRIORITY_BASE_ADDR = pt.PIC_BASE_ADDR ;</a>
<a name="56"><span class="lineNum">      56 </span>            : localparam INTPEND_BASE_ADDR     = pt.PIC_BASE_ADDR + 32'h00001000 ;</a>
<a name="57"><span class="lineNum">      57 </span>            : localparam INTENABLE_BASE_ADDR   = pt.PIC_BASE_ADDR + 32'h00002000 ;</a>
<a name="58"><span class="lineNum">      58 </span>            : localparam EXT_INTR_PIC_CONFIG   = pt.PIC_BASE_ADDR + 32'h00003000 ;</a>
<a name="59"><span class="lineNum">      59 </span>            : localparam EXT_INTR_GW_CONFIG    = pt.PIC_BASE_ADDR + 32'h00004000 ;</a>
<a name="60"><span class="lineNum">      60 </span>            : localparam EXT_INTR_GW_CLEAR     = pt.PIC_BASE_ADDR + 32'h00005000 ;</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span>            : localparam INTPEND_SIZE          = (pt.PIC_TOTAL_INT_PLUS1 &lt; 32)  ? 32  :</a>
<a name="64"><span class="lineNum">      64 </span>            :                                    (pt.PIC_TOTAL_INT_PLUS1 &lt; 64)  ? 64  :</a>
<a name="65"><span class="lineNum">      65 </span>            :                                    (pt.PIC_TOTAL_INT_PLUS1 &lt; 128) ? 128 :</a>
<a name="66"><span class="lineNum">      66 </span>            :                                    (pt.PIC_TOTAL_INT_PLUS1 &lt; 256) ? 256 :</a>
<a name="67"><span class="lineNum">      67 </span>            :                                    (pt.PIC_TOTAL_INT_PLUS1 &lt; 512) ? 512 :  1024 ;</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            : localparam INT_GRPS              =   INTPEND_SIZE / 32 ;</a>
<a name="70"><span class="lineNum">      70 </span>            : localparam INTPRIORITY_BITS      =  4 ;</a>
<a name="71"><span class="lineNum">      71 </span>            : localparam ID_BITS               =  8 ;</a>
<a name="72"><span class="lineNum">      72 </span>            : localparam int GW_CONFIG[pt.PIC_TOTAL_INT_PLUS1-1:0] = '{default:0} ;</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            : localparam INT_ENABLE_GRPS       =   (pt.PIC_TOTAL_INT_PLUS1 - 1)  / 4 ;</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">         27 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]           intenable_clk_enable ;</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 : logic [INT_ENABLE_GRPS:0]                    intenable_clk_enable_grp ;</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">    1005280 : logic [INT_ENABLE_GRPS:0]                    gw_clk ;</span></a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">        804 : logic  addr_intpend_base_match;</span></a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">        532 : logic  raddr_config_pic_match ;</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">       3722 : logic  raddr_intenable_base_match;</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">    1850056 : logic  raddr_intpriority_base_match;</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">      10236 : logic  raddr_config_gw_base_match ;</span></a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">        528 : logic  waddr_config_pic_match ;</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">    1850232 : logic  waddr_intpriority_base_match;</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineCov">       3884 : logic  waddr_intenable_base_match;</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">      10409 : logic  waddr_config_gw_base_match ;</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">        832 : logic  addr_clear_gw_base_match ;</span></a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">       1115 : logic  mexintpend_in;</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">        149 : logic  mhwakeup_in ;</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 : logic  intpend_reg_read ;</span></a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 : logic [31:0]                                 picm_rd_data_in, intpend_rd_out;</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">       1418 : logic                                        intenable_rd_out ;</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">       1522 : logic [INTPRIORITY_BITS-1:0]                 intpriority_rd_out;</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">       1554 : logic [1:0]                                  gw_config_rd_out;</span></a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">         47 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0] [INTPRIORITY_BITS-1:0] intpriority_reg;</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">         32 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0] [INTPRIORITY_BITS-1:0] intpriority_reg_inv;</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">        300 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]                        intpriority_reg_we;</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">        100 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]                        intpriority_reg_re;</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">         18 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0] [1:0]                  gw_config_reg;</span></a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">         38 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]                        intenable_reg;</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">        300 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]                        intenable_reg_we;</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">        100 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]                        intenable_reg_re;</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">        300 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]                        gw_config_reg_we;</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">        100 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]                        gw_config_reg_re;</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">         60 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]                        gw_clear_reg_we;</span></a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">         84 : logic [INTPEND_SIZE-1:0]                     intpend_reg_extended;</span></a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">         27 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0] [INTPRIORITY_BITS-1:0] intpend_w_prior_en;</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">        161 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0] [ID_BITS-1:0]          intpend_id;</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">        168 : logic [INTPRIORITY_BITS-1:0]                 maxint;</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">        171 : logic [INTPRIORITY_BITS-1:0]                 selected_int_priority;</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 : logic [INT_GRPS-1:0] [31:0]                  intpend_rd_part_out ;</span></a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">          1 : logic                                        config_reg;</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">          1 : logic                                        intpriord;</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">          4 : logic                                        config_reg_we ;</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 : logic                                        config_reg_re ;</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">     509119 : logic                                        config_reg_in ;</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 : logic                                        prithresh_reg_write , prithresh_reg_read;</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">       3100 : logic                                        intpriority_reg_read ;</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">       3100 : logic                                        intenable_reg_read   ;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">       3100 : logic                                        gw_config_reg_read   ;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">       9300 : logic                                        picm_wren_ff , picm_rden_ff ;</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">        158 : logic [31:0]                                 picm_raddr_ff;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">        158 : logic [31:0]                                 picm_waddr_ff;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">      77598 : logic [31:0]                                 picm_wr_data_ff;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">        244 : logic [3:0]                                  mask;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 : logic                                        picm_mken_ff;</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 : logic [ID_BITS-1:0]                          claimid_in ;</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">        171 : logic [INTPRIORITY_BITS-1:0]                 pl_in ;</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">        172 : logic [INTPRIORITY_BITS-1:0]                 pl_in_q ;</span></a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]                        extintsrc_req_sync;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">         72 : logic [pt.PIC_TOTAL_INT_PLUS1-1:0]                        extintsrc_req_gw;</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :    logic                                                  picm_bypass_ff;</span></a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            : // clkens</a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">       9302 :    logic                                     pic_raddr_c1_clken;</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :    logic                                     pic_waddr_c1_clken;</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">      30394 :    logic                                     pic_data_c1_clken;</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">      12402 :    logic                                     pic_pri_c1_clken;</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">      12402 :    logic                                     pic_int_c1_clken;</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">      12402 :    logic                                     gw_config_c1_clken;</span></a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span>            : // clocks</a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">   79602823 :    logic                                     pic_raddr_c1_clk;</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">   79623915 :    logic                                     pic_data_c1_clk;</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">   79605923 :    logic                                     pic_pri_c1_clk;</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">   79605923 :    logic                                     pic_int_c1_clk;</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">   79605923 :    logic                                     gw_config_c1_clk;</span></a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span>            : // ---- Clock gating section ------</a>
<a name="162"><span class="lineNum">     162 </span>            : // c1 clock enables</a>
<a name="163"><span class="lineNum">     163 </span>            :    assign pic_raddr_c1_clken  = picm_mken | picm_rden | clk_override;</a>
<a name="164"><span class="lineNum">     164 </span>            :    assign pic_data_c1_clken   = picm_wren | clk_override;</a>
<a name="165"><span class="lineNum">     165 </span>            :    assign pic_pri_c1_clken    = (waddr_intpriority_base_match &amp; picm_wren_ff)  | (raddr_intpriority_base_match &amp; picm_rden_ff) | clk_override;</a>
<a name="166"><span class="lineNum">     166 </span>            :    assign pic_int_c1_clken    = (waddr_intenable_base_match   &amp; picm_wren_ff)  | (raddr_intenable_base_match   &amp; picm_rden_ff) | clk_override;</a>
<a name="167"><span class="lineNum">     167 </span>            :    assign gw_config_c1_clken  = (waddr_config_gw_base_match   &amp; picm_wren_ff)  | (raddr_config_gw_base_match   &amp; picm_rden_ff) | clk_override;</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            :    // C1 - 1 clock pulse for data</a>
<a name="170"><span class="lineNum">     170 </span>            :    rvoclkhdr pic_addr_c1_cgc   ( .en(pic_raddr_c1_clken),  .l1clk(pic_raddr_c1_clk), .* );</a>
<a name="171"><span class="lineNum">     171 </span>            :    rvoclkhdr pic_data_c1_cgc   ( .en(pic_data_c1_clken),   .l1clk(pic_data_c1_clk), .* );</a>
<a name="172"><span class="lineNum">     172 </span>            :    rvoclkhdr pic_pri_c1_cgc    ( .en(pic_pri_c1_clken),    .l1clk(pic_pri_c1_clk),  .* );</a>
<a name="173"><span class="lineNum">     173 </span>            :    rvoclkhdr pic_int_c1_cgc    ( .en(pic_int_c1_clken),    .l1clk(pic_int_c1_clk),  .* );</a>
<a name="174"><span class="lineNum">     174 </span>            :    rvoclkhdr gw_config_c1_cgc  ( .en(gw_config_c1_clken),  .l1clk(gw_config_c1_clk),  .* );</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span>            : // ------ end clock gating section ------------------------</a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span>            : assign raddr_intenable_base_match   = (picm_raddr_ff[31:NUM_LEVELS+2] == INTENABLE_BASE_ADDR[31:NUM_LEVELS+2]) ;</a>
<a name="179"><span class="lineNum">     179 </span>            : assign raddr_intpriority_base_match = (picm_raddr_ff[31:NUM_LEVELS+2] == INTPRIORITY_BASE_ADDR[31:NUM_LEVELS+2]) ;</a>
<a name="180"><span class="lineNum">     180 </span>            : assign raddr_config_gw_base_match   = (picm_raddr_ff[31:NUM_LEVELS+2] == EXT_INTR_GW_CONFIG[31:NUM_LEVELS+2]) ;</a>
<a name="181"><span class="lineNum">     181 </span>            : assign raddr_config_pic_match       = (picm_raddr_ff[31:0]            == EXT_INTR_PIC_CONFIG[31:0]) ;</a>
<a name="182"><span class="lineNum">     182 </span>            : </a>
<a name="183"><span class="lineNum">     183 </span>            : assign addr_intpend_base_match      = (picm_raddr_ff[31:6]            == INTPEND_BASE_ADDR[31:6]) ;</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            : assign waddr_config_pic_match       = (picm_waddr_ff[31:0]            == EXT_INTR_PIC_CONFIG[31:0]) ;</a>
<a name="186"><span class="lineNum">     186 </span>            : assign addr_clear_gw_base_match     = (picm_waddr_ff[31:NUM_LEVELS+2] == EXT_INTR_GW_CLEAR[31:NUM_LEVELS+2]) ;</a>
<a name="187"><span class="lineNum">     187 </span>            : assign waddr_intpriority_base_match = (picm_waddr_ff[31:NUM_LEVELS+2] == INTPRIORITY_BASE_ADDR[31:NUM_LEVELS+2]) ;</a>
<a name="188"><span class="lineNum">     188 </span>            : assign waddr_intenable_base_match   = (picm_waddr_ff[31:NUM_LEVELS+2] == INTENABLE_BASE_ADDR[31:NUM_LEVELS+2]) ;</a>
<a name="189"><span class="lineNum">     189 </span>            : assign waddr_config_gw_base_match   = (picm_waddr_ff[31:NUM_LEVELS+2] == EXT_INTR_GW_CONFIG[31:NUM_LEVELS+2]) ;</a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            :    assign picm_bypass_ff = picm_rden_ff &amp; picm_wren_ff &amp; ( picm_raddr_ff[31:0] == picm_waddr_ff[31:0] );    // pic writes and reads to same address together</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span>            : rvdff #(32) picm_radd_flop  (.*, .din (picm_rdaddr),        .dout(picm_raddr_ff),         .clk(pic_raddr_c1_clk));</a>
<a name="195"><span class="lineNum">     195 </span>            : rvdff #(32) picm_wadd_flop  (.*, .din (picm_wraddr),        .dout(picm_waddr_ff),         .clk(pic_data_c1_clk));</a>
<a name="196"><span class="lineNum">     196 </span>            : rvdff  #(1) picm_wre_flop   (.*, .din (picm_wren),          .dout(picm_wren_ff),          .clk(free_clk));</a>
<a name="197"><span class="lineNum">     197 </span>            : rvdff  #(1) picm_rde_flop   (.*, .din (picm_rden),          .dout(picm_rden_ff),          .clk(free_clk));</a>
<a name="198"><span class="lineNum">     198 </span>            : rvdff  #(1) picm_mke_flop   (.*, .din (picm_mken),          .dout(picm_mken_ff),          .clk(free_clk));</a>
<a name="199"><span class="lineNum">     199 </span>            : rvdff #(32) picm_dat_flop   (.*, .din (picm_wr_data[31:0]), .dout(picm_wr_data_ff[31:0]), .clk(pic_data_c1_clk));</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span>            : //rvsyncss  #(pt.PIC_TOTAL_INT_PLUS1-1) sync_inst</a>
<a name="202"><span class="lineNum">     202 </span>            : //(</a>
<a name="203"><span class="lineNum">     203 </span>            : // .clk (free_clk),</a>
<a name="204"><span class="lineNum">     204 </span>            : // .dout(extintsrc_req_sync[pt.PIC_TOTAL_INT_PLUS1-1:1]),</a>
<a name="205"><span class="lineNum">     205 </span>            : // .din (extintsrc_req[pt.PIC_TOTAL_INT_PLUS1-1:1]),</a>
<a name="206"><span class="lineNum">     206 </span>            : // .*) ;</a>
<a name="207"><span class="lineNum">     207 </span>            : //</a>
<a name="208"><span class="lineNum">     208 </span>            : //assign extintsrc_req_sync[0] = extintsrc_req[0];</a>
<a name="209"><span class="lineNum">     209 </span>            : /*</a>
<a name="210"><span class="lineNum">     210 </span>            : genvar p ;</a>
<a name="211"><span class="lineNum">     211 </span>            : for (p=0; p&lt;=INT_ENABLE_GRPS ; p++) begin  : IO_CLK_GRP</a>
<a name="212"><span class="lineNum">     212 </span>            :    if (p==INT_ENABLE_GRPS) begin : LAST_GRP</a>
<a name="213"><span class="lineNum">     213 </span>            :        assign intenable_clk_enable_grp[p] = |intenable_clk_enable[pt.PIC_TOTAL_INT_PLUS1-1 : p*4] | io_clk_override;</a>
<a name="214"><span class="lineNum">     214 </span>            :        rvoclkhdr intenable_c1_cgc   ( .en(intenable_clk_enable_grp[p]),  .l1clk(gw_clk[p]), .* );</a>
<a name="215"><span class="lineNum">     215 </span>            :    end else begin :  CLK_GRPS</a>
<a name="216"><span class="lineNum">     216 </span>            :        assign intenable_clk_enable_grp[p] = |intenable_clk_enable[p*4+3 : p*4] | io_clk_override;</a>
<a name="217"><span class="lineNum">     217 </span>            :        rvoclkhdr intenable_c1_cgc   ( .en(intenable_clk_enable_grp[p]),  .l1clk(gw_clk[p]), .* );</a>
<a name="218"><span class="lineNum">     218 </span>            :    end</a>
<a name="219"><span class="lineNum">     219 </span>            : end</a>
<a name="220"><span class="lineNum">     220 </span>            : */</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            : genvar i ;</a>
<a name="225"><span class="lineNum">     225 </span>            : genvar p ;</a>
<a name="226"><span class="lineNum">     226 </span>            : for (p=0; p&lt;=INT_ENABLE_GRPS ; p++) begin  : IO_CLK_GRP</a>
<a name="227"><span class="lineNum">     227 </span>            : wire grp_clk, grp_clken;</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :     assign grp_clken = |intenable_clk_enable[(p==INT_ENABLE_GRPS?pt.PIC_TOTAL_INT_PLUS1-1:p*4+3) : p*4] | io_clk_override;</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            :   `ifndef RV_FPGA_OPTIMIZE</a>
<a name="232"><span class="lineNum">     232 </span>            :     rvclkhdr intenable_c1_cgc( .en(grp_clken),  .l1clk(grp_clk), .* );</a>
<a name="233"><span class="lineNum">     233 </span>            :   `else</a>
<a name="234"><span class="lineNum">     234 </span>            :     assign gw_clk[p] = 1'b0 ;</a>
<a name="235"><span class="lineNum">     235 </span>            :   `endif</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            :     for(genvar i= (p==0 ? 1: 0); i&lt; (p==INT_ENABLE_GRPS ? pt.PIC_TOTAL_INT_PLUS1-p*4 :4); i++) begin : GW</a>
<a name="238"><span class="lineNum">     238 </span>            :         el2_configurable_gw gw_inst(</a>
<a name="239"><span class="lineNum">     239 </span>            :              .*,</a>
<a name="240"><span class="lineNum">     240 </span>            :             .gw_clk(grp_clk),</a>
<a name="241"><span class="lineNum">     241 </span>            :             .rawclk(clk),</a>
<a name="242"><span class="lineNum">     242 </span>            :             .clken (grp_clken),</a>
<a name="243"><span class="lineNum">     243 </span>            :             .extintsrc_req(extintsrc_req[i+p*4]) ,</a>
<a name="244"><span class="lineNum">     244 </span>            :             .meigwctrl_polarity(gw_config_reg[i+p*4][0]) ,</a>
<a name="245"><span class="lineNum">     245 </span>            :             .meigwctrl_type(gw_config_reg[i+p*4][1]) ,</a>
<a name="246"><span class="lineNum">     246 </span>            :             .meigwclr(gw_clear_reg_we[i+p*4]) ,</a>
<a name="247"><span class="lineNum">     247 </span>            :             .extintsrc_req_config(extintsrc_req_gw[i+p*4])</a>
<a name="248"><span class="lineNum">     248 </span>            :         );</a>
<a name="249"><span class="lineNum">     249 </span>            :     end</a>
<a name="250"><span class="lineNum">     250 </span>            : end</a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span>            : for (i=0; i&lt;pt.PIC_TOTAL_INT_PLUS1 ; i++) begin  : SETREG</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span>            :  if (i &gt; 0 ) begin : NON_ZERO_INT</a>
<a name="262"><span class="lineNum">     262 </span>            :      assign intpriority_reg_we[i] =  waddr_intpriority_base_match &amp; (picm_waddr_ff[NUM_LEVELS+1:2] == i) &amp; picm_wren_ff;</a>
<a name="263"><span class="lineNum">     263 </span>            :      assign intpriority_reg_re[i] =  raddr_intpriority_base_match &amp; (picm_raddr_ff[NUM_LEVELS+1:2] == i) &amp; picm_rden_ff;</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span>            :      assign intenable_reg_we[i]   =  waddr_intenable_base_match   &amp; (picm_waddr_ff[NUM_LEVELS+1:2] == i) &amp; picm_wren_ff;</a>
<a name="266"><span class="lineNum">     266 </span>            :      assign intenable_reg_re[i]   =  raddr_intenable_base_match   &amp; (picm_raddr_ff[NUM_LEVELS+1:2] == i) &amp; picm_rden_ff;</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            :      assign gw_config_reg_we[i]   =  waddr_config_gw_base_match   &amp; (picm_waddr_ff[NUM_LEVELS+1:2] == i) &amp; picm_wren_ff;</a>
<a name="269"><span class="lineNum">     269 </span>            :      assign gw_config_reg_re[i]   =  raddr_config_gw_base_match   &amp; (picm_raddr_ff[NUM_LEVELS+1:2] == i) &amp; picm_rden_ff;</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span>            :      assign gw_clear_reg_we[i]    =  addr_clear_gw_base_match     &amp; (picm_waddr_ff[NUM_LEVELS+1:2] == i) &amp; picm_wren_ff ;</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            :      rvdffs #(INTPRIORITY_BITS) intpriority_ff  (.*, .en( intpriority_reg_we[i]), .din (picm_wr_data_ff[INTPRIORITY_BITS-1:0]), .dout(intpriority_reg[i]), .clk(pic_pri_c1_clk));</a>
<a name="274"><span class="lineNum">     274 </span>            :      rvdffs #(1)                 intenable_ff   (.*, .en( intenable_reg_we[i]),   .din (picm_wr_data_ff[0]),                    .dout(intenable_reg[i]),   .clk(pic_int_c1_clk));</a>
<a name="275"><span class="lineNum">     275 </span>            :      rvdffs #(2)                 gw_config_ff   (.*, .en( gw_config_reg_we[i]),   .din (picm_wr_data_ff[1:0]),                  .dout(gw_config_reg[i]),   .clk(gw_config_c1_clk));</a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span>            :      assign intenable_clk_enable[i]  =  gw_config_reg[i][1] | intenable_reg_we[i] | intenable_reg[i] | gw_clear_reg_we[i] ;</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            : /*</a>
<a name="280"><span class="lineNum">     280 </span>            :      rvsyncss_fpga  #(1) sync_inst</a>
<a name="281"><span class="lineNum">     281 </span>            :      (</a>
<a name="282"><span class="lineNum">     282 </span>            :       .gw_clk      (gw_clk[i/4]),</a>
<a name="283"><span class="lineNum">     283 </span>            :       .rawclk      (clk),</a>
<a name="284"><span class="lineNum">     284 </span>            :       .clken       (intenable_clk_enable_grp[i/4]),</a>
<a name="285"><span class="lineNum">     285 </span>            :       .dout        (extintsrc_req_sync[i]),</a>
<a name="286"><span class="lineNum">     286 </span>            :       .din         (extintsrc_req[i]),</a>
<a name="287"><span class="lineNum">     287 </span>            :       .*) ;</a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span>            :         el2_configurable_gw config_gw_inst(.*,</a>
<a name="294"><span class="lineNum">     294 </span>            :                                             .gw_clk(gw_clk[i/4]),</a>
<a name="295"><span class="lineNum">     295 </span>            :                                             .rawclk(clk),</a>
<a name="296"><span class="lineNum">     296 </span>            :                                             .clken (intenable_clk_enable_grp[i/4]),</a>
<a name="297"><span class="lineNum">     297 </span>            :                                             .extintsrc_req_sync(extintsrc_req_sync[i]) ,</a>
<a name="298"><span class="lineNum">     298 </span>            :                                             .meigwctrl_polarity(gw_config_reg[i][0]) ,</a>
<a name="299"><span class="lineNum">     299 </span>            :                                             .meigwctrl_type(gw_config_reg[i][1]) ,</a>
<a name="300"><span class="lineNum">     300 </span>            :                                             .meigwclr(gw_clear_reg_we[i]) ,</a>
<a name="301"><span class="lineNum">     301 </span>            :                                             .extintsrc_req_config(extintsrc_req_gw[i])</a>
<a name="302"><span class="lineNum">     302 </span>            :                                             );</a>
<a name="303"><span class="lineNum">     303 </span>            :              */</a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span>            :  end else begin : INT_ZERO</a>
<a name="306"><span class="lineNum">     306 </span>            :      assign intpriority_reg_we[i] =  1'b0 ;</a>
<a name="307"><span class="lineNum">     307 </span>            :      assign intpriority_reg_re[i] =  1'b0 ;</a>
<a name="308"><span class="lineNum">     308 </span>            :      assign intenable_reg_we[i]   =  1'b0 ;</a>
<a name="309"><span class="lineNum">     309 </span>            :      assign intenable_reg_re[i]   =  1'b0 ;</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            :      assign gw_config_reg_we[i]   =  1'b0 ;</a>
<a name="312"><span class="lineNum">     312 </span>            :      assign gw_config_reg_re[i]   =  1'b0 ;</a>
<a name="313"><span class="lineNum">     313 </span>            :      assign gw_clear_reg_we[i]    =  1'b0 ;</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            :      assign gw_config_reg[i]    = '0 ;</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            :      assign intpriority_reg[i] = {INTPRIORITY_BITS{1'b0}} ;</a>
<a name="318"><span class="lineNum">     318 </span>            :      assign intenable_reg[i]   = 1'b0 ;</a>
<a name="319"><span class="lineNum">     319 </span>            :      assign extintsrc_req_gw[i] = 1'b0 ;</a>
<a name="320"><span class="lineNum">     320 </span>            :      assign extintsrc_req_sync[i]    = 1'b0 ;</a>
<a name="321"><span class="lineNum">     321 </span>            :      assign intenable_clk_enable[i] = 1'b0;</a>
<a name="322"><span class="lineNum">     322 </span>            :  end</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            :     assign intpriority_reg_inv[i] =  intpriord ? ~intpriority_reg[i] : intpriority_reg[i] ;</a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            :     assign intpend_w_prior_en[i]  =  {INTPRIORITY_BITS{(extintsrc_req_gw[i] &amp; intenable_reg[i])}} &amp; intpriority_reg_inv[i] ;</a>
<a name="328"><span class="lineNum">     328 </span>            :     assign intpend_id[i]          =  i ;</a>
<a name="329"><span class="lineNum">     329 </span>            : end</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            :         assign pl_in[INTPRIORITY_BITS-1:0]                  =      selected_int_priority[INTPRIORITY_BITS-1:0] ;</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            : //if (pt.PIC_2CYCLE == 1) begin : genblock</a>
<a name="335"><span class="lineNum">     335 </span>            : //end</a>
<a name="336"><span class="lineNum">     336 </span>            : //else begin : genblock</a>
<a name="337"><span class="lineNum">     337 </span>            : //end</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            :  genvar l, m , j, k;</a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span>            : if (pt.PIC_2CYCLE == 1) begin : genblock</a>
<a name="342"><span class="lineNum">     342 </span>            :         logic [NUM_LEVELS/2:0] [pt.PIC_TOTAL_INT_PLUS1+2:0] [INTPRIORITY_BITS-1:0] level_intpend_w_prior_en;</a>
<a name="343"><span class="lineNum">     343 </span>            :         logic [NUM_LEVELS/2:0] [pt.PIC_TOTAL_INT_PLUS1+2:0] [ID_BITS-1:0]          level_intpend_id;</a>
<a name="344"><span class="lineNum">     344 </span>            :         logic [NUM_LEVELS:NUM_LEVELS/2] [(pt.PIC_TOTAL_INT_PLUS1/2**(NUM_LEVELS/2))+1:0] [INTPRIORITY_BITS-1:0] levelx_intpend_w_prior_en;</a>
<a name="345"><span class="lineNum">     345 </span>            :         logic [NUM_LEVELS:NUM_LEVELS/2] [(pt.PIC_TOTAL_INT_PLUS1/2**(NUM_LEVELS/2))+1:0] [ID_BITS-1:0]          levelx_intpend_id;</a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span>            :         assign level_intpend_w_prior_en[0][pt.PIC_TOTAL_INT_PLUS1+2:0] = {4'b0,4'b0,4'b0,intpend_w_prior_en[pt.PIC_TOTAL_INT_PLUS1-1:0]} ;</a>
<a name="348"><span class="lineNum">     348 </span>            :         assign level_intpend_id[0][pt.PIC_TOTAL_INT_PLUS1+2:0]         = {8'b0,8'b0,8'b0,intpend_id[pt.PIC_TOTAL_INT_PLUS1-1:0]} ;</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            :         logic [(pt.PIC_TOTAL_INT_PLUS1/2**(NUM_LEVELS/2)):0] [INTPRIORITY_BITS-1:0] l2_intpend_w_prior_en_ff;</a>
<a name="351"><span class="lineNum">     351 </span>            :         logic [(pt.PIC_TOTAL_INT_PLUS1/2**(NUM_LEVELS/2)):0] [ID_BITS-1:0]          l2_intpend_id_ff;</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            :         assign levelx_intpend_w_prior_en[NUM_LEVELS/2][(pt.PIC_TOTAL_INT_PLUS1/2**(NUM_LEVELS/2))+1:0] = {{1*INTPRIORITY_BITS{1'b0}},l2_intpend_w_prior_en_ff[(pt.PIC_TOTAL_INT_PLUS1/2**(NUM_LEVELS/2)):0]} ;</a>
<a name="354"><span class="lineNum">     354 </span>            :         assign levelx_intpend_id[NUM_LEVELS/2][(pt.PIC_TOTAL_INT_PLUS1/2**(NUM_LEVELS/2))+1:0]         = {{1*ID_BITS{1'b1}},l2_intpend_id_ff[(pt.PIC_TOTAL_INT_PLUS1/2**(NUM_LEVELS/2)):0]} ;</a>
<a name="355"><span class="lineNum">     355 </span>            : ///  Do the prioritization of the interrupts here  ////////////</a>
<a name="356"><span class="lineNum">     356 </span>            :  for (l=0; l&lt;NUM_LEVELS/2 ; l++) begin : TOP_LEVEL</a>
<a name="357"><span class="lineNum">     357 </span>            :     for (m=0; m&lt;=(pt.PIC_TOTAL_INT_PLUS1)/(2**(l+1)) ; m++) begin : COMPARE</a>
<a name="358"><span class="lineNum">     358 </span>            :        if ( m == (pt.PIC_TOTAL_INT_PLUS1)/(2**(l+1))) begin</a>
<a name="359"><span class="lineNum">     359 </span>            :             assign level_intpend_w_prior_en[l+1][m+1] = '0 ;</a>
<a name="360"><span class="lineNum">     360 </span>            :             assign level_intpend_id[l+1][m+1]         = '0 ;</a>
<a name="361"><span class="lineNum">     361 </span>            :        end</a>
<a name="362"><span class="lineNum">     362 </span>            :        el2_cmp_and_mux  #(.ID_BITS(ID_BITS),</a>
<a name="363"><span class="lineNum">     363 </span>            :                       .INTPRIORITY_BITS(INTPRIORITY_BITS)) cmp_l1 (</a>
<a name="364"><span class="lineNum">     364 </span>            :                       .a_id(level_intpend_id[l][2*m]),</a>
<a name="365"><span class="lineNum">     365 </span>            :                       .a_priority(level_intpend_w_prior_en[l][2*m]),</a>
<a name="366"><span class="lineNum">     366 </span>            :                       .b_id(level_intpend_id[l][2*m+1]),</a>
<a name="367"><span class="lineNum">     367 </span>            :                       .b_priority(level_intpend_w_prior_en[l][2*m+1]),</a>
<a name="368"><span class="lineNum">     368 </span>            :                       .out_id(level_intpend_id[l+1][m]),</a>
<a name="369"><span class="lineNum">     369 </span>            :                       .out_priority(level_intpend_w_prior_en[l+1][m])) ;</a>
<a name="370"><span class="lineNum">     370 </span>            : </a>
<a name="371"><span class="lineNum">     371 </span>            :     end</a>
<a name="372"><span class="lineNum">     372 </span>            :  end</a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span>            :         for (i=0; i&lt;=pt.PIC_TOTAL_INT_PLUS1/2**(NUM_LEVELS/2) ; i++) begin : MIDDLE_FLOPS</a>
<a name="375"><span class="lineNum">     375 </span>            :           rvdff #(INTPRIORITY_BITS) level2_intpend_prior_reg  (.*, .din (level_intpend_w_prior_en[NUM_LEVELS/2][i]), .dout(l2_intpend_w_prior_en_ff[i]),  .clk(free_clk));</a>
<a name="376"><span class="lineNum">     376 </span>            :           rvdff #(ID_BITS)          level2_intpend_id_reg     (.*, .din (level_intpend_id[NUM_LEVELS/2][i]),         .dout(l2_intpend_id_ff[i]),          .clk(free_clk));</a>
<a name="377"><span class="lineNum">     377 </span>            :         end</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            :  for (j=NUM_LEVELS/2; j&lt;NUM_LEVELS ; j++) begin : BOT_LEVELS</a>
<a name="380"><span class="lineNum">     380 </span>            :     for (k=0; k&lt;=(pt.PIC_TOTAL_INT_PLUS1)/(2**(j+1)) ; k++) begin : COMPARE</a>
<a name="381"><span class="lineNum">     381 </span>            :        if ( k == (pt.PIC_TOTAL_INT_PLUS1)/(2**(j+1))) begin</a>
<a name="382"><span class="lineNum">     382 </span>            :             assign levelx_intpend_w_prior_en[j+1][k+1] = '0 ;</a>
<a name="383"><span class="lineNum">     383 </span>            :             assign levelx_intpend_id[j+1][k+1]         = '0 ;</a>
<a name="384"><span class="lineNum">     384 </span>            :        end</a>
<a name="385"><span class="lineNum">     385 </span>            :             el2_cmp_and_mux  #(.ID_BITS(ID_BITS),</a>
<a name="386"><span class="lineNum">     386 </span>            :                         .INTPRIORITY_BITS(INTPRIORITY_BITS))</a>
<a name="387"><span class="lineNum">     387 </span>            :                  cmp_l1 (</a>
<a name="388"><span class="lineNum">     388 </span>            :                         .a_id(levelx_intpend_id[j][2*k]),</a>
<a name="389"><span class="lineNum">     389 </span>            :                         .a_priority(levelx_intpend_w_prior_en[j][2*k]),</a>
<a name="390"><span class="lineNum">     390 </span>            :                         .b_id(levelx_intpend_id[j][2*k+1]),</a>
<a name="391"><span class="lineNum">     391 </span>            :                         .b_priority(levelx_intpend_w_prior_en[j][2*k+1]),</a>
<a name="392"><span class="lineNum">     392 </span>            :                         .out_id(levelx_intpend_id[j+1][k]),</a>
<a name="393"><span class="lineNum">     393 </span>            :                         .out_priority(levelx_intpend_w_prior_en[j+1][k])) ;</a>
<a name="394"><span class="lineNum">     394 </span>            :     end</a>
<a name="395"><span class="lineNum">     395 </span>            :   end</a>
<a name="396"><span class="lineNum">     396 </span>            :         assign claimid_in[ID_BITS-1:0]                      =      levelx_intpend_id[NUM_LEVELS][0] ;   // This is the last level output</a>
<a name="397"><span class="lineNum">     397 </span>            :         assign selected_int_priority[INTPRIORITY_BITS-1:0]  =      levelx_intpend_w_prior_en[NUM_LEVELS][0] ;</a>
<a name="398"><span class="lineNum">     398 </span>            : end</a>
<a name="399"><span class="lineNum">     399 </span>            : else begin : genblock</a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span>            :         logic [NUM_LEVELS:0] [pt.PIC_TOTAL_INT_PLUS1+1:0] [INTPRIORITY_BITS-1:0] level_intpend_w_prior_en;</a>
<a name="402"><span class="lineNum">     402 </span>            :         logic [NUM_LEVELS:0] [pt.PIC_TOTAL_INT_PLUS1+1:0] [ID_BITS-1:0]          level_intpend_id;</a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span>            :         assign level_intpend_w_prior_en[0][pt.PIC_TOTAL_INT_PLUS1+1:0] = {{2*INTPRIORITY_BITS{1'b0}},intpend_w_prior_en[pt.PIC_TOTAL_INT_PLUS1-1:0]} ;</a>
<a name="405"><span class="lineNum">     405 </span>            :         assign level_intpend_id[0][pt.PIC_TOTAL_INT_PLUS1+1:0] = {{2*ID_BITS{1'b1}},intpend_id[pt.PIC_TOTAL_INT_PLUS1-1:0]} ;</a>
<a name="406"><span class="lineNum">     406 </span>            : </a>
<a name="407"><span class="lineNum">     407 </span>            : ///  Do the prioritization of the interrupts here  ////////////</a>
<a name="408"><span class="lineNum">     408 </span>            : // genvar l, m , j, k;  already declared outside ifdef</a>
<a name="409"><span class="lineNum">     409 </span>            :  for (l=0; l&lt;NUM_LEVELS ; l++) begin : LEVEL</a>
<a name="410"><span class="lineNum">     410 </span>            :     for (m=0; m&lt;=(pt.PIC_TOTAL_INT_PLUS1)/(2**(l+1)) ; m++) begin : COMPARE</a>
<a name="411"><span class="lineNum">     411 </span>            :        if ( m == (pt.PIC_TOTAL_INT_PLUS1)/(2**(l+1))) begin</a>
<a name="412"><span class="lineNum">     412 </span>            :             assign level_intpend_w_prior_en[l+1][m+1] = '0 ;</a>
<a name="413"><span class="lineNum">     413 </span>            :             assign level_intpend_id[l+1][m+1]         = '0 ;</a>
<a name="414"><span class="lineNum">     414 </span>            :        end</a>
<a name="415"><span class="lineNum">     415 </span>            :        el2_cmp_and_mux  #(.ID_BITS(ID_BITS),</a>
<a name="416"><span class="lineNum">     416 </span>            :                       .INTPRIORITY_BITS(INTPRIORITY_BITS)) cmp_l1 (</a>
<a name="417"><span class="lineNum">     417 </span>            :                       .a_id(level_intpend_id[l][2*m]),</a>
<a name="418"><span class="lineNum">     418 </span>            :                       .a_priority(level_intpend_w_prior_en[l][2*m]),</a>
<a name="419"><span class="lineNum">     419 </span>            :                       .b_id(level_intpend_id[l][2*m+1]),</a>
<a name="420"><span class="lineNum">     420 </span>            :                       .b_priority(level_intpend_w_prior_en[l][2*m+1]),</a>
<a name="421"><span class="lineNum">     421 </span>            :                       .out_id(level_intpend_id[l+1][m]),</a>
<a name="422"><span class="lineNum">     422 </span>            :                       .out_priority(level_intpend_w_prior_en[l+1][m])) ;</a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span>            :     end</a>
<a name="425"><span class="lineNum">     425 </span>            :  end</a>
<a name="426"><span class="lineNum">     426 </span>            :         assign claimid_in[ID_BITS-1:0]                      =      level_intpend_id[NUM_LEVELS][0] ;   // This is the last level output</a>
<a name="427"><span class="lineNum">     427 </span>            :         assign selected_int_priority[INTPRIORITY_BITS-1:0]  =      level_intpend_w_prior_en[NUM_LEVELS][0] ;</a>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<a name="429"><span class="lineNum">     429 </span>            : end</a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span>            : ///////////////////////////////////////////////////////////////////////</a>
<a name="434"><span class="lineNum">     434 </span>            : // Config Reg`</a>
<a name="435"><span class="lineNum">     435 </span>            : ///////////////////////////////////////////////////////////////////////</a>
<a name="436"><span class="lineNum">     436 </span>            : assign config_reg_we               =  waddr_config_pic_match &amp; picm_wren_ff;</a>
<a name="437"><span class="lineNum">     437 </span>            : assign config_reg_re               =  raddr_config_pic_match &amp; picm_rden_ff;</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            : assign config_reg_in  =  picm_wr_data_ff[0] ;   //</a>
<a name="440"><span class="lineNum">     440 </span>            : rvdffs #(1) config_reg_ff  (.*, .clk(free_clk), .en(config_reg_we), .din (config_reg_in), .dout(config_reg));</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            : assign intpriord  = config_reg ;</a>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<a name="444"><span class="lineNum">     444 </span>            : </a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span>            : //////////////////////////////////////////////////////////////////////////</a>
<a name="447"><span class="lineNum">     447 </span>            : // Send the interrupt to the core if it is above the thresh-hold</a>
<a name="448"><span class="lineNum">     448 </span>            : //////////////////////////////////////////////////////////////////////////</a>
<a name="449"><span class="lineNum">     449 </span>            : ///////////////////////////////////////////////////////////</a>
<a name="450"><span class="lineNum">     450 </span>            : /// ClaimId  Reg and Corresponding PL</a>
<a name="451"><span class="lineNum">     451 </span>            : ///////////////////////////////////////////////////////////</a>
<a name="452"><span class="lineNum">     452 </span>            : //</a>
<a name="453"><span class="lineNum">     453 </span>            : assign pl_in_q[INTPRIORITY_BITS-1:0] = intpriord ? ~pl_in : pl_in ;</a>
<a name="454"><span class="lineNum">     454 </span>            : rvdff #(ID_BITS)          claimid_ff  (.*,  .din (claimid_in[ID_BITS-1:00]),     .dout(claimid[ID_BITS-1:00]),    .clk(free_clk));</a>
<a name="455"><span class="lineNum">     455 </span>            : rvdff  #(INTPRIORITY_BITS) pl_ff      (.*, .din (pl_in_q[INTPRIORITY_BITS-1:0]), .dout(pl[INTPRIORITY_BITS-1:0]), .clk(free_clk));</a>
<a name="456"><span class="lineNum">     456 </span>            : </a>
<a name="457"><span class="lineNum">     457 </span><span class="lineCov">         39 : logic [INTPRIORITY_BITS-1:0] meipt_inv , meicurpl_inv ;</span></a>
<a name="458"><span class="lineNum">     458 </span>            : assign meipt_inv[INTPRIORITY_BITS-1:0]    = intpriord ? ~meipt[INTPRIORITY_BITS-1:0]    : meipt[INTPRIORITY_BITS-1:0] ;</a>
<a name="459"><span class="lineNum">     459 </span>            : assign meicurpl_inv[INTPRIORITY_BITS-1:0] = intpriord ? ~meicurpl[INTPRIORITY_BITS-1:0] : meicurpl[INTPRIORITY_BITS-1:0] ;</a>
<a name="460"><span class="lineNum">     460 </span>            : assign mexintpend_in = (( selected_int_priority[INTPRIORITY_BITS-1:0] &gt; meipt_inv[INTPRIORITY_BITS-1:0]) &amp;</a>
<a name="461"><span class="lineNum">     461 </span>            :                         ( selected_int_priority[INTPRIORITY_BITS-1:0] &gt; meicurpl_inv[INTPRIORITY_BITS-1:0]) );</a>
<a name="462"><span class="lineNum">     462 </span>            : rvdff #(1) mexintpend_ff  (.*, .clk(free_clk), .din (mexintpend_in), .dout(mexintpend));</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span>            : assign maxint[INTPRIORITY_BITS-1:0]      =  intpriord ? 0 : 15 ;</a>
<a name="465"><span class="lineNum">     465 </span>            : assign mhwakeup_in = ( pl_in_q[INTPRIORITY_BITS-1:0] == maxint) ;</a>
<a name="466"><span class="lineNum">     466 </span>            : rvdff #(1) wake_up_ff  (.*, .clk(free_clk), .din (mhwakeup_in), .dout(mhwakeup));</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span>            : </a>
<a name="471"><span class="lineNum">     471 </span>            : </a>
<a name="472"><span class="lineNum">     472 </span>            : //////////////////////////////////////////////////////////////////////////</a>
<a name="473"><span class="lineNum">     473 </span>            : //  Reads of register.</a>
<a name="474"><span class="lineNum">     474 </span>            : //  1- intpending</a>
<a name="475"><span class="lineNum">     475 </span>            : //////////////////////////////////////////////////////////////////////////</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span>            : assign intpend_reg_read     =  addr_intpend_base_match      &amp; picm_rden_ff ;</a>
<a name="478"><span class="lineNum">     478 </span>            : assign intpriority_reg_read =  raddr_intpriority_base_match &amp; picm_rden_ff;</a>
<a name="479"><span class="lineNum">     479 </span>            : assign intenable_reg_read   =  raddr_intenable_base_match   &amp; picm_rden_ff;</a>
<a name="480"><span class="lineNum">     480 </span>            : assign gw_config_reg_read   =  raddr_config_gw_base_match   &amp; picm_rden_ff;</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            : assign intpend_reg_extended[INTPEND_SIZE-1:0]  = {{INTPEND_SIZE-pt.PIC_TOTAL_INT_PLUS1{1'b0}},extintsrc_req_gw[pt.PIC_TOTAL_INT_PLUS1-1:0]} ;</a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span>            :    for (i=0; i&lt;(INT_GRPS); i++) begin</a>
<a name="485"><span class="lineNum">     485 </span>            :             assign intpend_rd_part_out[i] =  (({32{intpend_reg_read &amp; picm_raddr_ff[5:2] == i}}) &amp; intpend_reg_extended[((32*i)+31):(32*i)]) ;</a>
<a name="486"><span class="lineNum">     486 </span>            :    end</a>
<a name="487"><span class="lineNum">     487 </span>            : </a>
<a name="488"><span class="lineNum">     488 </span><span class="lineCov">        167 :    always_comb begin : INTPEND_RD</span></a>
<a name="489"><span class="lineNum">     489 </span><span class="lineCov">        167 :          intpend_rd_out =  '0 ;</span></a>
<a name="490"><span class="lineNum">     490 </span><span class="lineCov">        167 :          for (int i=0; i&lt;INT_GRPS; i++) begin</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineCov">        334 :                intpend_rd_out |=  intpend_rd_part_out[i] ;</span></a>
<a name="492"><span class="lineNum">     492 </span>            :          end</a>
<a name="493"><span class="lineNum">     493 </span>            :    end</a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span><span class="lineCov">        167 :    always_comb begin : INTEN_RD</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineCov">        167 :          intenable_rd_out =  '0 ;</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineCov">        167 :          intpriority_rd_out =  '0 ;</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineCov">        167 :          gw_config_rd_out =  '0 ;</span></a>
<a name="499"><span class="lineNum">     499 </span><span class="lineCov">        167 :          for (int i=0; i&lt;pt.PIC_TOTAL_INT_PLUS1; i++) begin</span></a>
<a name="500"><span class="lineNum">     500 </span><span class="lineCov">  546103604 :               if (intenable_reg_re[i]) begin</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineCov">       9300 :                intenable_rd_out    =  intenable_reg[i]  ;</span></a>
<a name="502"><span class="lineNum">     502 </span>            :               end</a>
<a name="503"><span class="lineNum">     503 </span><span class="lineCov">  546103604 :               if (intpriority_reg_re[i]) begin</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineCov">       9300 :                intpriority_rd_out  =  intpriority_reg[i] ;</span></a>
<a name="505"><span class="lineNum">     505 </span>            :               end</a>
<a name="506"><span class="lineNum">     506 </span><span class="lineCov">  546103604 :               if (gw_config_reg_re[i]) begin</span></a>
<a name="507"><span class="lineNum">     507 </span><span class="lineCov">       9300 :                gw_config_rd_out  =  gw_config_reg[i] ;</span></a>
<a name="508"><span class="lineNum">     508 </span>            :               end</a>
<a name="509"><span class="lineNum">     509 </span>            :          end</a>
<a name="510"><span class="lineNum">     510 </span>            :    end</a>
<a name="511"><span class="lineNum">     511 </span>            : </a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span>            :  assign picm_rd_data_in[31:0] = ({32{intpend_reg_read      }} &amp;   intpend_rd_out                                                    ) |</a>
<a name="514"><span class="lineNum">     514 </span>            :                                 ({32{intpriority_reg_read  }} &amp;  {{32-INTPRIORITY_BITS{1'b0}}, intpriority_rd_out                 } ) |</a>
<a name="515"><span class="lineNum">     515 </span>            :                                 ({32{intenable_reg_read    }} &amp;  {31'b0 , intenable_rd_out                                        } ) |</a>
<a name="516"><span class="lineNum">     516 </span>            :                                 ({32{gw_config_reg_read    }} &amp;  {30'b0 , gw_config_rd_out                                        } ) |</a>
<a name="517"><span class="lineNum">     517 </span>            :                                 ({32{config_reg_re         }} &amp;  {31'b0 , config_reg                                              } ) |</a>
<a name="518"><span class="lineNum">     518 </span>            :                                 ({32{picm_mken_ff &amp; mask[3]}} &amp;  {30'b0 , 2'b11                                                   } ) |</a>
<a name="519"><span class="lineNum">     519 </span>            :                                 ({32{picm_mken_ff &amp; mask[2]}} &amp;  {31'b0 , 1'b1                                                    } ) |</a>
<a name="520"><span class="lineNum">     520 </span>            :                                 ({32{picm_mken_ff &amp; mask[1]}} &amp;  {28'b0 , 4'b1111                                                 } ) |</a>
<a name="521"><span class="lineNum">     521 </span>            :                                 ({32{picm_mken_ff &amp; mask[0]}} &amp;   32'b0                                                             ) ;</a>
<a name="522"><span class="lineNum">     522 </span>            : </a>
<a name="523"><span class="lineNum">     523 </span>            : </a>
<a name="524"><span class="lineNum">     524 </span>            : assign picm_rd_data[31:0] = picm_bypass_ff ? picm_wr_data_ff[31:0] : picm_rd_data_in[31:0] ;</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span><span class="lineCov">     389386 : logic [14:0] address;</span></a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span>            : assign address[14:0] = picm_raddr_ff[14:0];</a>
<a name="529"><span class="lineNum">     529 </span>            : </a>
<a name="530"><span class="lineNum">     530 </span>            : `include &quot;pic_map_auto.h&quot;</a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span>            : endmodule</a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span>            : module el2_cmp_and_mux #(parameter ID_BITS=8,</a>
<a name="536"><span class="lineNum">     536 </span>            :                                INTPRIORITY_BITS = 4)</a>
<a name="537"><span class="lineNum">     537 </span>            :                     (</a>
<a name="538"><span class="lineNum">     538 </span><span class="lineCov">        835 :                         input  logic [ID_BITS-1:0]       a_id,</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineCov">       2823 :                         input  logic [INTPRIORITY_BITS-1:0] a_priority,</span></a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span><span class="lineCov">        167 :                         input  logic [ID_BITS-1:0]       b_id,</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineCov">       2934 :                         input  logic [INTPRIORITY_BITS-1:0] b_priority,</span></a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span><span class="lineCov">        835 :                         output logic [ID_BITS-1:0]       out_id,</span></a>
<a name="545"><span class="lineNum">     545 </span><span class="lineCov">       3983 :                         output logic [INTPRIORITY_BITS-1:0] out_priority</span></a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span>            :                     );</a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span><span class="lineCov">       5981 : logic   a_is_lt_b ;</span></a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span>            : assign  a_is_lt_b  = ( a_priority[INTPRIORITY_BITS-1:0] &lt; b_priority[INTPRIORITY_BITS-1:0] ) ;</a>
<a name="552"><span class="lineNum">     552 </span>            : </a>
<a name="553"><span class="lineNum">     553 </span>            : assign  out_id[ID_BITS-1:0]                = a_is_lt_b ? b_id[ID_BITS-1:0] :</a>
<a name="554"><span class="lineNum">     554 </span>            :                                                          a_id[ID_BITS-1:0] ;</a>
<a name="555"><span class="lineNum">     555 </span>            : assign  out_priority[INTPRIORITY_BITS-1:0] = a_is_lt_b ? b_priority[INTPRIORITY_BITS-1:0] :</a>
<a name="556"><span class="lineNum">     556 </span>            :                                                          a_priority[INTPRIORITY_BITS-1:0] ;</a>
<a name="557"><span class="lineNum">     557 </span>            : endmodule // cmp_and_mux</a>
<a name="558"><span class="lineNum">     558 </span>            : </a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span>            : module el2_configurable_gw (</a>
<a name="561"><span class="lineNum">     561 </span><span class="lineCov">   82721349 :                              input logic gw_clk,</span></a>
<a name="562"><span class="lineNum">     562 </span><span class="lineCov">   82749121 :                              input logic rawclk,</span></a>
<a name="563"><span class="lineNum">     563 </span><span class="lineCov">   79593726 :                              input logic clken,</span></a>
<a name="564"><span class="lineNum">     564 </span><span class="lineCov">        325 :                              input logic rst_l,</span></a>
<a name="565"><span class="lineNum">     565 </span><span class="lineCov">       3422 :                              input logic extintsrc_req ,</span></a>
<a name="566"><span class="lineNum">     566 </span><span class="lineCov">      64964 :                              input logic meigwctrl_polarity ,</span></a>
<a name="567"><span class="lineNum">     567 </span><span class="lineCov">     112329 :                              input logic meigwctrl_type ,</span></a>
<a name="568"><span class="lineNum">     568 </span><span class="lineCov">       2498 :                              input logic meigwclr ,</span></a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span><span class="lineCov">       3069 :                              output logic extintsrc_req_config</span></a>
<a name="571"><span class="lineNum">     571 </span>            :                             );</a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span>            : </a>
<a name="574"><span class="lineNum">     574 </span><span class="lineCov">       2508 :   logic  gw_int_pending_in, gw_int_pending, extintsrc_req_sync;</span></a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span>            :   rvsyncss_fpga  #(1) sync_inst (</a>
<a name="577"><span class="lineNum">     577 </span>            :       .dout        (extintsrc_req_sync),</a>
<a name="578"><span class="lineNum">     578 </span>            :       .din         (extintsrc_req),</a>
<a name="579"><span class="lineNum">     579 </span>            :       .*) ;</a>
<a name="580"><span class="lineNum">     580 </span>            : </a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            :   assign gw_int_pending_in =  (extintsrc_req_sync ^ meigwctrl_polarity) | (gw_int_pending &amp; ~meigwclr) ;</a>
<a name="583"><span class="lineNum">     583 </span>            :   rvdff_fpga #(1) int_pend_ff        (.*, .clk(gw_clk), .rawclk(rawclk), .clken(clken), .din (gw_int_pending_in),     .dout(gw_int_pending));</a>
<a name="584"><span class="lineNum">     584 </span>            : </a>
<a name="585"><span class="lineNum">     585 </span>            : </a>
<a name="586"><span class="lineNum">     586 </span>            :   assign extintsrc_req_config =  meigwctrl_type ? ((extintsrc_req_sync ^  meigwctrl_polarity) | gw_int_pending) : (extintsrc_req_sync ^  meigwctrl_polarity) ;</a>
<a name="587"><span class="lineNum">     587 </span>            : </a>
<a name="588"><span class="lineNum">     588 </span>            : endmodule // configurable_gw</a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span>            : </a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span>            : </a>
<a name="595"><span class="lineNum">     595 </span>            : </a>
<a name="596"><span class="lineNum">     596 </span>            : </a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
