

================================================================
== Vivado HLS Report for 'mul_I_O'
================================================================
* Date:           Tue May 26 00:44:49 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.346 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      356|      398| 1.068 us | 1.194 us |  356|  398|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       16|       16|         1|          -|          -|    16|    no    |
        |- Loop 2     |      336|      352|  42 ~ 44 |          -|          -|     8|    no    |
        | + Loop 2.1  |       38|       38|        11|          4|          1|     8|    yes   |
        |- Loop 3     |       11|       11|         5|          1|          1|     8|    yes   |
        |- Loop 4     |       11|       11|         5|          1|          1|     8|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 3
  Pipeline-0 : II = 4, D = 11, States = { 4 5 6 7 8 9 10 11 12 13 14 }
  Pipeline-1 : II = 1, D = 5, States = { 19 20 21 22 23 }
  Pipeline-2 : II = 1, D = 5, States = { 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 25 19 
4 --> 15 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 4 
15 --> 16 18 
16 --> 17 
17 --> 18 
18 --> 3 
19 --> 24 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 19 
24 --> 25 
25 --> 32 26 
26 --> 31 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 26 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v_tmp_bits_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %v_tmp_bits_read)" [multest.cc:98]   --->   Operation 33 'read' 'v_tmp_bits_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%u_tmp_bits_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %u_tmp_bits_read)" [multest.cc:98]   --->   Operation 34 'read' 'u_tmp_bits_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:100]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 36 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.82ns)   --->   "%icmp_ln100 = icmp eq i5 %j_0, -16" [multest.cc:100]   --->   Operation 37 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.94ns)   --->   "%j = add i5 %j_0, 1" [multest.cc:100]   --->   Operation 39 'add' 'j' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %.preheader567.preheader, label %2" [multest.cc:100]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %j_0 to i64" [multest.cc:100]   --->   Operation 41 'zext' 'zext_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr = getelementptr [16 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln100" [multest.cc:100]   --->   Operation 42 'getelementptr' 'w_digits_data_V_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.76ns)   --->   "store i64 0, i64* %w_digits_data_V_addr, align 8" [multest.cc:100]   --->   Operation 43 'store' <Predicate = (!icmp_ln100)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:100]   --->   Operation 44 'br' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.95ns)   --->   "br label %.preheader567" [multest.cc:103]   --->   Operation 45 'br' <Predicate = (icmp_ln100)> <Delay = 0.95>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%j1_0 = phi i4 [ %j_2, %._crit_edge568 ], [ 0, %.preheader567.preheader ]"   --->   Operation 46 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.82ns)   --->   "%icmp_ln103 = icmp eq i4 %j1_0, -8" [multest.cc:103]   --->   Operation 47 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 48 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.87ns)   --->   "%j_2 = add i4 %j1_0, 1" [multest.cc:103]   --->   Operation 49 'add' 'j_2' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %4, label %.preheader566.preheader" [multest.cc:103]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %j1_0 to i64" [multest.cc:111]   --->   Operation 51 'zext' 'zext_ln111' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%v_digits_data_V_addr = getelementptr [8 x i64]* %v_digits_data_V, i64 0, i64 %zext_ln111" [multest.cc:111]   --->   Operation 52 'getelementptr' 'v_digits_data_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.95ns)   --->   "br label %.preheader566" [multest.cc:106]   --->   Operation 53 'br' <Predicate = (!icmp_ln103)> <Delay = 0.95>
ST_3 : Operation 54 [1/1] (0.41ns)   --->   "%icmp_ln124 = icmp eq i2 %v_tmp_bits_read_1, 0" [multest.cc:124]   --->   Operation 54 'icmp' 'icmp_ln124' <Predicate = (icmp_ln103)> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.95ns)   --->   "br i1 %icmp_ln124, label %._crit_edge569, label %.preheader565.preheader" [multest.cc:124]   --->   Operation 55 'br' <Predicate = (icmp_ln103)> <Delay = 0.95>
ST_3 : Operation 56 [1/1] (0.95ns)   --->   "br label %.preheader565" [multest.cc:128]   --->   Operation 56 'br' <Predicate = (icmp_ln103 & !icmp_ln124)> <Delay = 0.95>

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_0176_1 = phi i64 [ %trunc_ln1, %hls_label_12 ], [ 0, %.preheader566.preheader ]" [multest.cc:113]   --->   Operation 57 'phi' 'p_0176_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %add_ln106, %hls_label_12 ], [ 0, %.preheader566.preheader ]" [multest.cc:106]   --->   Operation 58 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.82ns)   --->   "%icmp_ln106 = icmp eq i4 %i_0, -8" [multest.cc:106]   --->   Operation 59 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 60 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.87ns)   --->   "%add_ln106 = add i4 %i_0, 1" [multest.cc:106]   --->   Operation 61 'add' 'add_ln106' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %3, label %hls_label_12" [multest.cc:106]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.87ns)   --->   "%add_ln109 = add i4 %i_0, %j1_0" [multest.cc:109]   --->   Operation 63 'add' 'add_ln109' <Predicate = (!icmp_ln106)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i4 %i_0 to i64" [multest.cc:111]   --->   Operation 64 'zext' 'zext_ln111_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%u_digits_data_V_addr = getelementptr [8 x i64]* %u_digits_data_V, i64 0, i64 %zext_ln111_1" [multest.cc:111]   --->   Operation 65 'getelementptr' 'u_digits_data_V_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (0.70ns)   --->   "%u_digits_data_V_load = load i64* %u_digits_data_V_addr, align 8" [multest.cc:111]   --->   Operation 66 'load' 'u_digits_data_V_load' <Predicate = (!icmp_ln106)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_4 : Operation 67 [2/2] (0.70ns)   --->   "%v_digits_data_V_load = load i64* %v_digits_data_V_addr, align 8" [multest.cc:111]   --->   Operation 67 'load' 'v_digits_data_V_load' <Predicate = (!icmp_ln106)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 68 [1/2] (0.70ns)   --->   "%u_digits_data_V_load = load i64* %u_digits_data_V_addr, align 8" [multest.cc:111]   --->   Operation 68 'load' 'u_digits_data_V_load' <Predicate = (!icmp_ln106)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 69 [1/2] (0.70ns)   --->   "%v_digits_data_V_load = load i64* %v_digits_data_V_addr, align 8" [multest.cc:111]   --->   Operation 69 'load' 'v_digits_data_V_load' <Predicate = (!icmp_ln106)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %u_digits_data_V_load to i128" [multest.cc:111]   --->   Operation 70 'zext' 'zext_ln700' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i64 %v_digits_data_V_load to i128" [multest.cc:111]   --->   Operation 71 'zext' 'zext_ln700_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 72 [6/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:111]   --->   Operation 72 'mul' 'mul_ln700' <Predicate = (!icmp_ln106)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 73 [5/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:111]   --->   Operation 73 'mul' 'mul_ln700' <Predicate = (!icmp_ln106)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 74 [4/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:111]   --->   Operation 74 'mul' 'mul_ln700' <Predicate = (!icmp_ln106)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.26>
ST_9 : Operation 75 [3/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:111]   --->   Operation 75 'mul' 'mul_ln700' <Predicate = (!icmp_ln106)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.26>
ST_10 : Operation 76 [2/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:111]   --->   Operation 76 'mul' 'mul_ln700' <Predicate = (!icmp_ln106)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 77 [1/6] (2.26ns)   --->   "%mul_ln700 = mul i128 %zext_ln700, %zext_ln700_1" [multest.cc:111]   --->   Operation 77 'mul' 'mul_ln700' <Predicate = (!icmp_ln106)> <Delay = 2.26> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i4 %add_ln109 to i64" [multest.cc:111]   --->   Operation 78 'zext' 'zext_ln111_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_1 = getelementptr [16 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln111_2" [multest.cc:111]   --->   Operation 79 'getelementptr' 'w_digits_data_V_addr_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_11 : Operation 80 [2/2] (1.76ns)   --->   "%w_digits_data_V_load_1 = load i64* %w_digits_data_V_addr_1, align 8" [multest.cc:111]   --->   Operation 80 'load' 'w_digits_data_V_load_1' <Predicate = (!icmp_ln106)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 1.90>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i64 %p_0176_1 to i128" [multest.cc:106]   --->   Operation 81 'zext' 'zext_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_12 : Operation 82 [1/2] (1.76ns)   --->   "%w_digits_data_V_load_1 = load i64* %w_digits_data_V_addr_1, align 8" [multest.cc:111]   --->   Operation 82 'load' 'w_digits_data_V_load_1' <Predicate = (!icmp_ln106)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_12 : Operation 83 [1/1] (1.90ns)   --->   "%add_ln700 = add i128 %zext_ln106, %mul_ln700" [multest.cc:111]   --->   Operation 83 'add' 'add_ln700' <Predicate = (!icmp_ln106)> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i128 %add_ln700 to i64" [multest.cc:111]   --->   Operation 84 'trunc' 'trunc_ln700' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.64>
ST_13 : Operation 85 [1/1] (1.64ns)   --->   "%add_ln209_1 = add i64 %trunc_ln700, %w_digits_data_V_load_1" [multest.cc:112]   --->   Operation 85 'add' 'add_ln209_1' <Predicate = (!icmp_ln106)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.90>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [multest.cc:107]   --->   Operation 86 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:108]   --->   Operation 87 'specpipeline' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i64 %w_digits_data_V_load_1 to i128" [multest.cc:111]   --->   Operation 88 'zext' 'zext_ln700_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (1.90ns)   --->   "%k_V = add i128 %zext_ln700_2, %add_ln700" [multest.cc:111]   --->   Operation 89 'add' 'k_V' <Predicate = (!icmp_ln106)> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (1.76ns)   --->   "store i64 %add_ln209_1, i64* %w_digits_data_V_addr_1, align 8" [multest.cc:112]   --->   Operation 90 'store' <Predicate = (!icmp_ln106)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %k_V, i32 64, i32 127)" [multest.cc:113]   --->   Operation 91 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_1)" [multest.cc:115]   --->   Operation 92 'specregionend' 'empty_9' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader566" [multest.cc:106]   --->   Operation 93 'br' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 2.28>
ST_15 : Operation 94 [1/1] (1.45ns)   --->   "%icmp_ln883 = icmp eq i64 %p_0176_1, 0" [multest.cc:116]   --->   Operation 94 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %._crit_edge568, label %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit16" [multest.cc:116]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.51ns)   --->   "%xor_ln118 = xor i4 %j1_0, -8" [multest.cc:118]   --->   Operation 96 'xor' 'xor_ln118' <Predicate = (!icmp_ln883)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i4 %xor_ln118 to i64" [multest.cc:118]   --->   Operation 97 'zext' 'zext_ln118' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_3 = getelementptr [16 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln118" [multest.cc:118]   --->   Operation 98 'getelementptr' 'w_digits_data_V_addr_3' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_15 : Operation 99 [2/2] (1.76ns)   --->   "%w_digits_data_V_load = load i64* %w_digits_data_V_addr_3, align 8" [multest.cc:118]   --->   Operation 99 'load' 'w_digits_data_V_load' <Predicate = (!icmp_ln883)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 16 <SV = 5> <Delay = 1.76>
ST_16 : Operation 100 [1/2] (1.76ns)   --->   "%w_digits_data_V_load = load i64* %w_digits_data_V_addr_3, align 8" [multest.cc:118]   --->   Operation 100 'load' 'w_digits_data_V_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 17 <SV = 6> <Delay = 1.64>
ST_17 : Operation 101 [1/1] (1.64ns)   --->   "%add_ln209_2 = add i64 %w_digits_data_V_load, %p_0176_1" [multest.cc:119]   --->   Operation 101 'add' 'add_ln209_2' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 1.76>
ST_18 : Operation 102 [1/1] (1.76ns)   --->   "store i64 %add_ln209_2, i64* %w_digits_data_V_addr_3, align 8" [multest.cc:119]   --->   Operation 102 'store' <Predicate = (!icmp_ln883)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge568" [multest.cc:121]   --->   Operation 103 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader567" [multest.cc:103]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 3> <Delay = 1.76>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%p_0288_0 = phi i2 [ %trunc_ln858_1, %hls_label_13 ], [ 0, %.preheader565.preheader ]" [multest.cc:134]   --->   Operation 105 'phi' 'p_0288_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i, %hls_label_13 ], [ 0, %.preheader565.preheader ]"   --->   Operation 106 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%j3_0 = phi i5 [ %j_1, %hls_label_13 ], [ 8, %.preheader565.preheader ]"   --->   Operation 107 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.82ns)   --->   "%icmp_ln128 = icmp eq i4 %i2_0, -8" [multest.cc:128]   --->   Operation 108 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 109 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.87ns)   --->   "%i = add i4 %i2_0, 1" [multest.cc:128]   --->   Operation 110 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %._crit_edge569.loopexit, label %hls_label_13" [multest.cc:128]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i5 %j3_0 to i64" [multest.cc:132]   --->   Operation 112 'zext' 'zext_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_2 = getelementptr [16 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln132" [multest.cc:132]   --->   Operation 113 'getelementptr' 'w_digits_data_V_addr_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_19 : Operation 114 [2/2] (1.76ns)   --->   "%w_digits_data_V_load_2 = load i64* %w_digits_data_V_addr_2, align 8" [multest.cc:132]   --->   Operation 114 'load' 'w_digits_data_V_load_2' <Predicate = (!icmp_ln128)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_19 : Operation 115 [1/1] (0.94ns)   --->   "%j_1 = add i5 %j3_0, 1" [multest.cc:128]   --->   Operation 115 'add' 'j_1' <Predicate = (!icmp_ln128)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 4> <Delay = 1.76>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i4 %i2_0 to i64" [multest.cc:131]   --->   Operation 116 'zext' 'zext_ln131' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%u_digits_data_V_addr_1 = getelementptr [8 x i64]* %u_digits_data_V, i64 0, i64 %zext_ln131" [multest.cc:131]   --->   Operation 117 'getelementptr' 'u_digits_data_V_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_20 : Operation 118 [2/2] (0.70ns)   --->   "%u_digits_data_V_load_1 = load i64* %u_digits_data_V_addr_1, align 8" [multest.cc:131]   --->   Operation 118 'load' 'u_digits_data_V_load_1' <Predicate = (!icmp_ln128)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_20 : Operation 119 [1/2] (1.76ns)   --->   "%w_digits_data_V_load_2 = load i64* %w_digits_data_V_addr_2, align 8" [multest.cc:132]   --->   Operation 119 'load' 'w_digits_data_V_load_2' <Predicate = (!icmp_ln128)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 21 <SV = 5> <Delay = 2.34>
ST_21 : Operation 120 [1/2] (0.70ns)   --->   "%u_digits_data_V_load_1 = load i64* %u_digits_data_V_addr_1, align 8" [multest.cc:131]   --->   Operation 120 'load' 'u_digits_data_V_load_1' <Predicate = (!icmp_ln128)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i64 %u_digits_data_V_load_1 to i65" [multest.cc:132]   --->   Operation 121 'zext' 'zext_ln132_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i64 %w_digits_data_V_load_2 to i65" [multest.cc:131]   --->   Operation 122 'zext' 'zext_ln700_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (1.64ns)   --->   "%add_ln700_2 = add i65 %zext_ln132_1, %zext_ln700_3" [multest.cc:132]   --->   Operation 123 'add' 'add_ln700_2' <Predicate = (!icmp_ln128)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 6> <Delay = 1.64>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i2 %p_0288_0 to i66" [multest.cc:128]   --->   Operation 124 'zext' 'zext_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i2 %p_0288_0 to i64" [multest.cc:131]   --->   Operation 125 'zext' 'zext_ln700_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i65 %add_ln700_2 to i66" [multest.cc:132]   --->   Operation 126 'zext' 'zext_ln700_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_5, %zext_ln128" [multest.cc:132]   --->   Operation 127 'add' 'tmp_V' <Predicate = (!icmp_ln128)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i64 %w_digits_data_V_load_2, %zext_ln700_4" [multest.cc:133]   --->   Operation 128 'add' 'add_ln209_4' <Predicate = (!icmp_ln128)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 129 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_4, %u_digits_data_V_load_1" [multest.cc:133]   --->   Operation 129 'add' 'add_ln209' <Predicate = (!icmp_ln128)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln858_1 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:134]   --->   Operation 130 'partselect' 'trunc_ln858_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>

State 23 <SV = 7> <Delay = 1.76>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)" [multest.cc:129]   --->   Operation 131 'specregionbegin' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:130]   --->   Operation 132 'specpipeline' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (1.76ns)   --->   "store i64 %add_ln209, i64* %w_digits_data_V_addr_2, align 8" [multest.cc:133]   --->   Operation 133 'store' <Predicate = (!icmp_ln128)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp)" [multest.cc:135]   --->   Operation 134 'specregionend' 'empty_11' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader565" [multest.cc:128]   --->   Operation 135 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>

State 24 <SV = 4> <Delay = 0.95>
ST_24 : Operation 136 [1/1] (0.95ns)   --->   "br label %._crit_edge569"   --->   Operation 136 'br' <Predicate = true> <Delay = 0.95>

State 25 <SV = 5> <Delay = 1.36>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%w_tmp_bits_0 = phi i2 [ 0, %4 ], [ %p_0288_0, %._crit_edge569.loopexit ]" [multest.cc:134]   --->   Operation 137 'phi' 'w_tmp_bits_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i2 %w_tmp_bits_0 to i3" [multest.cc:138]   --->   Operation 138 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.41ns)   --->   "%icmp_ln138 = icmp eq i2 %u_tmp_bits_read_1, 0" [multest.cc:138]   --->   Operation 139 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (0.95ns)   --->   "br i1 %icmp_ln138, label %._crit_edge570, label %.preheader.preheader" [multest.cc:138]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.95>
ST_25 : Operation 141 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:142]   --->   Operation 141 'br' <Predicate = (!icmp_ln138)> <Delay = 0.95>

State 26 <SV = 6> <Delay = 1.76>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%p_0356_0 = phi i2 [ %trunc_ln858_2, %hls_label_14 ], [ 0, %.preheader.preheader ]" [multest.cc:148]   --->   Operation 142 'phi' 'p_0356_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 143 [1/1] (0.00ns)   --->   "%i6_0 = phi i4 [ %i_1, %hls_label_14 ], [ 0, %.preheader.preheader ]"   --->   Operation 143 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 144 [1/1] (0.00ns)   --->   "%j7_0 = phi i5 [ %j_3, %hls_label_14 ], [ 8, %.preheader.preheader ]"   --->   Operation 144 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 145 [1/1] (0.82ns)   --->   "%icmp_ln142 = icmp eq i4 %i6_0, -8" [multest.cc:142]   --->   Operation 145 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 146 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 146 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 147 [1/1] (0.87ns)   --->   "%i_1 = add i4 %i6_0, 1" [multest.cc:142]   --->   Operation 147 'add' 'i_1' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %5, label %hls_label_14" [multest.cc:142]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i5 %j7_0 to i64" [multest.cc:146]   --->   Operation 149 'zext' 'zext_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_4 = getelementptr [16 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln146" [multest.cc:146]   --->   Operation 150 'getelementptr' 'w_digits_data_V_addr_4' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_26 : Operation 151 [2/2] (1.76ns)   --->   "%w_digits_data_V_load_3 = load i64* %w_digits_data_V_addr_4, align 8" [multest.cc:146]   --->   Operation 151 'load' 'w_digits_data_V_load_3' <Predicate = (!icmp_ln142)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_26 : Operation 152 [1/1] (0.94ns)   --->   "%j_3 = add i5 %j7_0, 1" [multest.cc:142]   --->   Operation 152 'add' 'j_3' <Predicate = (!icmp_ln142)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 7> <Delay = 1.76>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %i6_0 to i64" [multest.cc:145]   --->   Operation 153 'zext' 'zext_ln145' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%v_digits_data_V_addr_1 = getelementptr [8 x i64]* %v_digits_data_V, i64 0, i64 %zext_ln145" [multest.cc:145]   --->   Operation 154 'getelementptr' 'v_digits_data_V_addr_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_27 : Operation 155 [2/2] (0.70ns)   --->   "%v_digits_data_V_load_1 = load i64* %v_digits_data_V_addr_1, align 8" [multest.cc:145]   --->   Operation 155 'load' 'v_digits_data_V_load_1' <Predicate = (!icmp_ln142)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_27 : Operation 156 [1/2] (1.76ns)   --->   "%w_digits_data_V_load_3 = load i64* %w_digits_data_V_addr_4, align 8" [multest.cc:146]   --->   Operation 156 'load' 'w_digits_data_V_load_3' <Predicate = (!icmp_ln142)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 28 <SV = 8> <Delay = 2.34>
ST_28 : Operation 157 [1/2] (0.70ns)   --->   "%v_digits_data_V_load_1 = load i64* %v_digits_data_V_addr_1, align 8" [multest.cc:145]   --->   Operation 157 'load' 'v_digits_data_V_load_1' <Predicate = (!icmp_ln142)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i64 %v_digits_data_V_load_1 to i65" [multest.cc:146]   --->   Operation 158 'zext' 'zext_ln146_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i64 %w_digits_data_V_load_3 to i65" [multest.cc:145]   --->   Operation 159 'zext' 'zext_ln700_6' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (1.64ns)   --->   "%add_ln700_4 = add i65 %zext_ln146_1, %zext_ln700_6" [multest.cc:146]   --->   Operation 160 'add' 'add_ln700_4' <Predicate = (!icmp_ln142)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 9> <Delay = 1.64>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i2 %p_0356_0 to i66" [multest.cc:142]   --->   Operation 161 'zext' 'zext_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_29 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i2 %p_0356_0 to i64" [multest.cc:145]   --->   Operation 162 'zext' 'zext_ln700_7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_29 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i65 %add_ln700_4 to i66" [multest.cc:146]   --->   Operation 163 'zext' 'zext_ln700_8' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_29 : Operation 164 [1/1] (1.64ns)   --->   "%tmp_V_1 = add i66 %zext_ln700_8, %zext_ln142" [multest.cc:146]   --->   Operation 164 'add' 'tmp_V_1' <Predicate = (!icmp_ln142)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_5 = add i64 %w_digits_data_V_load_3, %zext_ln700_7" [multest.cc:147]   --->   Operation 165 'add' 'add_ln209_5' <Predicate = (!icmp_ln142)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 166 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_3 = add i64 %add_ln209_5, %v_digits_data_V_load_1" [multest.cc:147]   --->   Operation 166 'add' 'add_ln209_3' <Predicate = (!icmp_ln142)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln858_2 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_1, i32 64, i32 65)" [multest.cc:148]   --->   Operation 167 'partselect' 'trunc_ln858_2' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 30 <SV = 10> <Delay = 1.76>
ST_30 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)" [multest.cc:143]   --->   Operation 168 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_30 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:144]   --->   Operation 169 'specpipeline' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_30 : Operation 170 [1/1] (1.76ns)   --->   "store i64 %add_ln209_3, i64* %w_digits_data_V_addr_4, align 8" [multest.cc:147]   --->   Operation 170 'store' <Predicate = (!icmp_ln142)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_30 : Operation 171 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_2)" [multest.cc:149]   --->   Operation 171 'specregionend' 'empty_13' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_30 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:142]   --->   Operation 172 'br' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 31 <SV = 7> <Delay = 0.95>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i2 %p_0356_0 to i3" [multest.cc:150]   --->   Operation 173 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 174 [1/1] (0.60ns)   --->   "%add_ln150 = add i3 %zext_ln138, %zext_ln150" [multest.cc:150]   --->   Operation 174 'add' 'add_ln150' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 175 [1/1] (0.95ns)   --->   "br label %._crit_edge570" [multest.cc:151]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.95>

State 32 <SV = 8> <Delay = 1.49>
ST_32 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln152)   --->   "%w_tmp_bits_1 = phi i3 [ %zext_ln138, %._crit_edge569 ], [ %add_ln150, %5 ]" [multest.cc:138]   --->   Operation 176 'phi' 'w_tmp_bits_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln152)   --->   "%zext_ln152 = zext i3 %w_tmp_bits_1 to i4" [multest.cc:152]   --->   Operation 177 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i2 %v_tmp_bits_read_1 to i4" [multest.cc:152]   --->   Operation 178 'zext' 'zext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln152_2 = zext i2 %u_tmp_bits_read_1 to i4" [multest.cc:152]   --->   Operation 179 'zext' 'zext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 180 [1/1] (0.62ns)   --->   "%mul_ln152 = mul i4 %zext_ln152_1, %zext_ln152_2" [multest.cc:152]   --->   Operation 180 'mul' 'mul_ln152' <Predicate = true> <Delay = 0.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 181 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln152 = add i4 %zext_ln152, %mul_ln152" [multest.cc:152]   --->   Operation 181 'add' 'add_ln152' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 182 [1/1] (0.00ns)   --->   "ret i4 %add_ln152" [multest.cc:153]   --->   Operation 182 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_tmp_bits_read_1      (read             ) [ 001111111111111111111111111111111]
u_tmp_bits_read_1      (read             ) [ 001111111111111111111111111111111]
br_ln100               (br               ) [ 011000000000000000000000000000000]
j_0                    (phi              ) [ 001000000000000000000000000000000]
icmp_ln100             (icmp             ) [ 001000000000000000000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000000000000000]
j                      (add              ) [ 011000000000000000000000000000000]
br_ln100               (br               ) [ 000000000000000000000000000000000]
zext_ln100             (zext             ) [ 000000000000000000000000000000000]
w_digits_data_V_addr   (getelementptr    ) [ 000000000000000000000000000000000]
store_ln100            (store            ) [ 000000000000000000000000000000000]
br_ln100               (br               ) [ 011000000000000000000000000000000]
br_ln103               (br               ) [ 001111111111111111100000000000000]
j1_0                   (phi              ) [ 000111111111111100000000000000000]
icmp_ln103             (icmp             ) [ 000111111111111111111111000000000]
empty_7                (speclooptripcount) [ 000000000000000000000000000000000]
j_2                    (add              ) [ 001111111111111111100000000000000]
br_ln103               (br               ) [ 000000000000000000000000000000000]
zext_ln111             (zext             ) [ 000000000000000000000000000000000]
v_digits_data_V_addr   (getelementptr    ) [ 000011111111111000000000000000000]
br_ln106               (br               ) [ 000111111111111111100000000000000]
icmp_ln124             (icmp             ) [ 000111111111111111111111000000000]
br_ln124               (br               ) [ 000111111111111111111111110000000]
br_ln128               (br               ) [ 000111111111111111111111000000000]
p_0176_1               (phi              ) [ 000011111111100111000000000000000]
i_0                    (phi              ) [ 000010000000000000000000000000000]
icmp_ln106             (icmp             ) [ 000111111111111111100000000000000]
empty_8                (speclooptripcount) [ 000000000000000000000000000000000]
add_ln106              (add              ) [ 000111111111111111100000000000000]
br_ln106               (br               ) [ 000000000000000000000000000000000]
add_ln109              (add              ) [ 000011111111000000000000000000000]
zext_ln111_1           (zext             ) [ 000000000000000000000000000000000]
u_digits_data_V_addr   (getelementptr    ) [ 000001000000000000000000000000000]
u_digits_data_V_load   (load             ) [ 000000100000000000000000000000000]
v_digits_data_V_load   (load             ) [ 000000100000000000000000000000000]
zext_ln700             (zext             ) [ 000011111111000000000000000000000]
zext_ln700_1           (zext             ) [ 000011111111000000000000000000000]
mul_ln700              (mul              ) [ 000010000000100000000000000000000]
zext_ln111_2           (zext             ) [ 000000000000000000000000000000000]
w_digits_data_V_addr_1 (getelementptr    ) [ 000011100000111000000000000000000]
zext_ln106             (zext             ) [ 000000000000000000000000000000000]
w_digits_data_V_load_1 (load             ) [ 000001100000011000000000000000000]
add_ln700              (add              ) [ 000001100000011000000000000000000]
trunc_ln700            (trunc            ) [ 000001000000010000000000000000000]
add_ln209_1            (add              ) [ 000000100000001000000000000000000]
tmp_1                  (specregionbegin  ) [ 000000000000000000000000000000000]
specpipeline_ln108     (specpipeline     ) [ 000000000000000000000000000000000]
zext_ln700_2           (zext             ) [ 000000000000000000000000000000000]
k_V                    (add              ) [ 000000000000000000000000000000000]
store_ln112            (store            ) [ 000000000000000000000000000000000]
trunc_ln1              (partselect       ) [ 000111111111111111100000000000000]
empty_9                (specregionend    ) [ 000000000000000000000000000000000]
br_ln106               (br               ) [ 000111111111111111100000000000000]
icmp_ln883             (icmp             ) [ 000111111111111111100000000000000]
br_ln116               (br               ) [ 000000000000000000000000000000000]
xor_ln118              (xor              ) [ 000000000000000000000000000000000]
zext_ln118             (zext             ) [ 000000000000000000000000000000000]
w_digits_data_V_addr_3 (getelementptr    ) [ 000000000000000011100000000000000]
w_digits_data_V_load   (load             ) [ 000000000000000001000000000000000]
add_ln209_2            (add              ) [ 000111111111111100100000000000000]
store_ln119            (store            ) [ 000000000000000000000000000000000]
br_ln121               (br               ) [ 000000000000000000000000000000000]
br_ln103               (br               ) [ 001111111111111111100000000000000]
p_0288_0               (phi              ) [ 000111111111111111111110110000000]
i2_0                   (phi              ) [ 000000000000000000011000000000000]
j3_0                   (phi              ) [ 000000000000000000010000000000000]
icmp_ln128             (icmp             ) [ 000000000000000000011111000000000]
empty_10               (speclooptripcount) [ 000000000000000000000000000000000]
i                      (add              ) [ 000100000000000000011111000000000]
br_ln128               (br               ) [ 000000000000000000000000000000000]
zext_ln132             (zext             ) [ 000000000000000000000000000000000]
w_digits_data_V_addr_2 (getelementptr    ) [ 000000000000000000011111000000000]
j_1                    (add              ) [ 000100000000000000011111000000000]
zext_ln131             (zext             ) [ 000000000000000000000000000000000]
u_digits_data_V_addr_1 (getelementptr    ) [ 000000000000000000010100000000000]
w_digits_data_V_load_2 (load             ) [ 000000000000000000010110000000000]
u_digits_data_V_load_1 (load             ) [ 000000000000000000010010000000000]
zext_ln132_1           (zext             ) [ 000000000000000000000000000000000]
zext_ln700_3           (zext             ) [ 000000000000000000000000000000000]
add_ln700_2            (add              ) [ 000000000000000000010010000000000]
zext_ln128             (zext             ) [ 000000000000000000000000000000000]
zext_ln700_4           (zext             ) [ 000000000000000000000000000000000]
zext_ln700_5           (zext             ) [ 000000000000000000000000000000000]
tmp_V                  (add              ) [ 000000000000000000000000000000000]
add_ln209_4            (add              ) [ 000000000000000000000000000000000]
add_ln209              (add              ) [ 000000000000000000010001000000000]
trunc_ln858_1          (partselect       ) [ 000100000000000000010001000000000]
tmp                    (specregionbegin  ) [ 000000000000000000000000000000000]
specpipeline_ln130     (specpipeline     ) [ 000000000000000000000000000000000]
store_ln133            (store            ) [ 000000000000000000000000000000000]
empty_11               (specregionend    ) [ 000000000000000000000000000000000]
br_ln128               (br               ) [ 000100000000000000011111000000000]
br_ln0                 (br               ) [ 000100000000000000000000110000000]
w_tmp_bits_0           (phi              ) [ 000000000000000000000000010000000]
zext_ln138             (zext             ) [ 000000000000000000000000011111111]
icmp_ln138             (icmp             ) [ 000000000000000000000000011111100]
br_ln138               (br               ) [ 000000000000000000000000011111111]
br_ln142               (br               ) [ 000000000000000000000000011111100]
p_0356_0               (phi              ) [ 000000000000000000000000001111010]
i6_0                   (phi              ) [ 000000000000000000000000001100000]
j7_0                   (phi              ) [ 000000000000000000000000001000000]
icmp_ln142             (icmp             ) [ 000000000000000000000000001111100]
empty_12               (speclooptripcount) [ 000000000000000000000000000000000]
i_1                    (add              ) [ 000000000000000000000000011111100]
br_ln142               (br               ) [ 000000000000000000000000000000000]
zext_ln146             (zext             ) [ 000000000000000000000000000000000]
w_digits_data_V_addr_4 (getelementptr    ) [ 000000000000000000000000001111100]
j_3                    (add              ) [ 000000000000000000000000011111100]
zext_ln145             (zext             ) [ 000000000000000000000000000000000]
v_digits_data_V_addr_1 (getelementptr    ) [ 000000000000000000000000001010000]
w_digits_data_V_load_3 (load             ) [ 000000000000000000000000001011000]
v_digits_data_V_load_1 (load             ) [ 000000000000000000000000001001000]
zext_ln146_1           (zext             ) [ 000000000000000000000000000000000]
zext_ln700_6           (zext             ) [ 000000000000000000000000000000000]
add_ln700_4            (add              ) [ 000000000000000000000000001001000]
zext_ln142             (zext             ) [ 000000000000000000000000000000000]
zext_ln700_7           (zext             ) [ 000000000000000000000000000000000]
zext_ln700_8           (zext             ) [ 000000000000000000000000000000000]
tmp_V_1                (add              ) [ 000000000000000000000000000000000]
add_ln209_5            (add              ) [ 000000000000000000000000000000000]
add_ln209_3            (add              ) [ 000000000000000000000000001000100]
trunc_ln858_2          (partselect       ) [ 000000000000000000000000011000100]
tmp_2                  (specregionbegin  ) [ 000000000000000000000000000000000]
specpipeline_ln144     (specpipeline     ) [ 000000000000000000000000000000000]
store_ln147            (store            ) [ 000000000000000000000000000000000]
empty_13               (specregionend    ) [ 000000000000000000000000000000000]
br_ln142               (br               ) [ 000000000000000000000000011111100]
zext_ln150             (zext             ) [ 000000000000000000000000000000000]
add_ln150              (add              ) [ 000000000000000000000000010000011]
br_ln151               (br               ) [ 000000000000000000000000010000011]
w_tmp_bits_1           (phi              ) [ 000000000000000000000000000000001]
zext_ln152             (zext             ) [ 000000000000000000000000000000000]
zext_ln152_1           (zext             ) [ 000000000000000000000000000000000]
zext_ln152_2           (zext             ) [ 000000000000000000000000000000000]
mul_ln152              (mul              ) [ 000000000000000000000000000000000]
add_ln152              (add              ) [ 000000000000000000000000000000000]
ret_ln153              (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u_tmp_bits_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_tmp_bits_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_digits_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_digits_data_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="v_tmp_bits_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_tmp_bits_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="u_tmp_bits_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_tmp_bits_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="w_digits_data_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="4" slack="1"/>
<pin id="150" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="64" slack="1"/>
<pin id="152" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln100/2 w_digits_data_V_load_1/11 store_ln112/14 w_digits_data_V_load/15 store_ln119/18 w_digits_data_V_load_2/19 store_ln133/23 w_digits_data_V_load_3/26 store_ln147/30 "/>
</bind>
</comp>

<comp id="92" class="1004" name="v_digits_data_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_digits_data_V_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="u_digits_data_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_digits_data_V_addr/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_digits_data_V_load/4 u_digits_data_V_load_1/20 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_digits_data_V_load/4 v_digits_data_V_load_1/27 "/>
</bind>
</comp>

<comp id="117" class="1004" name="w_digits_data_V_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_1/11 "/>
</bind>
</comp>

<comp id="125" class="1004" name="w_digits_data_V_addr_3_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_3/15 "/>
</bind>
</comp>

<comp id="133" class="1004" name="w_digits_data_V_addr_2_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_2/19 "/>
</bind>
</comp>

<comp id="141" class="1004" name="u_digits_data_V_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_digits_data_V_addr_1/20 "/>
</bind>
</comp>

<comp id="153" class="1004" name="w_digits_data_V_addr_4_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_4/26 "/>
</bind>
</comp>

<comp id="161" class="1004" name="v_digits_data_V_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_digits_data_V_addr_1/27 "/>
</bind>
</comp>

<comp id="169" class="1005" name="j_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="1"/>
<pin id="171" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="j1_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="j1_0_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="p_0176_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_0176_1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_0176_1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0176_1/4 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="215" class="1005" name="p_0288_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0288_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_0288_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0288_0/19 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i2_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i2_0_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/19 "/>
</bind>
</comp>

<comp id="239" class="1005" name="j3_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="j3_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="5" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/19 "/>
</bind>
</comp>

<comp id="250" class="1005" name="w_tmp_bits_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="3"/>
<pin id="252" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="w_tmp_bits_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="w_tmp_bits_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="3"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="2" slack="2"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_tmp_bits_0/25 "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_0356_0_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0356_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_0356_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0356_0/26 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i6_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i6_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i6_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0/26 "/>
</bind>
</comp>

<comp id="286" class="1005" name="j7_0_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="1"/>
<pin id="288" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j7_0 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="j7_0_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="5" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7_0/26 "/>
</bind>
</comp>

<comp id="297" class="1005" name="w_tmp_bits_1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="299" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="w_tmp_bits_1 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="w_tmp_bits_1_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="3"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="3" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_tmp_bits_1/32 "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_digits_data_V_load u_digits_data_V_load_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_digits_data_V_load v_digits_data_V_load_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_load_1 w_digits_data_V_load w_digits_data_V_load_2 w_digits_data_V_load_3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln100_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln100_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln103_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln111_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln124_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="2"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln106_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln106_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln109_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="1"/>
<pin id="373" dir="1" index="2" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln111_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln700_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln700_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_1/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="0"/>
<pin id="392" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln111_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="7"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln106_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="8"/>
<pin id="401" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/12 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln700_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="128" slack="1"/>
<pin id="406" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/12 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln700_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="128" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700/12 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln209_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="1"/>
<pin id="414" dir="0" index="1" bw="64" slack="1"/>
<pin id="415" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/13 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln700_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="2"/>
<pin id="419" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_2/14 "/>
</bind>
</comp>

<comp id="421" class="1004" name="k_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="0" index="1" bw="128" slack="2"/>
<pin id="424" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V/14 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="128" slack="0"/>
<pin id="429" dir="0" index="2" bw="8" slack="0"/>
<pin id="430" dir="0" index="3" bw="8" slack="0"/>
<pin id="431" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/14 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln883_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/15 "/>
</bind>
</comp>

<comp id="442" class="1004" name="xor_ln118_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="2"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118/15 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln118_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/15 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln209_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="1"/>
<pin id="455" dir="0" index="1" bw="64" slack="3"/>
<pin id="456" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_2/17 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln128_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/19 "/>
</bind>
</comp>

<comp id="465" class="1004" name="i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/19 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln132_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/19 "/>
</bind>
</comp>

<comp id="476" class="1004" name="j_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/19 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln131_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/20 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln132_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_1/21 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln700_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_3/21 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln700_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/21 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln128_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="3"/>
<pin id="503" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/22 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln700_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="3"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_4/22 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln700_5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="65" slack="1"/>
<pin id="511" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_5/22 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_V_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="65" slack="0"/>
<pin id="514" dir="0" index="1" bw="2" slack="0"/>
<pin id="515" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/22 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln209_4_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="2"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_4/22 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln209_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="1"/>
<pin id="527" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/22 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln858_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="66" slack="0"/>
<pin id="533" dir="0" index="2" bw="8" slack="0"/>
<pin id="534" dir="0" index="3" bw="8" slack="0"/>
<pin id="535" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_1/22 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln138_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/25 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln138_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="5"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/25 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln142_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="4" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/26 "/>
</bind>
</comp>

<comp id="555" class="1004" name="i_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/26 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln146_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/26 "/>
</bind>
</comp>

<comp id="566" class="1004" name="j_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/26 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln145_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/27 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln146_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146_1/28 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln700_6_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="1"/>
<pin id="583" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_6/28 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln700_4_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/28 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln142_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="3"/>
<pin id="593" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/29 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln700_7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="3"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_7/29 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln700_8_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="65" slack="1"/>
<pin id="601" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_8/29 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_V_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="65" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="0"/>
<pin id="605" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_1/29 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln209_5_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="2"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_5/29 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln209_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="0" index="1" bw="64" slack="1"/>
<pin id="617" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_3/29 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln858_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="0"/>
<pin id="622" dir="0" index="1" bw="66" slack="0"/>
<pin id="623" dir="0" index="2" bw="8" slack="0"/>
<pin id="624" dir="0" index="3" bw="8" slack="0"/>
<pin id="625" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_2/29 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln150_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="1"/>
<pin id="632" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/31 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln150_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="2"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/31 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln152_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/32 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln152_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="8"/>
<pin id="645" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152_1/32 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln152_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="8"/>
<pin id="648" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152_2/32 "/>
</bind>
</comp>

<comp id="649" class="1004" name="mul_ln152_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="0" index="1" bw="2" slack="0"/>
<pin id="652" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln152/32 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln152_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="4" slack="0"/>
<pin id="658" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/32 "/>
</bind>
</comp>

<comp id="661" class="1005" name="v_tmp_bits_read_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="2"/>
<pin id="663" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="v_tmp_bits_read_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="u_tmp_bits_read_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="5"/>
<pin id="669" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="u_tmp_bits_read_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="j_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="681" class="1005" name="icmp_ln103_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="685" class="1005" name="j_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="0"/>
<pin id="687" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="690" class="1005" name="v_digits_data_V_addr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="3" slack="1"/>
<pin id="692" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_digits_data_V_addr "/>
</bind>
</comp>

<comp id="695" class="1005" name="icmp_ln124_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="699" class="1005" name="icmp_ln106_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="703" class="1005" name="add_ln106_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="708" class="1005" name="add_ln109_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="7"/>
<pin id="710" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="713" class="1005" name="u_digits_data_V_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="1"/>
<pin id="715" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_digits_data_V_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="zext_ln700_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="128" slack="1"/>
<pin id="720" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln700 "/>
</bind>
</comp>

<comp id="723" class="1005" name="zext_ln700_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="128" slack="1"/>
<pin id="725" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln700_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="mul_ln700_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="128" slack="1"/>
<pin id="730" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="733" class="1005" name="w_digits_data_V_addr_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="1"/>
<pin id="735" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="add_ln700_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="128" slack="2"/>
<pin id="740" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="743" class="1005" name="trunc_ln700_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="1"/>
<pin id="745" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln700 "/>
</bind>
</comp>

<comp id="748" class="1005" name="add_ln209_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="1"/>
<pin id="750" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="trunc_ln1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="1"/>
<pin id="755" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="758" class="1005" name="icmp_ln883_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="3"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln883 "/>
</bind>
</comp>

<comp id="762" class="1005" name="w_digits_data_V_addr_3_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="1"/>
<pin id="764" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_3 "/>
</bind>
</comp>

<comp id="767" class="1005" name="add_ln209_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="1"/>
<pin id="769" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_2 "/>
</bind>
</comp>

<comp id="772" class="1005" name="icmp_ln128_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="776" class="1005" name="i_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="4" slack="0"/>
<pin id="778" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="781" class="1005" name="w_digits_data_V_addr_2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="1"/>
<pin id="783" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_2 "/>
</bind>
</comp>

<comp id="787" class="1005" name="j_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="5" slack="0"/>
<pin id="789" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="u_digits_data_V_addr_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="3" slack="1"/>
<pin id="794" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="u_digits_data_V_addr_1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="add_ln700_2_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="65" slack="1"/>
<pin id="799" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_2 "/>
</bind>
</comp>

<comp id="802" class="1005" name="add_ln209_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="1"/>
<pin id="804" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="807" class="1005" name="trunc_ln858_1_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="2" slack="1"/>
<pin id="809" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln138_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="3" slack="2"/>
<pin id="814" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln138 "/>
</bind>
</comp>

<comp id="818" class="1005" name="icmp_ln138_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="822" class="1005" name="icmp_ln142_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln142 "/>
</bind>
</comp>

<comp id="826" class="1005" name="i_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="0"/>
<pin id="828" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="w_digits_data_V_addr_4_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="1"/>
<pin id="833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_4 "/>
</bind>
</comp>

<comp id="837" class="1005" name="j_3_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="0"/>
<pin id="839" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="842" class="1005" name="v_digits_data_V_addr_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="1"/>
<pin id="844" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_digits_data_V_addr_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln700_4_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="65" slack="1"/>
<pin id="849" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_4 "/>
</bind>
</comp>

<comp id="852" class="1005" name="add_ln209_3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_3 "/>
</bind>
</comp>

<comp id="857" class="1005" name="trunc_ln858_2_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="2" slack="1"/>
<pin id="859" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_2 "/>
</bind>
</comp>

<comp id="862" class="1005" name="add_ln150_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="1"/>
<pin id="864" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln150 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="215" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="309"><net_src comp="106" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="112" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="85" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="85" pin="7"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="173" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="173" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="20" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="173" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="340"><net_src comp="184" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="26" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="184" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="30" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="184" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="208" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="208" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="208" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="180" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="208" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="384"><net_src comp="306" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="310" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="381" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="402"><net_src comp="192" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="314" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="314" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="421" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="50" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="440"><net_src comp="192" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="180" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="26" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="457"><net_src comp="314" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="192" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="231" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="26" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="231" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="30" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="243" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="480"><net_src comp="243" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="20" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="227" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="490"><net_src comp="106" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="314" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="487" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="215" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="215" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="501" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="314" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="505" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="306" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="512" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="50" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="543"><net_src comp="254" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="32" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="278" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="26" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="278" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="30" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="290" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="570"><net_src comp="290" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="20" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="274" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="580"><net_src comp="112" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="314" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="577" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="262" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="262" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="606"><net_src comp="599" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="591" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="314" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="595" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="310" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="58" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="602" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="50" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="60" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="633"><net_src comp="262" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="300" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="653"><net_src comp="643" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="639" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="66" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="670"><net_src comp="72" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="679"><net_src comp="325" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="684"><net_src comp="336" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="342" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="693"><net_src comp="92" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="698"><net_src comp="353" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="358" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="364" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="711"><net_src comp="370" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="716"><net_src comp="99" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="721"><net_src comp="381" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="726"><net_src comp="385" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="731"><net_src comp="389" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="736"><net_src comp="117" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="741"><net_src comp="403" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="746"><net_src comp="408" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="751"><net_src comp="412" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="756"><net_src comp="426" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="761"><net_src comp="436" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="125" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="770"><net_src comp="453" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="775"><net_src comp="459" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="465" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="784"><net_src comp="133" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="790"><net_src comp="476" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="795"><net_src comp="141" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="800"><net_src comp="495" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="805"><net_src comp="524" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="85" pin=4"/></net>

<net id="810"><net_src comp="530" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="815"><net_src comp="540" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="821"><net_src comp="544" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="549" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="555" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="834"><net_src comp="153" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="840"><net_src comp="566" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="845"><net_src comp="161" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="850"><net_src comp="585" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="855"><net_src comp="614" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="860"><net_src comp="620" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="865"><net_src comp="634" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="300" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_digits_data_V | {2 14 18 23 30 }
 - Input state : 
	Port: mul_I_O : u_tmp_bits_read | {1 }
	Port: mul_I_O : u_digits_data_V | {4 5 20 21 }
	Port: mul_I_O : v_tmp_bits_read | {1 }
	Port: mul_I_O : v_digits_data_V | {4 5 27 28 }
	Port: mul_I_O : w_digits_data_V | {11 12 15 16 19 20 26 27 }
  - Chain level:
	State 1
	State 2
		icmp_ln100 : 1
		j : 1
		br_ln100 : 2
		zext_ln100 : 1
		w_digits_data_V_addr : 2
		store_ln100 : 3
	State 3
		icmp_ln103 : 1
		j_2 : 1
		br_ln103 : 2
		zext_ln111 : 1
		v_digits_data_V_addr : 2
		br_ln124 : 1
	State 4
		icmp_ln106 : 1
		add_ln106 : 1
		br_ln106 : 2
		add_ln109 : 1
		zext_ln111_1 : 1
		u_digits_data_V_addr : 2
		u_digits_data_V_load : 3
	State 5
	State 6
		mul_ln700 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		w_digits_data_V_addr_1 : 1
		w_digits_data_V_load_1 : 2
	State 12
		add_ln700 : 1
		trunc_ln700 : 2
	State 13
	State 14
		k_V : 1
		trunc_ln1 : 2
		empty_9 : 1
	State 15
		br_ln116 : 1
		w_digits_data_V_addr_3 : 1
		w_digits_data_V_load : 2
	State 16
	State 17
	State 18
	State 19
		icmp_ln128 : 1
		i : 1
		br_ln128 : 2
		zext_ln132 : 1
		w_digits_data_V_addr_2 : 2
		w_digits_data_V_load_2 : 3
		j_1 : 1
	State 20
		u_digits_data_V_addr_1 : 1
		u_digits_data_V_load_1 : 2
	State 21
		zext_ln132_1 : 1
		add_ln700_2 : 2
	State 22
		tmp_V : 1
		add_ln209_4 : 1
		add_ln209 : 2
		trunc_ln858_1 : 2
	State 23
		empty_11 : 1
	State 24
	State 25
		zext_ln138 : 1
		br_ln138 : 1
	State 26
		icmp_ln142 : 1
		i_1 : 1
		br_ln142 : 2
		zext_ln146 : 1
		w_digits_data_V_addr_4 : 2
		w_digits_data_V_load_3 : 3
		j_3 : 1
	State 27
		v_digits_data_V_addr_1 : 1
		v_digits_data_V_load_1 : 2
	State 28
		zext_ln146_1 : 1
		add_ln700_4 : 2
	State 29
		tmp_V_1 : 1
		add_ln209_5 : 1
		add_ln209_3 : 2
		trunc_ln858_2 : 2
	State 30
		empty_13 : 1
	State 31
		add_ln150 : 1
	State 32
		zext_ln152 : 1
		mul_ln152 : 1
		add_ln152 : 2
		ret_ln153 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |           j_fu_325           |    0    |    0    |    15   |
|          |          j_2_fu_342          |    0    |    0    |    12   |
|          |       add_ln106_fu_364       |    0    |    0    |    12   |
|          |       add_ln109_fu_370       |    0    |    0    |    12   |
|          |       add_ln700_fu_403       |    0    |    0    |   135   |
|          |      add_ln209_1_fu_412      |    0    |    0    |    71   |
|          |          k_V_fu_421          |    0    |    0    |   135   |
|          |      add_ln209_2_fu_453      |    0    |    0    |    71   |
|          |           i_fu_465           |    0    |    0    |    12   |
|          |          j_1_fu_476          |    0    |    0    |    15   |
|    add   |      add_ln700_2_fu_495      |    0    |    0    |    71   |
|          |         tmp_V_fu_512         |    0    |    0    |    72   |
|          |      add_ln209_4_fu_518      |    0    |    0    |    64   |
|          |       add_ln209_fu_524       |    0    |    0    |    64   |
|          |          i_1_fu_555          |    0    |    0    |    12   |
|          |          j_3_fu_566          |    0    |    0    |    15   |
|          |      add_ln700_4_fu_585      |    0    |    0    |    71   |
|          |        tmp_V_1_fu_602        |    0    |    0    |    72   |
|          |      add_ln209_5_fu_608      |    0    |    0    |    64   |
|          |      add_ln209_3_fu_614      |    0    |    0    |    64   |
|          |       add_ln150_fu_634       |    0    |    0    |    9    |
|          |       add_ln152_fu_655       |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_389          |    16   |   527   |   179   |
|          |       mul_ln152_fu_649       |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln100_fu_319      |    0    |    0    |    11   |
|          |       icmp_ln103_fu_336      |    0    |    0    |    9    |
|          |       icmp_ln124_fu_353      |    0    |    0    |    8    |
|   icmp   |       icmp_ln106_fu_358      |    0    |    0    |    9    |
|          |       icmp_ln883_fu_436      |    0    |    0    |    29   |
|          |       icmp_ln128_fu_459      |    0    |    0    |    9    |
|          |       icmp_ln138_fu_544      |    0    |    0    |    8    |
|          |       icmp_ln142_fu_549      |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    xor   |       xor_ln118_fu_442       |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|
|   read   | v_tmp_bits_read_1_read_fu_66 |    0    |    0    |    0    |
|          | u_tmp_bits_read_1_read_fu_72 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln100_fu_331      |    0    |    0    |    0    |
|          |       zext_ln111_fu_348      |    0    |    0    |    0    |
|          |      zext_ln111_1_fu_376     |    0    |    0    |    0    |
|          |       zext_ln700_fu_381      |    0    |    0    |    0    |
|          |      zext_ln700_1_fu_385     |    0    |    0    |    0    |
|          |      zext_ln111_2_fu_395     |    0    |    0    |    0    |
|          |       zext_ln106_fu_399      |    0    |    0    |    0    |
|          |      zext_ln700_2_fu_417     |    0    |    0    |    0    |
|          |       zext_ln118_fu_448      |    0    |    0    |    0    |
|          |       zext_ln132_fu_471      |    0    |    0    |    0    |
|          |       zext_ln131_fu_482      |    0    |    0    |    0    |
|          |      zext_ln132_1_fu_487     |    0    |    0    |    0    |
|          |      zext_ln700_3_fu_491     |    0    |    0    |    0    |
|   zext   |       zext_ln128_fu_501      |    0    |    0    |    0    |
|          |      zext_ln700_4_fu_505     |    0    |    0    |    0    |
|          |      zext_ln700_5_fu_509     |    0    |    0    |    0    |
|          |       zext_ln138_fu_540      |    0    |    0    |    0    |
|          |       zext_ln146_fu_561      |    0    |    0    |    0    |
|          |       zext_ln145_fu_572      |    0    |    0    |    0    |
|          |      zext_ln146_1_fu_577     |    0    |    0    |    0    |
|          |      zext_ln700_6_fu_581     |    0    |    0    |    0    |
|          |       zext_ln142_fu_591      |    0    |    0    |    0    |
|          |      zext_ln700_7_fu_595     |    0    |    0    |    0    |
|          |      zext_ln700_8_fu_599     |    0    |    0    |    0    |
|          |       zext_ln150_fu_630      |    0    |    0    |    0    |
|          |       zext_ln152_fu_639      |    0    |    0    |    0    |
|          |      zext_ln152_1_fu_643     |    0    |    0    |    0    |
|          |      zext_ln152_2_fu_646     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln700_fu_408      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln1_fu_426       |    0    |    0    |    0    |
|partselect|     trunc_ln858_1_fu_530     |    0    |    0    |    0    |
|          |     trunc_ln858_2_fu_620     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   527   |   1362  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln106_reg_703      |    4   |
|       add_ln109_reg_708      |    4   |
|       add_ln150_reg_862      |    3   |
|      add_ln209_1_reg_748     |   64   |
|      add_ln209_2_reg_767     |   64   |
|      add_ln209_3_reg_852     |   64   |
|       add_ln209_reg_802      |   64   |
|      add_ln700_2_reg_797     |   65   |
|      add_ln700_4_reg_847     |   65   |
|       add_ln700_reg_738      |   128  |
|         i2_0_reg_227         |    4   |
|         i6_0_reg_274         |    4   |
|          i_0_reg_204         |    4   |
|          i_1_reg_826         |    4   |
|           i_reg_776          |    4   |
|      icmp_ln103_reg_681      |    1   |
|      icmp_ln106_reg_699      |    1   |
|      icmp_ln124_reg_695      |    1   |
|      icmp_ln128_reg_772      |    1   |
|      icmp_ln138_reg_818      |    1   |
|      icmp_ln142_reg_822      |    1   |
|      icmp_ln883_reg_758      |    1   |
|         j1_0_reg_180         |    4   |
|         j3_0_reg_239         |    5   |
|         j7_0_reg_286         |    5   |
|          j_0_reg_169         |    5   |
|          j_1_reg_787         |    5   |
|          j_2_reg_685         |    4   |
|          j_3_reg_837         |    5   |
|           j_reg_676          |    5   |
|       mul_ln700_reg_728      |   128  |
|       p_0176_1_reg_192       |   64   |
|       p_0288_0_reg_215       |    2   |
|       p_0356_0_reg_262       |    2   |
|            reg_306           |   64   |
|            reg_310           |   64   |
|            reg_314           |   64   |
|       trunc_ln1_reg_753      |   64   |
|      trunc_ln700_reg_743     |   64   |
|     trunc_ln858_1_reg_807    |    2   |
|     trunc_ln858_2_reg_857    |    2   |
|u_digits_data_V_addr_1_reg_792|    3   |
| u_digits_data_V_addr_reg_713 |    3   |
|   u_tmp_bits_read_1_reg_667  |    2   |
|v_digits_data_V_addr_1_reg_842|    3   |
| v_digits_data_V_addr_reg_690 |    3   |
|   v_tmp_bits_read_1_reg_661  |    2   |
|w_digits_data_V_addr_1_reg_733|    4   |
|w_digits_data_V_addr_2_reg_781|    4   |
|w_digits_data_V_addr_3_reg_762|    4   |
|w_digits_data_V_addr_4_reg_831|    4   |
|     w_tmp_bits_0_reg_250     |    2   |
|     w_tmp_bits_1_reg_297     |    3   |
|      zext_ln138_reg_812      |    3   |
|     zext_ln700_1_reg_723     |   128  |
|      zext_ln700_reg_718      |   128  |
+------------------------------+--------+
|             Total            |  1406  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   8  |   4  |   32   ||    41   |
|  grp_access_fu_85 |  p1  |   4  |  64  |   256  ||    21   |
|  grp_access_fu_85 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_106 |  p0  |   4  |   3  |   12   ||    21   |
| grp_access_fu_112 |  p0  |   3  |   3  |    9   ||    15   |
|    j1_0_reg_180   |  p0  |   2  |   4  |    8   ||    9    |
|  p_0176_1_reg_192 |  p0  |   2  |  64  |   128  ||    9    |
|  p_0288_0_reg_215 |  p0  |   2  |   2  |    4   ||    9    |
|    i2_0_reg_227   |  p0  |   2  |   4  |    8   ||    9    |
|  p_0356_0_reg_262 |  p0  |   2  |   2  |    4   ||    9    |
|    i6_0_reg_274   |  p0  |   2  |   4  |    8   ||    9    |
|      reg_314      |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_389    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_389    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   853  || 13.7999 ||   194   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   527  |  1362  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   194  |
|  Register |    -   |    -   |  1406  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   13   |  1933  |  1556  |
+-----------+--------+--------+--------+--------+
