

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling941b81fc23f2052087d1d5a6fb26e9d9  /home/pars/Documents/sim_6/bc_linear_base
Extracting PTX file and ptxas options    1: bc_linear_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_6/bc_linear_base
self exe links to: /home/pars/Documents/sim_6/bc_linear_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_6/bc_linear_base
Running md5sum using "md5sum /home/pars/Documents/sim_6/bc_linear_base "
self exe links to: /home/pars/Documents/sim_6/bc_linear_base
Extracting specific PTX file named bc_linear_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x56322c1fc376, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bc_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x15d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x15d to 0x15e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE" from 0x15e to 0x15f (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE" from 0x15f to 0x160 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E" from 0x160 to 0x161 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E" from 0x161 to 0x162 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E" from 0x162 to 0x163 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E" from 0x163 to 0x164 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E" from 0x164 to 0x165 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E" from 0x165 to 0x166 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E" from 0x166 to 0x167 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E" from 0x167 to 0x168 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E" from 0x168 to 0x169 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E" from 0x169 to 0x16a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE" from 0x16a to 0x16b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE" from 0x16b to 0x16c (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x194 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20f (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN6thrust8cuda_cub4core5shmemE" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10initializeiPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6insert9Worklist2iPiS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13push_frontier9Worklist2Pii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12bc_normalizeiPff'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bc_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 93 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 15 bytes
GPGPU-Sim PTX: finished loading globals (128 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bc_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_' : regs=16, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_' : regs=6, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=465
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=385
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=433
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=381
GPGPU-Sim PTX: Kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' : regs=27, lmem=0, smem=0, cmem=424
GPGPU-Sim PTX: Kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' : regs=32, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z12bc_normalizeiPff' : regs=16, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z13push_frontier9Worklist2Pii' : regs=8, lmem=0, smem=0, cmem=396
GPGPU-Sim PTX: Kernel '_Z6insert9Worklist2iPiS0_' : regs=15, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z10initializeiPi' : regs=8, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_ : hostFun 0x0x56322c1fc85f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_ : hostFun 0x0x56322c1fc823, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_ : hostFun 0x0x56322c1fc7f6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x56322c1fc7c8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_ : hostFun 0x0x56322c1fc7a2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x56322c1fc74e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x56322c1fc70c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x56322c1fc6de, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_ : hostFun 0x0x56322c1fc6b9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x56322c1fc666, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x56322c1fc625, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ : hostFun 0x0x56322c1f853a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ : hostFun 0x0x56322c1f82d6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12bc_normalizeiPff : hostFun 0x0x56322c1f80b9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13push_frontier9Worklist2Pii : hostFun 0x0x56322c1f7f36, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6insert9Worklist2iPiS0_ : hostFun 0x0x56322c1f7da4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10initializeiPi : hostFun 0x0x56322c1f7c0a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c21274f; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c212755; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6system3cpp3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c2128dc; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust8cuda_cub3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c212756; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c212757; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c212758; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c212759; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c21275a; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c21275b; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c21275c; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c21275d; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c21275e; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c21275f; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c212754; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56322c21296a; deviceAddress = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE; deviceName = _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_589e0b92_14_linear_base_cu_297024296thrust6deviceE hostVar to name mapping
Betweenness Centrality by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/soc-LiveJournal1.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 4847571 |E| 68475391
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d0c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8d00..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10initializeiPi'...
GPGPU-Sim PTX: reconvergence points for _Z10initializeiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (bc_linear_base.1.sm_75.ptx:60) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x068 (bc_linear_base.1.sm_75.ptx:69) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10initializeiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10initializeiPi'.
GPGPU-Sim PTX: pushing kernel '_Z10initializeiPi' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z10initializeiPi'
Destroy streams for kernel 1: size 0
kernel_name = _Z10initializeiPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 80656
gpu_sim_insn = 63018828
gpu_ipc =     781.3284
gpu_tot_sim_cycle = 80656
gpu_tot_sim_insn = 63018828
gpu_tot_ipc =     781.3284
gpu_tot_issued_cta = 18936
gpu_occupancy = 87.3584% 
gpu_tot_occupancy = 87.3584% 
max_total_param_size = 0
gpu_stall_dramfull = 55312
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.5127
partiton_level_parallism_total  =       7.5127
partiton_level_parallism_util =       8.1401
partiton_level_parallism_util_total  =       8.1401
L2_BW  =     328.1562 GB/Sec
L2_BW_total  =     328.1562 GB/Sec
gpu_total_sim_rate=69865

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20448, Miss = 20448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12413
	L1D_cache_core[1]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12451
	L1D_cache_core[2]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13018
	L1D_cache_core[3]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12712
	L1D_cache_core[4]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13109
	L1D_cache_core[5]: Access = 20288, Miss = 20288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12976
	L1D_cache_core[7]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13020
	L1D_cache_core[8]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12897
	L1D_cache_core[9]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13034
	L1D_cache_core[10]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12610
	L1D_cache_core[11]: Access = 20000, Miss = 20000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13016
	L1D_cache_core[12]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13019
	L1D_cache_core[13]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12667
	L1D_cache_core[14]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12953
	L1D_cache_core[15]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12967
	L1D_cache_core[16]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12810
	L1D_cache_core[17]: Access = 20128, Miss = 20128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13270
	L1D_cache_core[18]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12833
	L1D_cache_core[19]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13063
	L1D_cache_core[20]: Access = 20251, Miss = 20251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12854
	L1D_cache_core[21]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12775
	L1D_cache_core[22]: Access = 19936, Miss = 19936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13338
	L1D_cache_core[23]: Access = 20000, Miss = 20000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12966
	L1D_cache_core[24]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12882
	L1D_cache_core[25]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12534
	L1D_cache_core[26]: Access = 20224, Miss = 20224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12858
	L1D_cache_core[27]: Access = 19904, Miss = 19904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12933
	L1D_cache_core[28]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12728
	L1D_cache_core[29]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13066
	L1D_total_cache_accesses = 605947
	L1D_total_cache_misses = 605947
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 386682
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 605947

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 386682
ctas_completed 18936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2226, 2226, 2226, 2226, 2226, 2226, 2226, 2226, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 
gpgpu_n_tot_thrd_icount = 67866464
gpgpu_n_tot_w_icount = 2120827
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 605947
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 4847571
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9695232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:447626	W0_Idle:5078485	W0_Scoreboard:1418966	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:5	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2120822
single_issue_nums: WS0:530208	WS1:530208	WS2:530208	WS3:530203	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24237880 {40:605947,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4847576 {8:605947,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 1475 
max_icnt2sh_latency = 140 
averagemflatency = 334 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 390 
avg_icnt2sh_latency = 7 
mrq_lat_table:7917 	62 	150 	339 	493 	2238 	19205 	18651 	37460 	34897 	2880 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83863 	520589 	1495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	494478 	98823 	9962 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	343455 	119371 	64917 	44221 	29302 	4676 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17652     17658     15967     15971     16441     16445     16265     16269     16710     16703     16570     16575     17007     17015     16880     16890 
dram[1]:     17659     17674     15985     15979     16454     16455     16259     16263     16717     16720     16582     16592     17015     17018     16891     16894 
dram[2]:     17674     17677     15983     15984     16454     16455     16267     16275     16718     16715     16592     16593     17025     17027     16883     16892 
dram[3]:     17648     17650     15979     15967     16433     16437     16248     16253     16705     16713     16559     16563     17034     17025     16891     16889 
dram[4]:     17654     17654     15971     15975     16441     16445     16258     16247     16726     16719     16570     16574     17045     17038     16892     16902 
dram[5]:     17661     17656     15989     15983     16449     16458     16269     16271     16722     16709     16586     16590     17037     17041     16899     16904 
dram[6]:     17656     17658     15987     15988     16453     16457     16242     16267     16713     16726     16588     16588     17036     17050     16905     16906 
dram[7]:     17645     17640     15992     15996     16443     16435     16238     16244     16690     16700     16571     16563     17034     17023     16877     16883 
dram[8]:     17639     17658     15994     16004     16439     16447     16237     16243     16696     16707     16561     16574     17033     17017     16886     16889 
dram[9]:     17657     17664     15998     16002     16451     16458     16262     16268     16706     16711     16578     16590     17056     17058     16896     16902 
dram[10]:     17662     17663     16014     16015     16462     16457     16269     16268     16714     16710     16580     16584     17058     17060     16902     16903 
dram[11]:     17644     17650     15995     16000     16455     16461     16254     16260     16718     16729     16565     16561     17025     17029     16879     16883 
average row accesses per activate:
dram[0]: 15.875000 15.875000 15.878049 15.902439 15.975610 15.975610 16.000000 16.000000 16.000000 16.000000 15.707317 15.707317 15.804878 15.780488 15.902439 15.878049 
dram[1]: 15.825000 15.825000 15.902439 15.878049 15.975610 15.975610 16.000000 16.000000 16.000000 16.000000 15.707317 15.682927 15.804878 15.804878 15.878049 15.878049 
dram[2]: 15.825000 15.850000 15.902439 15.902439 15.926829 15.951220 16.000000 16.000000 16.000000 16.000000 15.707317 15.707317 15.829268 15.829268 15.878049 15.878049 
dram[3]: 15.925000 15.925000 15.926829 15.926829 15.951220 15.902439 16.000000 16.000000 16.000000 16.000000 15.682927 15.707317 15.780488 15.756098 15.853659 15.853659 
dram[4]: 15.950000 15.875000 15.878049 15.853659 15.975610 16.000000 16.000000 16.000000 16.000000 16.000000 15.707317 15.707317 15.780488 15.804878 15.878049 15.878049 
dram[5]: 15.850000 15.900000 15.878049 15.902439 16.000000 15.975610 15.975610 16.000000 16.000000 16.000000 15.682927 15.682927 15.804878 15.804878 15.878049 15.829268 
dram[6]: 15.825000 15.875000 15.926829 15.926829 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.707317 15.707317 15.780488 15.804878 15.804878 15.780488 
dram[7]: 15.900000 15.875000 15.926829 15.926829 15.926829 15.951220 15.975610 16.000000 16.000000 16.000000 15.682927 15.707317 15.804878 15.804878 15.878049 15.853659 
dram[8]: 15.825000 15.825000 15.926829 15.926829 15.951220 15.975610 16.000000 16.000000 16.000000 16.000000 15.707317 15.707317 15.780488 15.780488 15.878049 15.878049 
dram[9]: 15.900000 15.900000 15.926829 15.926829 15.902439 16.000000 16.000000 16.000000 16.000000 16.000000 15.682927 15.707317 15.780488 15.780488 15.853659 15.829268 
dram[10]: 15.850000 15.825000 15.926829 15.926829 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.682927 15.658537 15.756098 15.780488 15.829268 15.829268 
dram[11]: 15.875000 15.900000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.658537 15.658537 15.731708 15.731708 15.804878 15.804878 
average row locality = 124292/7824 = 15.885992
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2560      2560      2620      2620      2624      2624      2624      2624      2560      2560      2616      2612      2624      2624      2624      2624 
dram[1]:      2560      2560      2620      2620      2624      2624      2624      2624      2560      2560      2604      2604      2624      2624      2624      2624 
dram[2]:      2560      2560      2620      2620      2624      2624      2624      2624      2560      2560      2608      2608      2624      2624      2624      2624 
dram[3]:      2560      2560      2620      2620      2624      2624      2624      2624      2560      2560      2608      2608      2624      2624      2624      2624 
dram[4]:      2560      2560      2620      2620      2624      2624      2624      2624      2560      2560      2620      2612      2624      2624      2624      2624 
dram[5]:      2560      2560      2620      2620      2624      2624      2624      2624      2560      2560      2608      2604      2624      2624      2624      2624 
dram[6]:      2560      2560      2620      2620      2624      2624      2624      2624      2560      2560      2604      2604      2624      2624      2624      2624 
dram[7]:      2560      2560      2624      2624      2624      2624      2624      2624      2560      2560      2604      2608      2624      2624      2624      2624 
dram[8]:      2560      2560      2624      2624      2624      2624      2624      2624      2560      2560      2604      2600      2624      2624      2624      2624 
dram[9]:      2560      2560      2624      2624      2624      2624      2624      2624      2560      2560      2604      2604      2624      2624      2624      2624 
dram[10]:      2560      2560      2624      2624      2624      2624      2624      2624      2560      2560      2592      2596      2624      2624      2624      2624 
dram[11]:      2560      2560      2624      2624      2624      2624      2624      2624      2560      2560      2604      2600      2624      2624      2624      2624 
total dram writes = 500240
bank skew: 2624/2560 = 1.02
chip skew: 41704/41668 = 1.00
average mf latency per bank:
dram[0]:        448       453       442       450       448       455       442       446       443       449       440       448       436       442       437       442
dram[1]:        448       452       445       452       452       457       442       450       447       453       440       446       439       444       438       443
dram[2]:        473       476       467       476       474       476       467       472       472       479       466       472       462       467       460       465
dram[3]:        375       383       373       378       379       387       370       377       374       379       369       375       366       371       364       369
dram[4]:        443       459       438       455       448       462       438       450       439       451       432       450       432       449       430       448
dram[5]:        456       460       448       456       456       464       447       455       450       458       444       451       441       446       444       451
dram[6]:        322       325       323       328       325       329       321       322       324       325       318       321       316       318       316       318
dram[7]:        319       319       323       319       324       321       316       315       319       317       314       311       308       306       310       308
dram[8]:        413       422       413       422       415       425       408       415       410       414       408       412       402       408       401       407
dram[9]:        436       441       433       443       437       445       429       436       432       439       428       437       425       431       425       431
dram[10]:        333       331       334       333       339       338       331       330       336       334       333       331       326       324       324       323
dram[11]:        406       413       410       411       413       419       400       408       403       412       400       412       395       403       393       401
maximum mf latency per bank:
dram[0]:        532       527       588       591       600       599       587       588       499       509       514       514       520       521       512       517
dram[1]:        501       509       594       602       604       607       596       599       483       483       517       521       523       507       505       493
dram[2]:        508       517       595       592       600       597       595       590       512       506       513       528       509       515       506       518
dram[3]:        414       420       595       595       603       602       596       588       460       472       468       472       401       417       429       425
dram[4]:        479       488       588       590       599       598       588       592       490       506       488       499       484       496       468       486
dram[5]:        472       477       591       596       603       601       595       595       491       481       494       486       479       478       474       480
dram[6]:        447       425       596       590       601       595       595       588       493       470       486       461       429       431       451       427
dram[7]:        419       444       595       596       603       602       596       588       441       464       449       451       431       443       403       428
dram[8]:        445       446       589       591       599       598       588       592       458       448       457       462       467       465       446       457
dram[9]:        463       474       592       597       603       601       595       595       473       479       463       471       477       477       478       479
dram[10]:        437       448       597       591       601       595       595       588       528       491       465       459       430       460       419       461
dram[11]:        440       441       593       589       599       598       593       587       460       484       471       482       443       445       443       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 40): 
Ready @ 80541 -   mf: uid=1780118, sid4294967295:w4294967295, part=0, addr=0xd70e4480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80445), 
Ready @ 80547 -   mf: uid=1780297, sid4294967295:w4294967295, part=0, addr=0xd70e6800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80451), 
Ready @ 80558 -   mf: uid=1780455, sid4294967295:w4294967295, part=0, addr=0xd70e6880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80462), 
Ready @ 80563 -   mf: uid=1780454, sid4294967295:w4294967295, part=0, addr=0xd70e7400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80467), 
Ready @ 80564 -   mf: uid=1780657, sid4294967295:w4294967295, part=0, addr=0xd70e7480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80468), 
Ready @ 80566 -   mf: uid=1780656, sid4294967295:w4294967295, part=0, addr=0xd70d0000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80470), 
Ready @ 80567 -   mf: uid=1780758, sid4294967295:w4294967295, part=0, addr=0xd70d0080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80471), 
Ready @ 80569 -   mf: uid=1780757, sid4294967295:w4294967295, part=0, addr=0xd70d0c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80473), 
Ready @ 80570 -   mf: uid=1780942, sid4294967295:w4294967295, part=0, addr=0xd70d0c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80474), 
Ready @ 80572 -   mf: uid=1780941, sid4294967295:w4294967295, part=0, addr=0xd70d1800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80476), 
Ready @ 80583 -   mf: uid=1781117, sid4294967295:w4294967295, part=0, addr=0xd70d1880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80487), 
Ready @ 80594 -   mf: uid=1781142, sid4294967295:w4294967295, part=0, addr=0xd70d2400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80498), 
Ready @ 80594 -   mf: uid=1781285, sid4294967295:w4294967295, part=0, addr=0xd70d2480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80498), 
Ready @ 80599 -   mf: uid=1781444, sid4294967295:w4294967295, part=0, addr=0xd70d4800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80503), 
Ready @ 80606 -   mf: uid=1781445, sid4294967295:w4294967295, part=0, addr=0xd70d4880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80510), 
Ready @ 80607 -   mf: uid=1781630, sid4294967295:w4294967295, part=0, addr=0xd70d5400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80511), 
Ready @ 80611 -   mf: uid=1781631, sid4294967295:w4294967295, part=0, addr=0xd70d5480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80515), 
Ready @ 80613 -   mf: uid=1781732, sid4294967295:w4294967295, part=0, addr=0xd70d3c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80517), 
Ready @ 80624 -   mf: uid=1781759, sid4294967295:w4294967295, part=0, addr=0xd70d3c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80528), 
Ready @ 80628 -   mf: uid=1782158, sid4294967295:w4294967295, part=0, addr=0xd70d6000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80532), 
Ready @ 80633 -   mf: uid=1782340, sid4294967295:w4294967295, part=0, addr=0xd70d6080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80537), 
Ready @ 80634 -   mf: uid=1782455, sid4294967295:w4294967295, part=0, addr=0xd70d3000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80538), 
Ready @ 80645 -   mf: uid=1782793, sid4294967295:w4294967295, part=0, addr=0xd70d3080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80549), 
Ready @ 80647 -   mf: uid=1783132, sid4294967295:w4294967295, part=0, addr=0xd70d7800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80551), 
Ready @ 80658 -   mf: uid=1783393, sid4294967295:w4294967295, part=0, addr=0xd70d7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80562), 
Ready @ 80659 -   mf: uid=1783618, sid4294967295:w4294967295, part=0, addr=0xd70d8400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80563), 
Ready @ 80670 -   mf: uid=1783838, sid4294967295:w4294967295, part=0, addr=0xd70d8480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80574), 
Ready @ 80672 -   mf: uid=1783837, sid4294967295:w4294967295, part=0, addr=0xd70d6c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80576), 
Ready @ 80686 -   mf: uid=1784023, sid4294967295:w4294967295, part=0, addr=0xd70d9080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80590), 
Ready @ 80687 -   mf: uid=1784185, sid4294967295:w4294967295, part=0, addr=0xd70d9000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80591), 
Ready @ 80698 -   mf: uid=1784263, sid4294967295:w4294967295, part=0, addr=0xd70d6c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80602), 
Ready @ 80700 -   mf: uid=1784533, sid4294967295:w4294967295, part=0, addr=0xd70da800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80604), 
Ready @ 80711 -   mf: uid=1784432, sid4294967295:w4294967295, part=0, addr=0xd70da880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80615), 
Ready @ 80712 -   mf: uid=1784654, sid4294967295:w4294967295, part=0, addr=0xd70db400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80616), 
Ready @ 80723 -   mf: uid=1784616, sid4294967295:w4294967295, part=0, addr=0xd70d9c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80627), 
Ready @ 80725 -   mf: uid=1784727, sid4294967295:w4294967295, part=0, addr=0xd70d9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80629), 
Ready @ 80736 -   mf: uid=1784833, sid4294967295:w4294967295, part=0, addr=0xd70db480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80640), 
Ready @ 80737 -   mf: uid=1785000, sid4294967295:w4294967295, part=0, addr=0xd7110800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80641), 
Ready @ 80748 -   mf: uid=1785039, sid4294967295:w4294967295, part=0, addr=0xd7110880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80652), 
Ready @ 80750 -   mf: uid=1785213, sid4294967295:w4294967295, part=0, addr=0xd7111400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80654), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164156 n_act=652 n_pre=636 n_ref_event=0 n_req=10425 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41397 bw_util=0.8006
n_activity=165727 dram_eff=0.9992
bk0: 0a 105356i bk1: 0a 104820i bk2: 0a 89891i bk3: 0a 88885i bk4: 0a 104950i bk5: 0a 105324i bk6: 0a 92730i bk7: 0a 91028i bk8: 0a 111912i bk9: 0a 109581i bk10: 0a 90428i bk11: 0a 91316i bk12: 0a 104085i bk13: 0a 103420i bk14: 0a 86911i bk15: 0a 87703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937072
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937072
Bank_Level_Parallism = 10.572754
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.635514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.800569 
total_CMD = 206838 
util_bw = 165586 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 41176 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164156 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41397 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10425 
total_req = 41397 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41397 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200142 
Either_Row_CoL_Bus_Util = 0.206355 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000070 
queue_avg = 50.402313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.4023
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 32): 
Ready @ 80563 -   mf: uid=1780351, sid4294967295:w4294967295, part=1, addr=0xd70e5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80467), 
Ready @ 80565 -   mf: uid=1780373, sid4294967295:w4294967295, part=1, addr=0xd70e5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80469), 
Ready @ 80567 -   mf: uid=1780570, sid4294967295:w4294967295, part=1, addr=0xd70e5d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80471), 
Ready @ 80568 -   mf: uid=1780618, sid4294967295:w4294967295, part=1, addr=0xd70e4580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80472), 
Ready @ 80570 -   mf: uid=1780658, sid4294967295:w4294967295, part=1, addr=0xd70e4500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80474), 
Ready @ 80571 -   mf: uid=1780705, sid4294967295:w4294967295, part=1, addr=0xd70e5d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80475), 
Ready @ 80573 -   mf: uid=1780826, sid4294967295:w4294967295, part=1, addr=0xd70e6900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80477), 
Ready @ 80574 -   mf: uid=1780896, sid4294967295:w4294967295, part=1, addr=0xd70e6980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80478), 
Ready @ 80582 -   mf: uid=1780988, sid4294967295:w4294967295, part=1, addr=0xd70e7500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80486), 
Ready @ 80583 -   mf: uid=1781143, sid4294967295:w4294967295, part=1, addr=0xd70e7580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80487), 
Ready @ 80587 -   mf: uid=1781286, sid4294967295:w4294967295, part=1, addr=0xd70d0100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80491), 
Ready @ 80595 -   mf: uid=1781309, sid4294967295:w4294967295, part=1, addr=0xd70d0180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80499), 
Ready @ 80595 -   mf: uid=1781446, sid4294967295:w4294967295, part=1, addr=0xd70d0d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80499), 
Ready @ 80599 -   mf: uid=1781501, sid4294967295:w4294967295, part=1, addr=0xd70d0d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80503), 
Ready @ 80602 -   mf: uid=1781632, sid4294967295:w4294967295, part=1, addr=0xd70d1900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80506), 
Ready @ 80610 -   mf: uid=1781679, sid4294967295:w4294967295, part=1, addr=0xd70d1980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80514), 
Ready @ 80621 -   mf: uid=1781824, sid4294967295:w4294967295, part=1, addr=0xd70d2500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80525), 
Ready @ 80623 -   mf: uid=1782050, sid4294967295:w4294967295, part=1, addr=0xd70d2580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80527), 
Ready @ 80634 -   mf: uid=1782317, sid4294967295:w4294967295, part=1, addr=0xd70d3d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80538), 
Ready @ 80645 -   mf: uid=1782592, sid4294967295:w4294967295, part=1, addr=0xd70d3d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80549), 
Ready @ 80655 -   mf: uid=1782919, sid4294967295:w4294967295, part=1, addr=0xd70d4900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80559), 
Ready @ 80666 -   mf: uid=1783151, sid4294967295:w4294967295, part=1, addr=0xd70d4980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80570), 
Ready @ 80677 -   mf: uid=1783427, sid4294967295:w4294967295, part=1, addr=0xd70d5500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80581), 
Ready @ 80688 -   mf: uid=1783636, sid4294967295:w4294967295, part=1, addr=0xd70d5580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80592), 
Ready @ 80701 -   mf: uid=1783839, sid4294967295:w4294967295, part=1, addr=0xd70d3100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80605), 
Ready @ 80713 -   mf: uid=1784055, sid4294967295:w4294967295, part=1, addr=0xd70d3180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80617), 
Ready @ 80724 -   mf: uid=1784109, sid4294967295:w4294967295, part=1, addr=0xd70d6100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80628), 
Ready @ 80726 -   mf: uid=1784264, sid4294967295:w4294967295, part=1, addr=0xd70d6180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80630), 
Ready @ 80737 -   mf: uid=1784433, sid4294967295:w4294967295, part=1, addr=0xd70d7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80641), 
Ready @ 80738 -   mf: uid=1784566, sid4294967295:w4294967295, part=1, addr=0xd70d7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80642), 
Ready @ 80744 -   mf: uid=1784655, sid4294967295:w4294967295, part=1, addr=0xd70d6d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80648), 
Ready @ 80746 -   mf: uid=1784759, sid4294967295:w4294967295, part=1, addr=0xd70d6d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80650), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164157 n_act=652 n_pre=636 n_ref_event=0 n_req=10420 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41399 bw_util=0.8006
n_activity=165720 dram_eff=0.9993
bk0: 0a 106417i bk1: 0a 106422i bk2: 0a 90011i bk3: 0a 89938i bk4: 0a 106378i bk5: 0a 105217i bk6: 0a 89133i bk7: 0a 91337i bk8: 0a 111619i bk9: 0a 109121i bk10: 0a 90664i bk11: 0a 89656i bk12: 0a 103678i bk13: 0a 103039i bk14: 0a 89738i bk15: 0a 90503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937041
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937041
Bank_Level_Parallism = 10.544456
Bank_Level_Parallism_Col = 10.427804
Bank_Level_Parallism_Ready = 7.612560
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.981715 

BW Util details:
bwutil = 0.800607 
total_CMD = 206838 
util_bw = 165596 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 41173 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41399 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10420 
total_req = 41399 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41399 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200152 
Either_Row_CoL_Bus_Util = 0.206350 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000141 
queue_avg = 50.379368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3794
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 60): 
Ready @ 80390 -   mf: uid=1777336, sid4294967295:w4294967295, part=2, addr=0xd70e4600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80294), 
Ready @ 80400 -   mf: uid=1777389, sid4294967295:w4294967295, part=2, addr=0xd70e4680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80304), 
Ready @ 80402 -   mf: uid=1777473, sid4294967295:w4294967295, part=2, addr=0xd70e5e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80306), 
Ready @ 80413 -   mf: uid=1777521, sid4294967295:w4294967295, part=2, addr=0xd70e5e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80317), 
Ready @ 80414 -   mf: uid=1777674, sid4294967295:w4294967295, part=2, addr=0xd70e6a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80318), 
Ready @ 80415 -   mf: uid=1777740, sid4294967295:w4294967295, part=2, addr=0xd70e6a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80319), 
Ready @ 80415 -   mf: uid=1777810, sid4294967295:w4294967295, part=2, addr=0xd70e7600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80319), 
Ready @ 80425 -   mf: uid=1777853, sid4294967295:w4294967295, part=2, addr=0xd70e7680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80329), 
Ready @ 80427 -   mf: uid=1777955, sid4294967295:w4294967295, part=2, addr=0xd70d0200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80331), 
Ready @ 80438 -   mf: uid=1777990, sid4294967295:w4294967295, part=2, addr=0xd70d0280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80342), 
Ready @ 80449 -   mf: uid=1778161, sid4294967295:w4294967295, part=2, addr=0xd70d0e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80353), 
Ready @ 80460 -   mf: uid=1778190, sid4294967295:w4294967295, part=2, addr=0xd70d0e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80364), 
Ready @ 80464 -   mf: uid=1778777, sid4294967295:w4294967295, part=2, addr=0xd70d1a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80368), 
Ready @ 80475 -   mf: uid=1778799, sid4294967295:w4294967295, part=2, addr=0xd70d1a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80379), 
Ready @ 80486 -   mf: uid=1779180, sid4294967295:w4294967295, part=2, addr=0xd70d2600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80390), 
Ready @ 80497 -   mf: uid=1778901, sid4294967295:w4294967295, part=2, addr=0xd70d2680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80401), 
Ready @ 80499 -   mf: uid=1779326, sid4294967295:w4294967295, part=2, addr=0xd70d3e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80403), 
Ready @ 80500 -   mf: uid=1779541, sid4294967295:w4294967295, part=2, addr=0xd70d3e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80404), 
Ready @ 80511 -   mf: uid=1779926, sid4294967295:w4294967295, part=2, addr=0xd70d5600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80415), 
Ready @ 80522 -   mf: uid=1779927, sid4294967295:w4294967295, part=2, addr=0xd70d5680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80426), 
Ready @ 80524 -   mf: uid=1780062, sid4294967295:w4294967295, part=2, addr=0xd70d4a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80428), 
Ready @ 80535 -   mf: uid=1780034, sid4294967295:w4294967295, part=2, addr=0xd70d4a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80439), 
Ready @ 80536 -   mf: uid=1780273, sid4294967295:w4294967295, part=2, addr=0xd70d3200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80440), 
Ready @ 80547 -   mf: uid=1780274, sid4294967295:w4294967295, part=2, addr=0xd70d3280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80451), 
Ready @ 80549 -   mf: uid=1780352, sid4294967295:w4294967295, part=2, addr=0xd70d6200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80453), 
Ready @ 80550 -   mf: uid=1780353, sid4294967295:w4294967295, part=2, addr=0xd70d6280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80454), 
Ready @ 80552 -   mf: uid=1780665, sid4294967295:w4294967295, part=2, addr=0xd70d7a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80456), 
Ready @ 80560 -   mf: uid=1780680, sid4294967295:w4294967295, part=2, addr=0xd70d7a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80464), 
Ready @ 80561 -   mf: uid=1781089, sid4294967295:w4294967295, part=2, addr=0xd70d8600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80465), 
Ready @ 80563 -   mf: uid=1781118, sid4294967295:w4294967295, part=2, addr=0xd70d8680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80467), 
Ready @ 80564 -   mf: uid=1781234, sid4294967295:w4294967295, part=2, addr=0xd70d9200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80468), 
Ready @ 80575 -   mf: uid=1781254, sid4294967295:w4294967295, part=2, addr=0xd70d9280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80479), 
Ready @ 80586 -   mf: uid=1781415, sid4294967295:w4294967295, part=2, addr=0xd70d6e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80490), 
Ready @ 80591 -   mf: uid=1781447, sid4294967295:w4294967295, part=2, addr=0xd70d6e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80495), 
Ready @ 80602 -   mf: uid=1781609, sid4294967295:w4294967295, part=2, addr=0xd70daa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80506), 
Ready @ 80603 -   mf: uid=1781585, sid4294967295:w4294967295, part=2, addr=0xd70daa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80507), 
Ready @ 80614 -   mf: uid=1781702, sid4294967295:w4294967295, part=2, addr=0xd70d9e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80518), 
Ready @ 80615 -   mf: uid=1781703, sid4294967295:w4294967295, part=2, addr=0xd70d9e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80519), 
Ready @ 80615 -   mf: uid=1781912, sid4294967295:w4294967295, part=2, addr=0xd70db600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80519), 
Ready @ 80616 -   mf: uid=1781938, sid4294967295:w4294967295, part=2, addr=0xd70db680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80520), 
Ready @ 80627 -   mf: uid=1782221, sid4294967295:w4294967295, part=2, addr=0xd7110a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80531), 
Ready @ 80634 -   mf: uid=1782290, sid4294967295:w4294967295, part=2, addr=0xd7110a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80538), 
Ready @ 80639 -   mf: uid=1782540, sid4294967295:w4294967295, part=2, addr=0xd7111600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80543), 
Ready @ 80641 -   mf: uid=1782570, sid4294967295:w4294967295, part=2, addr=0xd7111680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80545), 
Ready @ 80647 -   mf: uid=1783174, sid4294967295:w4294967295, part=2, addr=0xd710f200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80551), 
Ready @ 80658 -   mf: uid=1783195, sid4294967295:w4294967295, part=2, addr=0xd710f280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80562), 
Ready @ 80669 -   mf: uid=1783428, sid4294967295:w4294967295, part=2, addr=0xd710fe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80573), 
Ready @ 80680 -   mf: uid=1783429, sid4294967295:w4294967295, part=2, addr=0xd710fe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80584), 
Ready @ 80681 -   mf: uid=1783545, sid4294967295:w4294967295, part=2, addr=0xd710da00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80585), 
Ready @ 80683 -   mf: uid=1783708, sid4294967295:w4294967295, part=2, addr=0xd710da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80587), 
Ready @ 80695 -   mf: uid=1784005, sid4294967295:w4294967295, part=2, addr=0xd710e600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80599), 
Ready @ 80703 -   mf: uid=1784229, sid4294967295:w4294967295, part=2, addr=0xd710e680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80607), 
Ready @ 80708 -   mf: uid=1784210, sid4294967295:w4294967295, part=2, addr=0xd710c200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80612), 
Ready @ 80716 -   mf: uid=1784403, sid4294967295:w4294967295, part=2, addr=0xd710c280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80620), 
Ready @ 80720 -   mf: uid=1784510, sid4294967295:w4294967295, part=2, addr=0xd7116a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80624), 
Ready @ 80728 -   mf: uid=1784656, sid4294967295:w4294967295, part=2, addr=0xd7116a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80632), 
Ready @ 80733 -   mf: uid=1784640, sid4294967295:w4294967295, part=2, addr=0xd710ce00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80637), 
Ready @ 80740 -   mf: uid=1784789, sid4294967295:w4294967295, part=2, addr=0xd710ce80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80644), 
Ready @ 80745 -   mf: uid=1785106, sid4294967295:w4294967295, part=2, addr=0xd7117600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80649), 
Ready @ 80751 -   mf: uid=1785142, sid4294967295:w4294967295, part=2, addr=0xd7117680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80655), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164159 n_act=652 n_pre=636 n_ref_event=0 n_req=10422 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41396 bw_util=0.8005
n_activity=165673 dram_eff=0.9995
bk0: 0a 105026i bk1: 0a 104938i bk2: 0a 90793i bk3: 0a 90936i bk4: 0a 108109i bk5: 0a 107582i bk6: 0a 92388i bk7: 0a 90852i bk8: 0a 112812i bk9: 0a 112826i bk10: 0a 95457i bk11: 0a 93472i bk12: 0a 106064i bk13: 0a 103617i bk14: 0a 89866i bk15: 0a 90345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937054
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937054
Bank_Level_Parallism = 10.412199
Bank_Level_Parallism_Col = 10.293723
Bank_Level_Parallism_Ready = 7.507996
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.983028 

BW Util details:
bwutil = 0.800549 
total_CMD = 206838 
util_bw = 165582 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 41198 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164159 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41396 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10422 
total_req = 41396 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41396 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200137 
Either_Row_CoL_Bus_Util = 0.206340 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.000117 
queue_avg = 50.381203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 41): 
Ready @ 80507 -   mf: uid=1778880, sid4294967295:w4294967295, part=3, addr=0xd70e5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80411), 
Ready @ 80515 -   mf: uid=1779074, sid4294967295:w4294967295, part=3, addr=0xd70e5380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80419), 
Ready @ 80519 -   mf: uid=1779280, sid4294967295:w4294967295, part=3, addr=0xd70e5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80423), 
Ready @ 80527 -   mf: uid=1779483, sid4294967295:w4294967295, part=3, addr=0xd70e5f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80431), 
Ready @ 80532 -   mf: uid=1779542, sid4294967295:w4294967295, part=3, addr=0xd70e6b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80436), 
Ready @ 80535 -   mf: uid=1779838, sid4294967295:w4294967295, part=3, addr=0xd70e6b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80439), 
Ready @ 80537 -   mf: uid=1779837, sid4294967295:w4294967295, part=3, addr=0xd70e7700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80441), 
Ready @ 80538 -   mf: uid=1780094, sid4294967295:w4294967295, part=3, addr=0xd70e7780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80442), 
Ready @ 80540 -   mf: uid=1780286, sid4294967295:w4294967295, part=3, addr=0xd70d0300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80444), 
Ready @ 80541 -   mf: uid=1780298, sid4294967295:w4294967295, part=3, addr=0xd70d0380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80445), 
Ready @ 80543 -   mf: uid=1780496, sid4294967295:w4294967295, part=3, addr=0xd70d0f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80447), 
Ready @ 80544 -   mf: uid=1780540, sid4294967295:w4294967295, part=3, addr=0xd70d0f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80448), 
Ready @ 80546 -   mf: uid=1780666, sid4294967295:w4294967295, part=3, addr=0xd70d3300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80450), 
Ready @ 80547 -   mf: uid=1780681, sid4294967295:w4294967295, part=3, addr=0xd70d1b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80451), 
Ready @ 80558 -   mf: uid=1780759, sid4294967295:w4294967295, part=3, addr=0xd70d1b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80462), 
Ready @ 80569 -   mf: uid=1780760, sid4294967295:w4294967295, part=3, addr=0xd70d3380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80473), 
Ready @ 80570 -   mf: uid=1780958, sid4294967295:w4294967295, part=3, addr=0xd70d4b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80474), 
Ready @ 80570 -   mf: uid=1781205, sid4294967295:w4294967295, part=3, addr=0xd70d4b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80474), 
Ready @ 80574 -   mf: uid=1781287, sid4294967295:w4294967295, part=3, addr=0xd70d5700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80478), 
Ready @ 80586 -   mf: uid=1781362, sid4294967295:w4294967295, part=3, addr=0xd70d5780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80490), 
Ready @ 80588 -   mf: uid=1781448, sid4294967295:w4294967295, part=3, addr=0xd70d6300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80492), 
Ready @ 80593 -   mf: uid=1781658, sid4294967295:w4294967295, part=3, addr=0xd70d6380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80497), 
Ready @ 80600 -   mf: uid=1781782, sid4294967295:w4294967295, part=3, addr=0xd70d6f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80504), 
Ready @ 80605 -   mf: uid=1782098, sid4294967295:w4294967295, part=3, addr=0xd70d6f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80509), 
Ready @ 80613 -   mf: uid=1782131, sid4294967295:w4294967295, part=3, addr=0xd70d2700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80517), 
Ready @ 80618 -   mf: uid=1782318, sid4294967295:w4294967295, part=3, addr=0xd70d2780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80522), 
Ready @ 80625 -   mf: uid=1782291, sid4294967295:w4294967295, part=3, addr=0xd70d7b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80529), 
Ready @ 80630 -   mf: uid=1782456, sid4294967295:w4294967295, part=3, addr=0xd70d7b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80534), 
Ready @ 80633 -   mf: uid=1782623, sid4294967295:w4294967295, part=3, addr=0xd70d3f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80537), 
Ready @ 80647 -   mf: uid=1782879, sid4294967295:w4294967295, part=3, addr=0xd70d9380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80551), 
Ready @ 80658 -   mf: uid=1783056, sid4294967295:w4294967295, part=3, addr=0xd70d9300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80562), 
Ready @ 80660 -   mf: uid=1783255, sid4294967295:w4294967295, part=3, addr=0xd70d3f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80564), 
Ready @ 80671 -   mf: uid=1783523, sid4294967295:w4294967295, part=3, addr=0xd70dab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80575), 
Ready @ 80672 -   mf: uid=1783524, sid4294967295:w4294967295, part=3, addr=0xd70d8780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80576), 
Ready @ 80683 -   mf: uid=1783672, sid4294967295:w4294967295, part=3, addr=0xd70d8700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80587), 
Ready @ 80694 -   mf: uid=1783741, sid4294967295:w4294967295, part=3, addr=0xd70dab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80598), 
Ready @ 80705 -   mf: uid=1783918, sid4294967295:w4294967295, part=3, addr=0xd70db700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80609), 
Ready @ 80716 -   mf: uid=1783980, sid4294967295:w4294967295, part=3, addr=0xd70db780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80620), 
Ready @ 80727 -   mf: uid=1784251, sid4294967295:w4294967295, part=3, addr=0xd7110b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80631), 
Ready @ 80738 -   mf: uid=1784379, sid4294967295:w4294967295, part=3, addr=0xd7110b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80642), 
Ready @ 80749 -   mf: uid=1784592, sid4294967295:w4294967295, part=3, addr=0xd70d9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80653), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164151 n_act=652 n_pre=636 n_ref_event=0 n_req=10422 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41409 bw_util=0.8008
n_activity=165758 dram_eff=0.9993
bk0: 0a 107535i bk1: 0a 105877i bk2: 0a 87368i bk3: 0a 87280i bk4: 0a 104431i bk5: 0a 102459i bk6: 0a 90491i bk7: 0a 90978i bk8: 0a 109602i bk9: 0a 108201i bk10: 0a 94001i bk11: 0a 94342i bk12: 0a 108429i bk13: 0a 107248i bk14: 0a 86814i bk15: 0a 86397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937054
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937054
Bank_Level_Parallism = 10.550554
Bank_Level_Parallism_Col = 10.433971
Bank_Level_Parallism_Ready = 7.620783
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.981895 

BW Util details:
bwutil = 0.800801 
total_CMD = 206838 
util_bw = 165633 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 41124 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164151 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41409 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10422 
total_req = 41409 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41409 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200200 
Either_Row_CoL_Bus_Util = 0.206379 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000234 
queue_avg = 50.371052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3711
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 80596 -   mf: uid=1780989, sid4294967295:w4294967295, part=4, addr=0xd70e5480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80500), 
Ready @ 80607 -   mf: uid=1781255, sid4294967295:w4294967295, part=4, addr=0xd70e7800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80511), 
Ready @ 80608 -   mf: uid=1781256, sid4294967295:w4294967295, part=4, addr=0xd70e6c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80512), 
Ready @ 80610 -   mf: uid=1781389, sid4294967295:w4294967295, part=4, addr=0xd70d0400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80514), 
Ready @ 80610 -   mf: uid=1781390, sid4294967295:w4294967295, part=4, addr=0xd70e7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80514), 
Ready @ 80621 -   mf: uid=1781586, sid4294967295:w4294967295, part=4, addr=0xd70d1000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80525), 
Ready @ 80622 -   mf: uid=1781587, sid4294967295:w4294967295, part=4, addr=0xd70d0480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80526), 
Ready @ 80625 -   mf: uid=1781783, sid4294967295:w4294967295, part=4, addr=0xd70d1c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80529), 
Ready @ 80627 -   mf: uid=1782003, sid4294967295:w4294967295, part=4, addr=0xd70d1080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80531), 
Ready @ 80629 -   mf: uid=1782256, sid4294967295:w4294967295, part=4, addr=0xd70d3400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80533), 
Ready @ 80636 -   mf: uid=1782341, sid4294967295:w4294967295, part=4, addr=0xd70d1c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80540), 
Ready @ 80647 -   mf: uid=1782431, sid4294967295:w4294967295, part=4, addr=0xd70d4c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80551), 
Ready @ 80649 -   mf: uid=1782593, sid4294967295:w4294967295, part=4, addr=0xd70d3480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80553), 
Ready @ 80660 -   mf: uid=1782695, sid4294967295:w4294967295, part=4, addr=0xd70d5800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80564), 
Ready @ 80672 -   mf: uid=1782990, sid4294967295:w4294967295, part=4, addr=0xd70d4c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80576), 
Ready @ 80680 -   mf: uid=1783211, sid4294967295:w4294967295, part=4, addr=0xd70d6400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80584), 
Ready @ 80685 -   mf: uid=1783709, sid4294967295:w4294967295, part=4, addr=0xd70d5880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80589), 
Ready @ 80693 -   mf: uid=1783742, sid4294967295:w4294967295, part=4, addr=0xd70d2800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80597), 
Ready @ 80697 -   mf: uid=1783958, sid4294967295:w4294967295, part=4, addr=0xd70d6480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80601), 
Ready @ 80705 -   mf: uid=1783919, sid4294967295:w4294967295, part=4, addr=0xd70d7000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80609), 
Ready @ 80710 -   mf: uid=1784186, sid4294967295:w4294967295, part=4, addr=0xd70d2880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80614), 
Ready @ 80717 -   mf: uid=1784334, sid4294967295:w4294967295, part=4, addr=0xd70d7c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80621), 
Ready @ 80722 -   mf: uid=1784360, sid4294967295:w4294967295, part=4, addr=0xd70d7080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80626), 
Ready @ 80727 -   mf: uid=1784485, sid4294967295:w4294967295, part=4, addr=0xd70d9400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80631), 
Ready @ 80735 -   mf: uid=1784534, sid4294967295:w4294967295, part=4, addr=0xd70d7c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80639), 
Ready @ 80739 -   mf: uid=1784729, sid4294967295:w4294967295, part=4, addr=0xd70d4000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80643), 
Ready @ 80741 -   mf: uid=1785001, sid4294967295:w4294967295, part=4, addr=0xd70d4080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80645), 
Ready @ 80742 -   mf: uid=1784965, sid4294967295:w4294967295, part=4, addr=0xd70d8800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80646), 
Ready @ 80746 -   mf: uid=1785254, sid4294967295:w4294967295, part=4, addr=0xd70d9480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80650), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164155 n_act=652 n_pre=636 n_ref_event=0 n_req=10426 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41405 bw_util=0.8007
n_activity=165767 dram_eff=0.9991
bk0: 0a 106803i bk1: 0a 107826i bk2: 0a 86382i bk3: 0a 88447i bk4: 0a 102122i bk5: 0a 102962i bk6: 0a 90262i bk7: 0a 90383i bk8: 0a 108718i bk9: 0a 110519i bk10: 0a 90708i bk11: 0a 91879i bk12: 0a 102363i bk13: 0a 103563i bk14: 0a 87357i bk15: 0a 88792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937078
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937078
Bank_Level_Parallism = 10.623388
Bank_Level_Parallism_Col = 10.520993
Bank_Level_Parallism_Ready = 7.683468
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.981104 

BW Util details:
bwutil = 0.800723 
total_CMD = 206838 
util_bw = 165617 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 41125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164155 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41405 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10426 
total_req = 41405 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41405 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200181 
Either_Row_CoL_Bus_Util = 0.206360 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000234 
queue_avg = 50.378387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 31): 
Ready @ 80567 -   mf: uid=1780414, sid4294967295:w4294967295, part=5, addr=0xd70e4980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80471), 
Ready @ 80569 -   mf: uid=1780683, sid4294967295:w4294967295, part=5, addr=0xd70e6100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80473), 
Ready @ 80580 -   mf: uid=1780828, sid4294967295:w4294967295, part=5, addr=0xd70e6180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80484), 
Ready @ 80591 -   mf: uid=1780797, sid4294967295:w4294967295, part=5, addr=0xd70e5500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80495), 
Ready @ 80592 -   mf: uid=1780959, sid4294967295:w4294967295, part=5, addr=0xd70e5580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80496), 
Ready @ 80594 -   mf: uid=1781014, sid4294967295:w4294967295, part=5, addr=0xd70e6d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80498), 
Ready @ 80602 -   mf: uid=1781257, sid4294967295:w4294967295, part=5, addr=0xd70e6d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80506), 
Ready @ 80606 -   mf: uid=1781475, sid4294967295:w4294967295, part=5, addr=0xd70e7900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80510), 
Ready @ 80614 -   mf: uid=1781784, sid4294967295:w4294967295, part=5, addr=0xd70e7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80518), 
Ready @ 80615 -   mf: uid=1781704, sid4294967295:w4294967295, part=5, addr=0xd70d0500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80519), 
Ready @ 80615 -   mf: uid=1781940, sid4294967295:w4294967295, part=5, addr=0xd70d0580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80519), 
Ready @ 80619 -   mf: uid=1781939, sid4294967295:w4294967295, part=5, addr=0xd70d1100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80523), 
Ready @ 80622 -   mf: uid=1782099, sid4294967295:w4294967295, part=5, addr=0xd70d1180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80526), 
Ready @ 80630 -   mf: uid=1782244, sid4294967295:w4294967295, part=5, addr=0xd70d1d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80534), 
Ready @ 80641 -   mf: uid=1782343, sid4294967295:w4294967295, part=5, addr=0xd70d1d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80545), 
Ready @ 80648 -   mf: uid=1782342, sid4294967295:w4294967295, part=5, addr=0xd70d3500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80552), 
Ready @ 80656 -   mf: uid=1782457, sid4294967295:w4294967295, part=5, addr=0xd70d3580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80560), 
Ready @ 80664 -   mf: uid=1782541, sid4294967295:w4294967295, part=5, addr=0xd70d2900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80568), 
Ready @ 80669 -   mf: uid=1782624, sid4294967295:w4294967295, part=5, addr=0xd70d2980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80573), 
Ready @ 80680 -   mf: uid=1782958, sid4294967295:w4294967295, part=5, addr=0xd70d4d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80584), 
Ready @ 80681 -   mf: uid=1783226, sid4294967295:w4294967295, part=5, addr=0xd70d4d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80585), 
Ready @ 80683 -   mf: uid=1783455, sid4294967295:w4294967295, part=5, addr=0xd70d5900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80587), 
Ready @ 80694 -   mf: uid=1783456, sid4294967295:w4294967295, part=5, addr=0xd70d5980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80598), 
Ready @ 80705 -   mf: uid=1783710, sid4294967295:w4294967295, part=5, addr=0xd70d6500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80609), 
Ready @ 80716 -   mf: uid=1783743, sid4294967295:w4294967295, part=5, addr=0xd70d6580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80620), 
Ready @ 80726 -   mf: uid=1783938, sid4294967295:w4294967295, part=5, addr=0xd70d7100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80630), 
Ready @ 80728 -   mf: uid=1783959, sid4294967295:w4294967295, part=5, addr=0xd70d7180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80632), 
Ready @ 80739 -   mf: uid=1784187, sid4294967295:w4294967295, part=5, addr=0xd70d7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80643), 
Ready @ 80744 -   mf: uid=1784211, sid4294967295:w4294967295, part=5, addr=0xd70d7d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80648), 
Ready @ 80745 -   mf: uid=1784335, sid4294967295:w4294967295, part=5, addr=0xd70d4100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80649), 
Ready @ 80750 -   mf: uid=1784458, sid4294967295:w4294967295, part=5, addr=0xd70d4180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80654), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164161 n_act=652 n_pre=636 n_ref_event=0 n_req=10421 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41395 bw_util=0.8005
n_activity=165664 dram_eff=0.9995
bk0: 0a 107753i bk1: 0a 105620i bk2: 0a 92124i bk3: 0a 90078i bk4: 0a 105183i bk5: 0a 104435i bk6: 0a 88450i bk7: 0a 89380i bk8: 0a 111499i bk9: 0a 109966i bk10: 0a 93637i bk11: 0a 91644i bk12: 0a 104530i bk13: 0a 104213i bk14: 0a 89626i bk15: 0a 89120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937047
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937047
Bank_Level_Parallism = 10.520185
Bank_Level_Parallism_Col = 10.401594
Bank_Level_Parallism_Ready = 7.597869
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.984084 

BW Util details:
bwutil = 0.800530 
total_CMD = 206838 
util_bw = 165578 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 41210 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164161 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41395 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10421 
total_req = 41395 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41395 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200132 
Either_Row_CoL_Bus_Util = 0.206331 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000141 
queue_avg = 50.397945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3979
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 69): 
Ready @ 80290 -   mf: uid=1777168, sid4294967295:w4294967295, part=6, addr=0xd70e4a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80194), 
Ready @ 80301 -   mf: uid=1777169, sid4294967295:w4294967295, part=6, addr=0xd70e4a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80205), 
Ready @ 80315 -   mf: uid=1777278, sid4294967295:w4294967295, part=6, addr=0xd70e6200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80219), 
Ready @ 80326 -   mf: uid=1777279, sid4294967295:w4294967295, part=6, addr=0xd70e6280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80230), 
Ready @ 80328 -   mf: uid=1777414, sid4294967295:w4294967295, part=6, addr=0xd70e5600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80232), 
Ready @ 80338 -   mf: uid=1777415, sid4294967295:w4294967295, part=6, addr=0xd70e5680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80242), 
Ready @ 80349 -   mf: uid=1777588, sid4294967295:w4294967295, part=6, addr=0xd70e6e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80253), 
Ready @ 80360 -   mf: uid=1777589, sid4294967295:w4294967295, part=6, addr=0xd70e6e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80264), 
Ready @ 80371 -   mf: uid=1777854, sid4294967295:w4294967295, part=6, addr=0xd70e7a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80275), 
Ready @ 80382 -   mf: uid=1777903, sid4294967295:w4294967295, part=6, addr=0xd70e7a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80286), 
Ready @ 80393 -   mf: uid=1778005, sid4294967295:w4294967295, part=6, addr=0xd70d0600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80297), 
Ready @ 80395 -   mf: uid=1778006, sid4294967295:w4294967295, part=6, addr=0xd70d0680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80299), 
Ready @ 80402 -   mf: uid=1778148, sid4294967295:w4294967295, part=6, addr=0xd70d1200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80306), 
Ready @ 80413 -   mf: uid=1778232, sid4294967295:w4294967295, part=6, addr=0xd70d1280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80317), 
Ready @ 80426 -   mf: uid=1779239, sid4294967295:w4294967295, part=6, addr=0xd70d1e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80330), 
Ready @ 80426 -   mf: uid=1779181, sid4294967295:w4294967295, part=6, addr=0xd70d1e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80330), 
Ready @ 80427 -   mf: uid=1779433, sid4294967295:w4294967295, part=6, addr=0xd70d3600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80331), 
Ready @ 80427 -   mf: uid=1779458, sid4294967295:w4294967295, part=6, addr=0xd70d3680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80331), 
Ready @ 80429 -   mf: uid=1779686, sid4294967295:w4294967295, part=6, addr=0xd70d2a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80333), 
Ready @ 80430 -   mf: uid=1779866, sid4294967295:w4294967295, part=6, addr=0xd70d4e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80334), 
Ready @ 80432 -   mf: uid=1779865, sid4294967295:w4294967295, part=6, addr=0xd70d4e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80336), 
Ready @ 80434 -   mf: uid=1779928, sid4294967295:w4294967295, part=6, addr=0xd70d2a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80338), 
Ready @ 80435 -   mf: uid=1780015, sid4294967295:w4294967295, part=6, addr=0xd70d5a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80339), 
Ready @ 80448 -   mf: uid=1780181, sid4294967295:w4294967295, part=6, addr=0xd70d5a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80352), 
Ready @ 80452 -   mf: uid=1780275, sid4294967295:w4294967295, part=6, addr=0xd70d6600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80356), 
Ready @ 80463 -   mf: uid=1780324, sid4294967295:w4294967295, part=6, addr=0xd70d6680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80367), 
Ready @ 80474 -   mf: uid=1780456, sid4294967295:w4294967295, part=6, addr=0xd70d7200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80378), 
Ready @ 80485 -   mf: uid=1780498, sid4294967295:w4294967295, part=6, addr=0xd70d7280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80389), 
Ready @ 80496 -   mf: uid=1780667, sid4294967295:w4294967295, part=6, addr=0xd70d7e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80400), 
Ready @ 80507 -   mf: uid=1780696, sid4294967295:w4294967295, part=6, addr=0xd70d7e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80411), 
Ready @ 80512 -   mf: uid=1780897, sid4294967295:w4294967295, part=6, addr=0xd70d4200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80416), 
Ready @ 80513 -   mf: uid=1780798, sid4294967295:w4294967295, part=6, addr=0xd70d4280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80417), 
Ready @ 80535 -   mf: uid=1780972, sid4294967295:w4294967295, part=6, addr=0xd70d9600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80439), 
Ready @ 80540 -   mf: uid=1781015, sid4294967295:w4294967295, part=6, addr=0xd70d9680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80444), 
Ready @ 80547 -   mf: uid=1781533, sid4294967295:w4294967295, part=6, addr=0xd70d8a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80451), 
Ready @ 80552 -   mf: uid=1781705, sid4294967295:w4294967295, part=6, addr=0xd70d8a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80456), 
Ready @ 80560 -   mf: uid=1781785, sid4294967295:w4294967295, part=6, addr=0xd70da200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80464), 
Ready @ 80565 -   mf: uid=1781825, sid4294967295:w4294967295, part=6, addr=0xd70dae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80469), 
Ready @ 80572 -   mf: uid=1781864, sid4294967295:w4294967295, part=6, addr=0xd70dae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80476), 
Ready @ 80580 -   mf: uid=1781913, sid4294967295:w4294967295, part=6, addr=0xd70da280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80484), 
Ready @ 80582 -   mf: uid=1781983, sid4294967295:w4294967295, part=6, addr=0xd70dba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80486), 
Ready @ 80583 -   mf: uid=1782051, sid4294967295:w4294967295, part=6, addr=0xd70dba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80487), 
Ready @ 80585 -   mf: uid=1782222, sid4294967295:w4294967295, part=6, addr=0xd7110e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80489), 
Ready @ 80586 -   mf: uid=1782274, sid4294967295:w4294967295, part=6, addr=0xd7110e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80490), 
Ready @ 80588 -   mf: uid=1782696, sid4294967295:w4294967295, part=6, addr=0xd7111a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80492), 
Ready @ 80596 -   mf: uid=1782726, sid4294967295:w4294967295, part=6, addr=0xd7111a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80500), 
Ready @ 80607 -   mf: uid=1782975, sid4294967295:w4294967295, part=6, addr=0xd710f600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80511), 
Ready @ 80611 -   mf: uid=1782991, sid4294967295:w4294967295, part=6, addr=0xd710f680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80515), 
Ready @ 80612 -   mf: uid=1783227, sid4294967295:w4294967295, part=6, addr=0xd7110200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80516), 
Ready @ 80612 -   mf: uid=1783256, sid4294967295:w4294967295, part=6, addr=0xd7110280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80516), 
Ready @ 80616 -   mf: uid=1783761, sid4294967295:w4294967295, part=6, addr=0xd710de00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80520), 
Ready @ 80629 -   mf: uid=1783779, sid4294967295:w4294967295, part=6, addr=0xd710de80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80533), 
Ready @ 80630 -   mf: uid=1784000, sid4294967295:w4294967295, part=6, addr=0xd710ea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80534), 
Ready @ 80635 -   mf: uid=1784006, sid4294967295:w4294967295, part=6, addr=0xd710ea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80539), 
Ready @ 80643 -   mf: uid=1784280, sid4294967295:w4294967295, part=6, addr=0xd710c600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80547), 
Ready @ 80647 -   mf: uid=1784299, sid4294967295:w4294967295, part=6, addr=0xd710c680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80551), 
Ready @ 80655 -   mf: uid=1784760, sid4294967295:w4294967295, part=6, addr=0xd7116e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80559), 
Ready @ 80660 -   mf: uid=1784866, sid4294967295:w4294967295, part=6, addr=0xd7116e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80564), 
Ready @ 80661 -   mf: uid=1785072, sid4294967295:w4294967295, part=6, addr=0xd710d200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80565), 
Ready @ 80671 -   mf: uid=1785164, sid4294967295:w4294967295, part=6, addr=0xd710d280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80575), 
Ready @ 80675 -   mf: uid=1785190, sid4294967295:w4294967295, part=6, addr=0xd7117a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80579), 
Ready @ 80686 -   mf: uid=1785473, sid4294967295:w4294967295, part=6, addr=0xd7117a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80590), 
Ready @ 80688 -   mf: uid=1785505, sid4294967295:w4294967295, part=6, addr=0xd7116200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80592), 
Ready @ 80699 -   mf: uid=1785579, sid4294967295:w4294967295, part=6, addr=0xd7116280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80603), 
Ready @ 80700 -   mf: uid=1786051, sid4294967295:w4294967295, part=6, addr=0xd7114a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80604), 
Ready @ 80711 -   mf: uid=1786087, sid4294967295:w4294967295, part=6, addr=0xd7114a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80615), 
Ready @ 80722 -   mf: uid=1786201, sid4294967295:w4294967295, part=6, addr=0xd7113e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80626), 
Ready @ 80733 -   mf: uid=1786202, sid4294967295:w4294967295, part=6, addr=0xd7113e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80637), 
Ready @ 80744 -   mf: uid=1786283, sid4294967295:w4294967295, part=6, addr=0xd7115600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80648), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164161 n_act=652 n_pre=636 n_ref_event=0 n_req=10420 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41398 bw_util=0.8006
n_activity=165744 dram_eff=0.9991
bk0: 0a 108062i bk1: 0a 107090i bk2: 0a 90584i bk3: 0a 89044i bk4: 0a 106505i bk5: 0a 104293i bk6: 0a 88898i bk7: 0a 87790i bk8: 0a 110990i bk9: 0a 109901i bk10: 0a 90755i bk11: 0a 90390i bk12: 0a 104721i bk13: 0a 105016i bk14: 0a 90658i bk15: 0a 89501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937041
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937041
Bank_Level_Parallism = 10.536847
Bank_Level_Parallism_Col = 10.417289
Bank_Level_Parallism_Ready = 7.607203
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.980840 

BW Util details:
bwutil = 0.800588 
total_CMD = 206838 
util_bw = 165589 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 41163 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 66 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164161 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41398 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10420 
total_req = 41398 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41398 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200147 
Either_Row_CoL_Bus_Util = 0.206331 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000211 
queue_avg = 50.384972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.385
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 54): 
Ready @ 80407 -   mf: uid=1777191, sid4294967295:w4294967295, part=7, addr=0xd70e3300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80311), 
Ready @ 80407 -   mf: uid=1777312, sid4294967295:w4294967295, part=7, addr=0xd70e6380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80311), 
Ready @ 80414 -   mf: uid=1777337, sid4294967295:w4294967295, part=7, addr=0xd70e6300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80318), 
Ready @ 80419 -   mf: uid=1777474, sid4294967295:w4294967295, part=7, addr=0xd70e4b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80323), 
Ready @ 80428 -   mf: uid=1777493, sid4294967295:w4294967295, part=7, addr=0xd70e4b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80332), 
Ready @ 80439 -   mf: uid=1777759, sid4294967295:w4294967295, part=7, addr=0xd70e7b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80343), 
Ready @ 80444 -   mf: uid=1777741, sid4294967295:w4294967295, part=7, addr=0xd70e6f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80348), 
Ready @ 80455 -   mf: uid=1777956, sid4294967295:w4294967295, part=7, addr=0xd70e6f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80359), 
Ready @ 80456 -   mf: uid=1778078, sid4294967295:w4294967295, part=7, addr=0xd70e7b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80360), 
Ready @ 80467 -   mf: uid=1778402, sid4294967295:w4294967295, part=7, addr=0xd70d0780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80371), 
Ready @ 80478 -   mf: uid=1778639, sid4294967295:w4294967295, part=7, addr=0xd70d0700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80382), 
Ready @ 80480 -   mf: uid=1778801, sid4294967295:w4294967295, part=7, addr=0xd70d1380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80384), 
Ready @ 80491 -   mf: uid=1778828, sid4294967295:w4294967295, part=7, addr=0xd70d1300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80395), 
Ready @ 80501 -   mf: uid=1778930, sid4294967295:w4294967295, part=7, addr=0xd70d1f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80405), 
Ready @ 80515 -   mf: uid=1779027, sid4294967295:w4294967295, part=7, addr=0xd70d1f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80419), 
Ready @ 80520 -   mf: uid=1779129, sid4294967295:w4294967295, part=7, addr=0xd70d2b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80424), 
Ready @ 80528 -   mf: uid=1779484, sid4294967295:w4294967295, part=7, addr=0xd70d2b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80432), 
Ready @ 80533 -   mf: uid=1779616, sid4294967295:w4294967295, part=7, addr=0xd70d3780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80437), 
Ready @ 80540 -   mf: uid=1779781, sid4294967295:w4294967295, part=7, addr=0xd70d4300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80444), 
Ready @ 80545 -   mf: uid=1779811, sid4294967295:w4294967295, part=7, addr=0xd70d4f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80449), 
Ready @ 80547 -   mf: uid=1780016, sid4294967295:w4294967295, part=7, addr=0xd70d4f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80451), 
Ready @ 80554 -   mf: uid=1780035, sid4294967295:w4294967295, part=7, addr=0xd70d5b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80458), 
Ready @ 80556 -   mf: uid=1780239, sid4294967295:w4294967295, part=7, addr=0xd70d5b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80460), 
Ready @ 80567 -   mf: uid=1780374, sid4294967295:w4294967295, part=7, addr=0xd70d6780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80471), 
Ready @ 80569 -   mf: uid=1780299, sid4294967295:w4294967295, part=7, addr=0xd70d7300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80473), 
Ready @ 80570 -   mf: uid=1780457, sid4294967295:w4294967295, part=7, addr=0xd70d4380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80474), 
Ready @ 80581 -   mf: uid=1780572, sid4294967295:w4294967295, part=7, addr=0xd70d6700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80485), 
Ready @ 80583 -   mf: uid=1780697, sid4294967295:w4294967295, part=7, addr=0xd70d7380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80487), 
Ready @ 80584 -   mf: uid=1780799, sid4294967295:w4294967295, part=7, addr=0xd70d3700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80488), 
Ready @ 80592 -   mf: uid=1780973, sid4294967295:w4294967295, part=7, addr=0xd70da380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80496), 
Ready @ 80603 -   mf: uid=1781235, sid4294967295:w4294967295, part=7, addr=0xd70da300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80507), 
Ready @ 80604 -   mf: uid=1781291, sid4294967295:w4294967295, part=7, addr=0xd70d8b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80508), 
Ready @ 80605 -   mf: uid=1781363, sid4294967295:w4294967295, part=7, addr=0xd70d8b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80509), 
Ready @ 80605 -   mf: uid=1781476, sid4294967295:w4294967295, part=7, addr=0xd70d7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80509), 
Ready @ 80615 -   mf: uid=1781563, sid4294967295:w4294967295, part=7, addr=0xd70d7f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80519), 
Ready @ 80620 -   mf: uid=1781633, sid4294967295:w4294967295, part=7, addr=0xd70daf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80524), 
Ready @ 80628 -   mf: uid=1781865, sid4294967295:w4294967295, part=7, addr=0xd70daf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80532), 
Ready @ 80629 -   mf: uid=1782159, sid4294967295:w4294967295, part=7, addr=0xd70d9780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80533), 
Ready @ 80640 -   mf: uid=1782319, sid4294967295:w4294967295, part=7, addr=0xd70dbb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80544), 
Ready @ 80642 -   mf: uid=1782482, sid4294967295:w4294967295, part=7, addr=0xd7110f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80546), 
Ready @ 80653 -   mf: uid=1782901, sid4294967295:w4294967295, part=7, addr=0xd7110f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80557), 
Ready @ 80664 -   mf: uid=1783133, sid4294967295:w4294967295, part=7, addr=0xd70dbb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80568), 
Ready @ 80665 -   mf: uid=1783057, sid4294967295:w4294967295, part=7, addr=0xd70d9700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80569), 
Ready @ 80676 -   mf: uid=1783306, sid4294967295:w4294967295, part=7, addr=0xd7111b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80580), 
Ready @ 80687 -   mf: uid=1783430, sid4294967295:w4294967295, part=7, addr=0xd7111b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80591), 
Ready @ 80692 -   mf: uid=1783604, sid4294967295:w4294967295, part=7, addr=0xd710f780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80596), 
Ready @ 80703 -   mf: uid=1783818, sid4294967295:w4294967295, part=7, addr=0xd710f700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80607), 
Ready @ 80714 -   mf: uid=1783861, sid4294967295:w4294967295, part=7, addr=0xd7110380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80618), 
Ready @ 80715 -   mf: uid=1784040, sid4294967295:w4294967295, part=7, addr=0xd7110300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80619), 
Ready @ 80726 -   mf: uid=1784081, sid4294967295:w4294967295, part=7, addr=0xd710df80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80630), 
Ready @ 80728 -   mf: uid=1784281, sid4294967295:w4294967295, part=7, addr=0xd710df00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80632), 
Ready @ 80732 -   mf: uid=1784265, sid4294967295:w4294967295, part=7, addr=0xd710eb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80636), 
Ready @ 80743 -   mf: uid=1784419, sid4294967295:w4294967295, part=7, addr=0xd710eb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80647), 
Ready @ 80745 -   mf: uid=1784459, sid4294967295:w4294967295, part=7, addr=0xd710c780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80649), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164146 n_act=652 n_pre=636 n_ref_event=0 n_req=10423 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41408 bw_util=0.8008
n_activity=165750 dram_eff=0.9993
bk0: 0a 103497i bk1: 0a 106846i bk2: 0a 89610i bk3: 0a 89354i bk4: 0a 101237i bk5: 0a 102844i bk6: 0a 89796i bk7: 0a 91692i bk8: 0a 108772i bk9: 0a 109439i bk10: 0a 91497i bk11: 0a 93173i bk12: 0a 104738i bk13: 0a 103899i bk14: 0a 86494i bk15: 0a 86813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937060
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937060
Bank_Level_Parallism = 10.624923
Bank_Level_Parallism_Col = 10.508755
Bank_Level_Parallism_Ready = 7.684191
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.983572 

BW Util details:
bwutil = 0.800781 
total_CMD = 206838 
util_bw = 165631 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 41135 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164146 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41408 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10423 
total_req = 41408 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41408 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200195 
Either_Row_CoL_Bus_Util = 0.206403 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000094 
queue_avg = 50.415161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.4152
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 36): 
Ready @ 80493 -   mf: uid=1778659, sid4294967295:w4294967295, part=8, addr=0xd70e5880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80397), 
Ready @ 80501 -   mf: uid=1778733, sid4294967295:w4294967295, part=8, addr=0xd70e3400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80405), 
Ready @ 80506 -   mf: uid=1778881, sid4294967295:w4294967295, part=8, addr=0xd70e3480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80410), 
Ready @ 80514 -   mf: uid=1778990, sid4294967295:w4294967295, part=8, addr=0xd70e4c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80418), 
Ready @ 80518 -   mf: uid=1779169, sid4294967295:w4294967295, part=8, addr=0xd70e4c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80422), 
Ready @ 80526 -   mf: uid=1779202, sid4294967295:w4294967295, part=8, addr=0xd70e6400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80430), 
Ready @ 80531 -   mf: uid=1779368, sid4294967295:w4294967295, part=8, addr=0xd70e6480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80435), 
Ready @ 80538 -   mf: uid=1779485, sid4294967295:w4294967295, part=8, addr=0xd70e7000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80442), 
Ready @ 80543 -   mf: uid=1779782, sid4294967295:w4294967295, part=8, addr=0xd70e7080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80447), 
Ready @ 80551 -   mf: uid=1779884, sid4294967295:w4294967295, part=8, addr=0xd70e7c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80455), 
Ready @ 80556 -   mf: uid=1780063, sid4294967295:w4294967295, part=8, addr=0xd70e7c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80460), 
Ready @ 80563 -   mf: uid=1780256, sid4294967295:w4294967295, part=8, addr=0xd70d0800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80467), 
Ready @ 80568 -   mf: uid=1780300, sid4294967295:w4294967295, part=8, addr=0xd70d0880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80472), 
Ready @ 80581 -   mf: uid=1780393, sid4294967295:w4294967295, part=8, addr=0xd70d1400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80485), 
Ready @ 80588 -   mf: uid=1780861, sid4294967295:w4294967295, part=8, addr=0xd70d1480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80492), 
Ready @ 80593 -   mf: uid=1780960, sid4294967295:w4294967295, part=8, addr=0xd70d2000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80497), 
Ready @ 80593 -   mf: uid=1781016, sid4294967295:w4294967295, part=8, addr=0xd70d2080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80497), 
Ready @ 80594 -   mf: uid=1781144, sid4294967295:w4294967295, part=8, addr=0xd70d2c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80498), 
Ready @ 80601 -   mf: uid=1781236, sid4294967295:w4294967295, part=8, addr=0xd70d2c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80505), 
Ready @ 80607 -   mf: uid=1781292, sid4294967295:w4294967295, part=8, addr=0xd70d3800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80511), 
Ready @ 80615 -   mf: uid=1781477, sid4294967295:w4294967295, part=8, addr=0xd70d5080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80519), 
Ready @ 80623 -   mf: uid=1781502, sid4294967295:w4294967295, part=8, addr=0xd70d5000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80527), 
Ready @ 80634 -   mf: uid=1781760, sid4294967295:w4294967295, part=8, addr=0xd70d3880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80538), 
Ready @ 80645 -   mf: uid=1781826, sid4294967295:w4294967295, part=8, addr=0xd70d5c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80549), 
Ready @ 80655 -   mf: uid=1782004, sid4294967295:w4294967295, part=8, addr=0xd70d4480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80559), 
Ready @ 80666 -   mf: uid=1782320, sid4294967295:w4294967295, part=8, addr=0xd70d4400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80570), 
Ready @ 80677 -   mf: uid=1782364, sid4294967295:w4294967295, part=8, addr=0xd70d5c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80581), 
Ready @ 80688 -   mf: uid=1782432, sid4294967295:w4294967295, part=8, addr=0xd70d6800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80592), 
Ready @ 80699 -   mf: uid=1782794, sid4294967295:w4294967295, part=8, addr=0xd70d6880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80603), 
Ready @ 80712 -   mf: uid=1782759, sid4294967295:w4294967295, part=8, addr=0xd70d7400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80616), 
Ready @ 80723 -   mf: uid=1783283, sid4294967295:w4294967295, part=8, addr=0xd70d7480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80627), 
Ready @ 80724 -   mf: uid=1783546, sid4294967295:w4294967295, part=8, addr=0xd70d8c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80628), 
Ready @ 80735 -   mf: uid=1783598, sid4294967295:w4294967295, part=8, addr=0xd70d8c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80639), 
Ready @ 80737 -   mf: uid=1783673, sid4294967295:w4294967295, part=8, addr=0xd70da400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80641), 
Ready @ 80748 -   mf: uid=1783799, sid4294967295:w4294967295, part=8, addr=0xd70da480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80652), 
Ready @ 80749 -   mf: uid=1783898, sid4294967295:w4294967295, part=8, addr=0xd70d8000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80653), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164146 n_act=652 n_pre=636 n_ref_event=0 n_req=10421 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41406 bw_util=0.8007
n_activity=165763 dram_eff=0.9992
bk0: 0a 106335i bk1: 0a 106581i bk2: 0a 90119i bk3: 0a 88013i bk4: 0a 105729i bk5: 0a 106100i bk6: 0a 89409i bk7: 0a 90600i bk8: 0a 110078i bk9: 0a 108704i bk10: 0a 90895i bk11: 0a 90171i bk12: 0a 106647i bk13: 0a 105711i bk14: 0a 89275i bk15: 0a 87633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937047
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937047
Bank_Level_Parallism = 10.547128
Bank_Level_Parallism_Col = 10.431664
Bank_Level_Parallism_Ready = 7.617818
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.984417 

BW Util details:
bwutil = 0.800743 
total_CMD = 206838 
util_bw = 165624 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 41119 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164146 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41406 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10421 
total_req = 41406 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41406 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200186 
Either_Row_CoL_Bus_Util = 0.206403 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000047 
queue_avg = 50.396381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3964
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 34): 
Ready @ 80540 -   mf: uid=1779929, sid4294967295:w4294967295, part=9, addr=0xd70e5900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80444), 
Ready @ 80541 -   mf: uid=1780153, sid4294967295:w4294967295, part=9, addr=0xd70e5980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80445), 
Ready @ 80543 -   mf: uid=1780499, sid4294967295:w4294967295, part=9, addr=0xd70e4d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80447), 
Ready @ 80544 -   mf: uid=1780718, sid4294967295:w4294967295, part=9, addr=0xd70e4d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80448), 
Ready @ 80555 -   mf: uid=1780829, sid4294967295:w4294967295, part=9, addr=0xd70e6500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80459), 
Ready @ 80563 -   mf: uid=1781017, sid4294967295:w4294967295, part=9, addr=0xd70e6580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80467), 
Ready @ 80571 -   mf: uid=1781364, sid4294967295:w4294967295, part=9, addr=0xd70e7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80475), 
Ready @ 80582 -   mf: uid=1781588, sid4294967295:w4294967295, part=9, addr=0xd70e7d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80486), 
Ready @ 80593 -   mf: uid=1781706, sid4294967295:w4294967295, part=9, addr=0xd70e7100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80497), 
Ready @ 80604 -   mf: uid=1781806, sid4294967295:w4294967295, part=9, addr=0xd70e7180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80508), 
Ready @ 80616 -   mf: uid=1782100, sid4294967295:w4294967295, part=9, addr=0xd70d0900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80520), 
Ready @ 80618 -   mf: uid=1782070, sid4294967295:w4294967295, part=9, addr=0xd70d0980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80522), 
Ready @ 80619 -   mf: uid=1782390, sid4294967295:w4294967295, part=9, addr=0xd70d1500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80523), 
Ready @ 80620 -   mf: uid=1782391, sid4294967295:w4294967295, part=9, addr=0xd70d1580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80524), 
Ready @ 80620 -   mf: uid=1782571, sid4294967295:w4294967295, part=9, addr=0xd70d2100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80524), 
Ready @ 80630 -   mf: uid=1782572, sid4294967295:w4294967295, part=9, addr=0xd70d2180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80534), 
Ready @ 80632 -   mf: uid=1782795, sid4294967295:w4294967295, part=9, addr=0xd70d2d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80536), 
Ready @ 80644 -   mf: uid=1782796, sid4294967295:w4294967295, part=9, addr=0xd70d2d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80548), 
Ready @ 80646 -   mf: uid=1782902, sid4294967295:w4294967295, part=9, addr=0xd70d4500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80550), 
Ready @ 80654 -   mf: uid=1782932, sid4294967295:w4294967295, part=9, addr=0xd70d4580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80558), 
Ready @ 80658 -   mf: uid=1783152, sid4294967295:w4294967295, part=9, addr=0xd70d3900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80562), 
Ready @ 80661 -   mf: uid=1783360, sid4294967295:w4294967295, part=9, addr=0xd70d5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80565), 
Ready @ 80666 -   mf: uid=1783586, sid4294967295:w4294967295, part=9, addr=0xd70d5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80570), 
Ready @ 80671 -   mf: uid=1783605, sid4294967295:w4294967295, part=9, addr=0xd70d5d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80575), 
Ready @ 80672 -   mf: uid=1783690, sid4294967295:w4294967295, part=9, addr=0xd70d5d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80576), 
Ready @ 80674 -   mf: uid=1783762, sid4294967295:w4294967295, part=9, addr=0xd70d6980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80578), 
Ready @ 80675 -   mf: uid=1783981, sid4294967295:w4294967295, part=9, addr=0xd70d7500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80579), 
Ready @ 80699 -   mf: uid=1784056, sid4294967295:w4294967295, part=9, addr=0xd70d7580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80603), 
Ready @ 80700 -   mf: uid=1784266, sid4294967295:w4294967295, part=9, addr=0xd70d6900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80604), 
Ready @ 80711 -   mf: uid=1784361, sid4294967295:w4294967295, part=9, addr=0xd70d3980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80615), 
Ready @ 80713 -   mf: uid=1784486, sid4294967295:w4294967295, part=9, addr=0xd70d8d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80617), 
Ready @ 80724 -   mf: uid=1784581, sid4294967295:w4294967295, part=9, addr=0xd70d8d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80628), 
Ready @ 80735 -   mf: uid=1784657, sid4294967295:w4294967295, part=9, addr=0xd70d8100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80639), 
Ready @ 80746 -   mf: uid=1784761, sid4294967295:w4294967295, part=9, addr=0xd70d8180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80650), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164158 n_act=652 n_pre=636 n_ref_event=0 n_req=10422 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41401 bw_util=0.8006
n_activity=165699 dram_eff=0.9994
bk0: 0a 107617i bk1: 0a 105360i bk2: 0a 90457i bk3: 0a 89447i bk4: 0a 105843i bk5: 0a 105609i bk6: 0a 93252i bk7: 0a 93556i bk8: 0a 109694i bk9: 0a 109041i bk10: 0a 93450i bk11: 0a 92083i bk12: 0a 107926i bk13: 0a 107797i bk14: 0a 89114i bk15: 0a 88116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937054
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937054
Bank_Level_Parallism = 10.451308
Bank_Level_Parallism_Col = 10.334143
Bank_Level_Parallism_Ready = 7.543707
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.981214 

BW Util details:
bwutil = 0.800646 
total_CMD = 206838 
util_bw = 165601 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 41172 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41401 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10422 
total_req = 41401 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41401 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200161 
Either_Row_CoL_Bus_Util = 0.206345 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.000211 
queue_avg = 50.402378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.4024
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 55): 
Ready @ 80375 -   mf: uid=1776814, sid4294967295:w4294967295, part=10, addr=0xd70e2a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80279), 
Ready @ 80380 -   mf: uid=1776975, sid4294967295:w4294967295, part=10, addr=0xd70e3680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80284), 
Ready @ 80381 -   mf: uid=1776961, sid4294967295:w4294967295, part=10, addr=0xd70e3600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80285), 
Ready @ 80399 -   mf: uid=1777073, sid4294967295:w4294967295, part=10, addr=0xd70e4280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80303), 
Ready @ 80403 -   mf: uid=1777059, sid4294967295:w4294967295, part=10, addr=0xd70e4200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80307), 
Ready @ 80411 -   mf: uid=1777192, sid4294967295:w4294967295, part=10, addr=0xd70e5a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80315), 
Ready @ 80416 -   mf: uid=1777313, sid4294967295:w4294967295, part=10, addr=0xd70e5a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80320), 
Ready @ 80416 -   mf: uid=1777494, sid4294967295:w4294967295, part=10, addr=0xd70e4e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80320), 
Ready @ 80416 -   mf: uid=1777475, sid4294967295:w4294967295, part=10, addr=0xd70e4e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80320), 
Ready @ 80423 -   mf: uid=1777591, sid4294967295:w4294967295, part=10, addr=0xd70e6680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80327), 
Ready @ 80428 -   mf: uid=1777590, sid4294967295:w4294967295, part=10, addr=0xd70e6600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80332), 
Ready @ 80438 -   mf: uid=1777991, sid4294967295:w4294967295, part=10, addr=0xd70e7e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80342), 
Ready @ 80448 -   mf: uid=1778036, sid4294967295:w4294967295, part=10, addr=0xd70e7200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80352), 
Ready @ 80453 -   mf: uid=1778079, sid4294967295:w4294967295, part=10, addr=0xd70e7280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80357), 
Ready @ 80458 -   mf: uid=1778137, sid4294967295:w4294967295, part=10, addr=0xd70e7e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80362), 
Ready @ 80469 -   mf: uid=1778444, sid4294967295:w4294967295, part=10, addr=0xd70d0a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80373), 
Ready @ 80480 -   mf: uid=1778660, sid4294967295:w4294967295, part=10, addr=0xd70d0a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80384), 
Ready @ 80491 -   mf: uid=1778830, sid4294967295:w4294967295, part=10, addr=0xd70d1680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80395), 
Ready @ 80501 -   mf: uid=1779094, sid4294967295:w4294967295, part=10, addr=0xd70d1600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80405), 
Ready @ 80512 -   mf: uid=1779306, sid4294967295:w4294967295, part=10, addr=0xd70d2280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80416), 
Ready @ 80520 -   mf: uid=1779637, sid4294967295:w4294967295, part=10, addr=0xd70d2200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80424), 
Ready @ 80533 -   mf: uid=1779812, sid4294967295:w4294967295, part=10, addr=0xd70d2e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80437), 
Ready @ 80539 -   mf: uid=1780119, sid4294967295:w4294967295, part=10, addr=0xd70d2e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80443), 
Ready @ 80544 -   mf: uid=1780223, sid4294967295:w4294967295, part=10, addr=0xd70d4680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80448), 
Ready @ 80551 -   mf: uid=1780301, sid4294967295:w4294967295, part=10, addr=0xd70d4600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80455), 
Ready @ 80556 -   mf: uid=1780500, sid4294967295:w4294967295, part=10, addr=0xd70d5280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80460), 
Ready @ 80564 -   mf: uid=1780719, sid4294967295:w4294967295, part=10, addr=0xd70d5200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80468), 
Ready @ 80565 -   mf: uid=1780698, sid4294967295:w4294967295, part=10, addr=0xd70d3a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80469), 
Ready @ 80573 -   mf: uid=1780898, sid4294967295:w4294967295, part=10, addr=0xd70d5e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80477), 
Ready @ 80581 -   mf: uid=1781018, sid4294967295:w4294967295, part=10, addr=0xd70d5e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80485), 
Ready @ 80583 -   mf: uid=1781090, sid4294967295:w4294967295, part=10, addr=0xd70d6a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80487), 
Ready @ 80584 -   mf: uid=1781258, sid4294967295:w4294967295, part=10, addr=0xd70d6a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80488), 
Ready @ 80586 -   mf: uid=1781270, sid4294967295:w4294967295, part=10, addr=0xd70d7600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80490), 
Ready @ 80587 -   mf: uid=1781391, sid4294967295:w4294967295, part=10, addr=0xd70d7680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80491), 
Ready @ 80589 -   mf: uid=1781416, sid4294967295:w4294967295, part=10, addr=0xd70d3a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80493), 
Ready @ 80593 -   mf: uid=1781589, sid4294967295:w4294967295, part=10, addr=0xd70d8e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80497), 
Ready @ 80604 -   mf: uid=1781634, sid4294967295:w4294967295, part=10, addr=0xd70d8e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80508), 
Ready @ 80609 -   mf: uid=1781707, sid4294967295:w4294967295, part=10, addr=0xd70d8280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80513), 
Ready @ 80620 -   mf: uid=1781891, sid4294967295:w4294967295, part=10, addr=0xd70d8200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80524), 
Ready @ 80620 -   mf: uid=1781914, sid4294967295:w4294967295, part=10, addr=0xd70da680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80524), 
Ready @ 80621 -   mf: uid=1782025, sid4294967295:w4294967295, part=10, addr=0xd70da600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80525), 
Ready @ 80622 -   mf: uid=1782160, sid4294967295:w4294967295, part=10, addr=0xd70db280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80526), 
Ready @ 80632 -   mf: uid=1782275, sid4294967295:w4294967295, part=10, addr=0xd70dbe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80536), 
Ready @ 80636 -   mf: uid=1782321, sid4294967295:w4294967295, part=10, addr=0xd70d9a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80540), 
Ready @ 80647 -   mf: uid=1782512, sid4294967295:w4294967295, part=10, addr=0xd70db200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80551), 
Ready @ 80648 -   mf: uid=1782573, sid4294967295:w4294967295, part=10, addr=0xd70dbe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80552), 
Ready @ 80653 -   mf: uid=1782849, sid4294967295:w4294967295, part=10, addr=0xd70d9a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80557), 
Ready @ 80664 -   mf: uid=1783058, sid4294967295:w4294967295, part=10, addr=0xd7111280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80568), 
Ready @ 80675 -   mf: uid=1783228, sid4294967295:w4294967295, part=10, addr=0xd7111200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80579), 
Ready @ 80686 -   mf: uid=1783547, sid4294967295:w4294967295, part=10, addr=0xd710fa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80590), 
Ready @ 80696 -   mf: uid=1783744, sid4294967295:w4294967295, part=10, addr=0xd7111e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80600), 
Ready @ 80707 -   mf: uid=1783920, sid4294967295:w4294967295, part=10, addr=0xd7111e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80611), 
Ready @ 80732 -   mf: uid=1784082, sid4294967295:w4294967295, part=10, addr=0xd710fa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80636), 
Ready @ 80740 -   mf: uid=1784301, sid4294967295:w4294967295, part=10, addr=0xd7110680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80644), 
Ready @ 80745 -   mf: uid=1784511, sid4294967295:w4294967295, part=10, addr=0xd7110600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80649), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164158 n_act=652 n_pre=636 n_ref_event=0 n_req=10417 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41396 bw_util=0.8005
n_activity=165675 dram_eff=0.9995
bk0: 0a 105757i bk1: 0a 106528i bk2: 0a 89438i bk3: 0a 89647i bk4: 0a 102033i bk5: 0a 101631i bk6: 0a 89853i bk7: 0a 92315i bk8: 0a 109304i bk9: 0a 108742i bk10: 0a 88468i bk11: 0a 91113i bk12: 0a 106098i bk13: 0a 106529i bk14: 0a 88074i bk15: 0a 89584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937023
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937023
Bank_Level_Parallism = 10.596041
Bank_Level_Parallism_Col = 10.479087
Bank_Level_Parallism_Ready = 7.662922
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.982522 

BW Util details:
bwutil = 0.800549 
total_CMD = 206838 
util_bw = 165583 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 41191 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41396 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10417 
total_req = 41396 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41396 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200137 
Either_Row_CoL_Bus_Util = 0.206345 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.000094 
queue_avg = 50.409554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.4096
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 37): 
Ready @ 80486 -   mf: uid=1779687, sid4294967295:w4294967295, part=11, addr=0xd70e4f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80390), 
Ready @ 80487 -   mf: uid=1779710, sid4294967295:w4294967295, part=11, addr=0xd70e5b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80391), 
Ready @ 80489 -   mf: uid=1779885, sid4294967295:w4294967295, part=11, addr=0xd70e5b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80393), 
Ready @ 80500 -   mf: uid=1779898, sid4294967295:w4294967295, part=11, addr=0xd70e4300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80404), 
Ready @ 80511 -   mf: uid=1780120, sid4294967295:w4294967295, part=11, addr=0xd70e4380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80415), 
Ready @ 80522 -   mf: uid=1780501, sid4294967295:w4294967295, part=11, addr=0xd70e6700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80426), 
Ready @ 80523 -   mf: uid=1780619, sid4294967295:w4294967295, part=11, addr=0xd70e6780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80427), 
Ready @ 80534 -   mf: uid=1780668, sid4294967295:w4294967295, part=11, addr=0xd70e7300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80438), 
Ready @ 80545 -   mf: uid=1780720, sid4294967295:w4294967295, part=11, addr=0xd70e7380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80449), 
Ready @ 80556 -   mf: uid=1780800, sid4294967295:w4294967295, part=11, addr=0xd70e7f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80460), 
Ready @ 80567 -   mf: uid=1780899, sid4294967295:w4294967295, part=11, addr=0xd70e7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80471), 
Ready @ 80578 -   mf: uid=1780974, sid4294967295:w4294967295, part=11, addr=0xd70d0b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80482), 
Ready @ 80590 -   mf: uid=1781271, sid4294967295:w4294967295, part=11, addr=0xd70d0b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80494), 
Ready @ 80600 -   mf: uid=1781288, sid4294967295:w4294967295, part=11, addr=0xd70d1700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80504), 
Ready @ 80614 -   mf: uid=1781565, sid4294967295:w4294967295, part=11, addr=0xd70d1780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80518), 
Ready @ 80614 -   mf: uid=1781564, sid4294967295:w4294967295, part=11, addr=0xd70d2300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80518), 
Ready @ 80615 -   mf: uid=1781734, sid4294967295:w4294967295, part=11, addr=0xd70d2380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80519), 
Ready @ 80615 -   mf: uid=1781733, sid4294967295:w4294967295, part=11, addr=0xd70d3b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80519), 
Ready @ 80617 -   mf: uid=1781892, sid4294967295:w4294967295, part=11, addr=0xd70d5380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80521), 
Ready @ 80618 -   mf: uid=1782026, sid4294967295:w4294967295, part=11, addr=0xd70d5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80522), 
Ready @ 80620 -   mf: uid=1782071, sid4294967295:w4294967295, part=11, addr=0xd70d5f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80524), 
Ready @ 80622 -   mf: uid=1782193, sid4294967295:w4294967295, part=11, addr=0xd70d4700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80526), 
Ready @ 80634 -   mf: uid=1782344, sid4294967295:w4294967295, part=11, addr=0xd70d4780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80538), 
Ready @ 80636 -   mf: uid=1782760, sid4294967295:w4294967295, part=11, addr=0xd70d5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80540), 
Ready @ 80647 -   mf: uid=1782727, sid4294967295:w4294967295, part=11, addr=0xd70d3b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80551), 
Ready @ 80648 -   mf: uid=1782976, sid4294967295:w4294967295, part=11, addr=0xd70d2f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80552), 
Ready @ 80657 -   mf: uid=1783229, sid4294967295:w4294967295, part=11, addr=0xd70d2f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80561), 
Ready @ 80668 -   mf: uid=1783525, sid4294967295:w4294967295, part=11, addr=0xd70d7700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80572), 
Ready @ 80679 -   mf: uid=1783674, sid4294967295:w4294967295, part=11, addr=0xd70d7780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80583), 
Ready @ 80693 -   mf: uid=1783691, sid4294967295:w4294967295, part=11, addr=0xd70d6b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80597), 
Ready @ 80695 -   mf: uid=1783900, sid4294967295:w4294967295, part=11, addr=0xd70d8380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80599), 
Ready @ 80706 -   mf: uid=1783899, sid4294967295:w4294967295, part=11, addr=0xd70d8f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80610), 
Ready @ 80707 -   mf: uid=1784123, sid4294967295:w4294967295, part=11, addr=0xd70d6b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80611), 
Ready @ 80720 -   mf: uid=1784212, sid4294967295:w4294967295, part=11, addr=0xd70d8300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80624), 
Ready @ 80721 -   mf: uid=1784317, sid4294967295:w4294967295, part=11, addr=0xd70d8f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80625), 
Ready @ 80732 -   mf: uid=1784404, sid4294967295:w4294967295, part=11, addr=0xd70da700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80636), 
Ready @ 80743 -   mf: uid=1784569, sid4294967295:w4294967295, part=11, addr=0xd70da780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (80647), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=206838 n_nop=164155 n_act=652 n_pre=636 n_ref_event=0 n_req=10421 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=41405 bw_util=0.8007
n_activity=165702 dram_eff=0.9995
bk0: 0a 106802i bk1: 0a 105068i bk2: 0a 91984i bk3: 0a 91491i bk4: 0a 103236i bk5: 0a 101965i bk6: 0a 87162i bk7: 0a 90604i bk8: 0a 110003i bk9: 0a 107930i bk10: 0a 90876i bk11: 0a 90320i bk12: 0a 107433i bk13: 0a 107237i bk14: 0a 89037i bk15: 0a 87971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937047
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937047
Bank_Level_Parallism = 10.567319
Bank_Level_Parallism_Col = 10.449794
Bank_Level_Parallism_Ready = 7.629948
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.981148 

BW Util details:
bwutil = 0.800723 
total_CMD = 206838 
util_bw = 165619 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 41172 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 206838 
n_nop = 164155 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 41405 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 10421 
total_req = 41405 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 41405 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.200181 
Either_Row_CoL_Bus_Util = 0.206360 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.000234 
queue_avg = 50.396915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.3969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 25247, Miss = 25247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 25244, Miss = 25244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 605947
L2_total_cache_misses = 605947
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 605947
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.262
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=605947
icnt_total_pkts_simt_to_mem=605947
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 605947
Req_Network_cycles = 80656
Req_Network_injected_packets_per_cycle =       7.5127 
Req_Network_conflicts_per_cycle =       1.6358
Req_Network_conflicts_per_cycle_util =       1.7730
Req_Bank_Level_Parallism =       8.1427
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.3198
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.8605

Reply_Network_injected_packets_num = 605947
Reply_Network_cycles = 80656
Reply_Network_injected_packets_per_cycle =        7.5127
Reply_Network_conflicts_per_cycle =        5.0089
Reply_Network_conflicts_per_cycle_util =       5.4112
Reply_Bank_Level_Parallism =       8.1161
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.7964
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2504
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 2 sec (902 sec)
gpgpu_simulation_rate = 69865 (inst/sec)
gpgpu_simulation_rate = 89 (cycle/sec)
gpgpu_silicon_slowdown = 15337078x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BC solver (18936 CTAs/SM, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8ce4..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7da4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z6insert9Worklist2iPiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0d0 (bc_linear_base.1.sm_75.ptx:97) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (bc_linear_base.1.sm_75.ptx:123) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (bc_linear_base.1.sm_75.ptx:104) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (bc_linear_base.1.sm_75.ptx:112) cvta.to.global.u64 %rd16, %rd10;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6insert9Worklist2iPiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6insert9Worklist2iPiS0_'.
GPGPU-Sim PTX: pushing kernel '_Z6insert9Worklist2iPiS0_' to stream 0, gridDim= (1,1,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6insert9Worklist2iPiS0_'
GPGPU-Sim uArch: CTA/core = 16, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
kernel_name = _Z6insert9Worklist2iPiS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 6030
gpu_sim_insn = 31
gpu_ipc =       0.0051
gpu_tot_sim_cycle = 86686
gpu_tot_sim_insn = 63018859
gpu_tot_ipc =     726.9785
gpu_tot_issued_cta = 18937
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 87.3203% 
max_total_param_size = 0
gpu_stall_dramfull = 55312
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0008
partiton_level_parallism_total  =       6.9902
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       8.1396
L2_BW  =       0.0362 GB/Sec
L2_BW_total  =     305.3317 GB/Sec
gpu_total_sim_rate=69480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20448, Miss = 20448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12413
	L1D_cache_core[1]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12451
	L1D_cache_core[2]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13018
	L1D_cache_core[3]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12712
	L1D_cache_core[4]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13109
	L1D_cache_core[5]: Access = 20288, Miss = 20288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12976
	L1D_cache_core[7]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13020
	L1D_cache_core[8]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12897
	L1D_cache_core[9]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13034
	L1D_cache_core[10]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12610
	L1D_cache_core[11]: Access = 20000, Miss = 20000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13016
	L1D_cache_core[12]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13019
	L1D_cache_core[13]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12667
	L1D_cache_core[14]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12953
	L1D_cache_core[15]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12967
	L1D_cache_core[16]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12810
	L1D_cache_core[17]: Access = 20128, Miss = 20128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13270
	L1D_cache_core[18]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12833
	L1D_cache_core[19]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13063
	L1D_cache_core[20]: Access = 20251, Miss = 20251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12854
	L1D_cache_core[21]: Access = 20420, Miss = 20420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12775
	L1D_cache_core[22]: Access = 19936, Miss = 19936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13338
	L1D_cache_core[23]: Access = 20000, Miss = 20000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12966
	L1D_cache_core[24]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12882
	L1D_cache_core[25]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12534
	L1D_cache_core[26]: Access = 20224, Miss = 20224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12858
	L1D_cache_core[27]: Access = 19904, Miss = 19904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12933
	L1D_cache_core[28]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12728
	L1D_cache_core[29]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13066
	L1D_total_cache_accesses = 605951
	L1D_total_cache_misses = 605951
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 386682
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 605950

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 386682
ctas_completed 18937, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2226, 2226, 2226, 2226, 2226, 2226, 2226, 2226, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 
gpgpu_n_tot_thrd_icount = 67867520
gpgpu_n_tot_w_icount = 2120860
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 605950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 4847574
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9695238
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:447626	W0_Idle:5082139	W0_Scoreboard:1419395	W1:33	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:5	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2120822
single_issue_nums: WS0:530241	WS1:530208	WS2:530208	WS3:530203	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24238000 {40:605950,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4847600 {8:605950,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 1475 
max_icnt2sh_latency = 140 
averagemflatency = 334 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 391 
avg_icnt2sh_latency = 7 
mrq_lat_table:8007 	64 	150 	341 	497 	2264 	19397 	19044 	38362 	35850 	2939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83866 	520591 	1495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	494482 	98823 	9962 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	343460 	119371 	64917 	44221 	29302 	4676 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17652     17658     15967     15971     16441     16445     16265     16269     16710     16703     16570     16575     17007     17015     16880     16890 
dram[1]:     17659     17674     15985     15979     16454     16455     16259     16263     16717     16720     16582     16592     17015     17018     16891     16894 
dram[2]:     17674     17677     15983     15984     16454     16455     16267     16275     16718     16715     16592     16593     17025     17027     16883     16892 
dram[3]:     17648     17650     15979     15967     16433     16437     16248     16253     16705     16713     16559     16563     17034     17025     16891     16889 
dram[4]:     17654     17654     15971     15975     16441     16445     16258     16247     16726     16719     16570     16574     17045     17038     16892     16902 
dram[5]:     17661     17656     15989     15983     16449     16458     16269     16271     16722     16709     16586     16590     17037     17041     16899     16904 
dram[6]:     17656     17658     15987     15988     16453     16457     16242     16267     16713     16726     16588     16588     17036     17050     16905     16906 
dram[7]:     17645     17640     15992     15996     16443     16435     16238     16244     16690     16700     16571     16563     17034     17023     16877     16883 
dram[8]:     17639     17658     15994     16004     16439     16447     16237     16243     16696     16707     16561     16574     17033     17017     16886     16889 
dram[9]:     17657     17664     15998     16002     16451     16458     16262     16268     16706     16711     16578     16590     17056     17058     16896     16902 
dram[10]:     17662     17663     16014     16015     16462     16457     16269     16268     16714     16710     16580     16584     17058     17060     16902     16903 
dram[11]:     17644     17650     15995     16000     16455     16461     16254     16260     16718     16729     16565     16561     17025     17029     16879     16883 
average row accesses per activate:
dram[0]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[2]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[5]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[6]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.809524 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[7]: 15.642858 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 15.642858 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 15.642858 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 15.642858 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[11]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
average row locality = 126915/7948 = 15.968168
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[1]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[2]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[3]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[4]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[5]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[6]:      2624      2624      2684      2684      2660      2656      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[7]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2628      2624      2624      2624      2624      2624 
dram[8]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2628      2624      2624      2624      2624      2624 
dram[9]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[10]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[11]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
total dram writes = 507652
bank skew: 2688/2624 = 1.02
chip skew: 42308/42300 = 1.00
average mf latency per bank:
dram[0]:        437       442       431       439       442       448       431       435       433       438       438       446       436       442       437       442
dram[1]:        437       441       434       441       445       450       432       439       436       442       437       442       439       444       438       443
dram[2]:        461       465       456       465       467       470       456       461       461       467       463       469       462       467       460       465
dram[3]:        366       373       364       369       373       382       361       368       364       370       367       373       366       371       364       369
dram[4]:        432       448       428       444       442       456       427       439       428       440       431       448       432       449       430       448
dram[5]:        445       449       437       446       450       458       436       445       439       447       442       448       441       446       444       451
dram[6]:        314       317       315       320       321       325       313       314       316       317       316       318       316       318       316       318
dram[7]:        312       311       315       311       320       317       309       307       311       309       311       309       308       306       310       308
dram[8]:        403       412       403       412       410       419       398       405       400       404       404       408       402       408       401       407
dram[9]:        426       430       423       433       431       440       419       425       422       429       425       434       425       431       425       431
dram[10]:        325       323       326       325       335       334       323       322       327       326       329       328       326       324       324       323
dram[11]:        396       403       400       401       408       414       391       398       393       402       397       408       395       403       393       401
maximum mf latency per bank:
dram[0]:        532       527       588       591       600       599       587       588       499       509       514       514       520       521       512       517
dram[1]:        501       509       594       602       604       607       596       599       483       483       517       521       523       507       505       493
dram[2]:        508       517       595       592       600       597       595       590       512       506       513       528       509       515       506       518
dram[3]:        414       420       595       595       603       602       596       588       460       472       468       472       401       417       429       425
dram[4]:        479       488       588       590       599       598       588       592       490       506       488       499       484       496       468       486
dram[5]:        472       477       591       596       603       601       595       595       491       481       494       486       479       478       474       480
dram[6]:        447       425       596       590       601       595       595       588       493       470       486       461       429       431       451       427
dram[7]:        419       444       595       596       603       602       596       588       441       464       449       451       431       443       403       428
dram[8]:        445       446       589       591       599       598       588       592       458       448       457       462       467       465       446       457
dram[9]:        463       474       592       597       603       601       595       595       473       479       463       471       477       477       478       479
dram[10]:        437       448       597       591       601       595       595       588       528       491       465       459       430       460       419       461
dram[11]:        440       441       593       589       599       598       593       587       460       484       471       482       443       445       443       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178692 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7612
n_activity=169387 dram_eff=0.999
bk0: 0a 118005i bk1: 0a 117457i bk2: 0a 102155i bk3: 0a 101328i bk4: 0a 119015i bk5: 0a 119328i bk6: 0a 106289i bk7: 0a 104547i bk8: 0a 125993i bk9: 0a 123600i bk10: 0a 104164i bk11: 0a 105016i bk12: 0a 117721i bk13: 0a 116849i bk14: 0a 100986i bk15: 0a 101329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.535520
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.610164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.761206 
total_CMD = 222300 
util_bw = 169216 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 52996 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222300 
n_nop = 178692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005884 
CoL_Bus_Util = 0.190301 
Either_Row_CoL_Bus_Util = 0.196167 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000092 
queue_avg = 47.774155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178696 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7612
n_activity=169362 dram_eff=0.9991
bk0: 0a 119070i bk1: 0a 119011i bk2: 0a 102296i bk3: 0a 102156i bk4: 0a 120360i bk5: 0a 119097i bk6: 0a 102696i bk7: 0a 104917i bk8: 0a 125718i bk9: 0a 123218i bk10: 0a 104225i bk11: 0a 102959i bk12: 0a 116980i bk13: 0a 116333i bk14: 0a 103815i bk15: 0a 104549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.514361
Bank_Level_Parallism_Col = 10.397628
Bank_Level_Parallism_Ready = 7.591892
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.979743 

BW Util details:
bwutil = 0.761206 
total_CMD = 222300 
util_bw = 169216 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 53011 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222300 
n_nop = 178696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005884 
CoL_Bus_Util = 0.190301 
Either_Row_CoL_Bus_Util = 0.196149 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.000183 
queue_avg = 47.753323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178694 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7612
n_activity=169337 dram_eff=0.9993
bk0: 0a 117677i bk1: 0a 117536i bk2: 0a 103088i bk3: 0a 103179i bk4: 0a 121767i bk5: 0a 121217i bk6: 0a 105971i bk7: 0a 104395i bk8: 0a 126902i bk9: 0a 126924i bk10: 0a 108736i bk11: 0a 106779i bk12: 0a 119359i bk13: 0a 116904i bk14: 0a 103722i bk15: 0a 104173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.391141
Bank_Level_Parallism_Col = 10.272348
Bank_Level_Parallism_Ready = 7.493996
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.980723 

BW Util details:
bwutil = 0.761206 
total_CMD = 222300 
util_bw = 169216 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 53014 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222300 
n_nop = 178694 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005884 
CoL_Bus_Util = 0.190301 
Either_Row_CoL_Bus_Util = 0.196158 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000138 
queue_avg = 47.752125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178699 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7612
n_activity=169371 dram_eff=0.9991
bk0: 0a 120213i bk1: 0a 118547i bk2: 0a 99738i bk3: 0a 99675i bk4: 0a 118156i bk5: 0a 116106i bk6: 0a 104042i bk7: 0a 104570i bk8: 0a 123666i bk9: 0a 122231i bk10: 0a 107749i bk11: 0a 108053i bk12: 0a 121861i bk13: 0a 120589i bk14: 0a 100187i bk15: 0a 99738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.527225
Bank_Level_Parallism_Col = 10.410775
Bank_Level_Parallism_Ready = 7.605451
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978759 

BW Util details:
bwutil = 0.761206 
total_CMD = 222300 
util_bw = 169216 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 52991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222300 
n_nop = 178699 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005884 
CoL_Bus_Util = 0.190301 
Either_Row_CoL_Bus_Util = 0.196136 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000252 
queue_avg = 47.735844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7358
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178698 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7612
n_activity=169396 dram_eff=0.9989
bk0: 0a 119913i bk1: 0a 120598i bk2: 0a 98789i bk3: 0a 100747i bk4: 0a 116164i bk5: 0a 117249i bk6: 0a 103833i bk7: 0a 103944i bk8: 0a 122714i bk9: 0a 124528i bk10: 0a 104459i bk11: 0a 105610i bk12: 0a 115743i bk13: 0a 116938i bk14: 0a 101389i bk15: 0a 102853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.581405
Bank_Level_Parallism_Col = 10.479023
Bank_Level_Parallism_Ready = 7.654335
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978010 

BW Util details:
bwutil = 0.761206 
total_CMD = 222300 
util_bw = 169216 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 52976 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222300 
n_nop = 178698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005884 
CoL_Bus_Util = 0.190301 
Either_Row_CoL_Bus_Util = 0.196140 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000229 
queue_avg = 47.748100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178694 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7612
n_activity=169320 dram_eff=0.9994
bk0: 0a 120375i bk1: 0a 118381i bk2: 0a 104392i bk3: 0a 102786i bk4: 0a 119473i bk5: 0a 118340i bk6: 0a 101607i bk7: 0a 102824i bk8: 0a 125788i bk9: 0a 123981i bk10: 0a 107026i bk11: 0a 105005i bk12: 0a 117874i bk13: 0a 117513i bk14: 0a 103267i bk15: 0a 102723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.492311
Bank_Level_Parallism_Col = 10.374140
Bank_Level_Parallism_Ready = 7.578051
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.981472 

BW Util details:
bwutil = 0.761206 
total_CMD = 222300 
util_bw = 169216 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 53034 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222300 
n_nop = 178694 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005884 
CoL_Bus_Util = 0.190301 
Either_Row_CoL_Bus_Util = 0.196158 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000138 
queue_avg = 47.777790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7778
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178702 n_act=662 n_pre=646 n_ref_event=0 n_req=10575 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42300 bw_util=0.7611
n_activity=169387 dram_eff=0.9989
bk0: 0a 120588i bk1: 0a 119706i bk2: 0a 102962i bk3: 0a 101266i bk4: 0a 120917i bk5: 0a 118432i bk6: 0a 102553i bk7: 0a 101399i bk8: 0a 125306i bk9: 0a 124206i bk10: 0a 104541i bk11: 0a 104149i bk12: 0a 118346i bk13: 0a 118644i bk14: 0a 104102i bk15: 0a 102926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937400
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937400
Bank_Level_Parallism = 10.499049
Bank_Level_Parallism_Col = 10.379887
Bank_Level_Parallism_Ready = 7.580118
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978089 

BW Util details:
bwutil = 0.761134 
total_CMD = 222300 
util_bw = 169200 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 53000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 66 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222300 
n_nop = 178702 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42300 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10575 
total_req = 42300 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42300 
Row_Bus_Util =  0.005884 
CoL_Bus_Util = 0.190283 
Either_Row_CoL_Bus_Util = 0.196122 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000229 
queue_avg = 47.754593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7546
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 86748 -   mf: uid=1793298, sid4294967295:w4294967295, part=7, addr=0xd7140300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (86652), 
Ready @ 86769 -   mf: uid=1793299, sid4294967295:w4294967295, part=7, addr=0xd714db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (86673), 
Ready @ 86780 -   mf: uid=1793300, sid4294967295:w4294967295, part=7, addr=0xd7122f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (86684), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178684 n_act=664 n_pre=648 n_ref_event=0 n_req=10578 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=42308 bw_util=0.7613
n_activity=169467 dram_eff=0.9986
bk0: 1a 116172i bk1: 0a 119483i bk2: 0a 101909i bk3: 0a 101617i bk4: 0a 114735i bk5: 0a 116784i bk6: 0a 102962i bk7: 0a 105283i bk8: 0a 122630i bk9: 0a 123264i bk10: 0a 104534i bk11: 0a 106605i bk12: 0a 117858i bk13: 0a 117263i bk14: 0a 99883i bk15: 0a 100419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937228
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937317
Bank_Level_Parallism = 10.606766
Bank_Level_Parallism_Col = 10.492143
Bank_Level_Parallism_Ready = 7.674537
write_to_read_ratio_blp_rw_average = 0.999894
GrpLevelPara = 3.979744 

BW Util details:
bwutil = 0.761296 
total_CMD = 222300 
util_bw = 169236 
Wasted_Col = 120 
Wasted_Row = 24 
Idle = 52920 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 61 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 222300 
n_nop = 178684 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 42308 
n_act = 664 
n_pre = 648 
n_ref = 0 
n_req = 10578 
total_req = 42309 

Dual Bus Interface Util: 
issued_total_row = 1312 
issued_total_col = 42309 
Row_Bus_Util =  0.005902 
CoL_Bus_Util = 0.190324 
Either_Row_CoL_Bus_Util = 0.196203 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000115 
queue_avg = 47.776203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7762
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178681 n_act=664 n_pre=648 n_ref_event=0 n_req=10578 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=42308 bw_util=0.7613
n_activity=169509 dram_eff=0.9984
bk0: 1a 118936i bk1: 0a 119163i bk2: 0a 102367i bk3: 0a 100249i bk4: 0a 119387i bk5: 0a 120092i bk6: 0a 102970i bk7: 0a 104234i bk8: 0a 124138i bk9: 0a 122715i bk10: 0a 104379i bk11: 0a 103687i bk12: 0a 119965i bk13: 0a 118989i bk14: 0a 103393i bk15: 0a 101731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937228
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937317
Bank_Level_Parallism = 10.512863
Bank_Level_Parallism_Col = 10.398529
Bank_Level_Parallism_Ready = 7.597235
write_to_read_ratio_blp_rw_average = 0.999894
GrpLevelPara = 3.980658 

BW Util details:
bwutil = 0.761296 
total_CMD = 222300 
util_bw = 169236 
Wasted_Col = 165 
Wasted_Row = 24 
Idle = 52875 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 61 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 222300 
n_nop = 178681 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 42308 
n_act = 664 
n_pre = 648 
n_ref = 0 
n_req = 10578 
total_req = 42309 

Dual Bus Interface Util: 
issued_total_row = 1312 
issued_total_col = 42309 
Row_Bus_Util =  0.005902 
CoL_Bus_Util = 0.190324 
Either_Row_CoL_Bus_Util = 0.196217 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.000046 
queue_avg = 47.761261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7613
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178698 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7612
n_activity=169338 dram_eff=0.9993
bk0: 0a 120389i bk1: 0a 118096i bk2: 0a 102767i bk3: 0a 101729i bk4: 0a 119406i bk5: 0a 119871i bk6: 0a 106864i bk7: 0a 107146i bk8: 0a 123719i bk9: 0a 123120i bk10: 0a 106870i bk11: 0a 105530i bk12: 0a 121306i bk13: 0a 121149i bk14: 0a 103135i bk15: 0a 101726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.423809
Bank_Level_Parallism_Col = 10.306985
Bank_Level_Parallism_Ready = 7.524702
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.977988 

BW Util details:
bwutil = 0.761206 
total_CMD = 222300 
util_bw = 169216 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 53013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222300 
n_nop = 178698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005884 
CoL_Bus_Util = 0.190301 
Either_Row_CoL_Bus_Util = 0.196140 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000229 
queue_avg = 47.773876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7739
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178692 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7612
n_activity=169334 dram_eff=0.9993
bk0: 0a 118468i bk1: 0a 119080i bk2: 0a 101718i bk3: 0a 101843i bk4: 0a 116412i bk5: 0a 115899i bk6: 0a 103455i bk7: 0a 105888i bk8: 0a 123387i bk9: 0a 122823i bk10: 0a 102186i bk11: 0a 104643i bk12: 0a 119612i bk13: 0a 119983i bk14: 0a 101554i bk15: 0a 103057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.561651
Bank_Level_Parallism_Col = 10.444687
Bank_Level_Parallism_Ready = 7.638577
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.979772 

BW Util details:
bwutil = 0.761206 
total_CMD = 222300 
util_bw = 169216 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 53012 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222300 
n_nop = 178692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005884 
CoL_Bus_Util = 0.190301 
Either_Row_CoL_Bus_Util = 0.196167 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000092 
queue_avg = 47.781395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7814
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=222300 n_nop=178698 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7612
n_activity=169327 dram_eff=0.9993
bk0: 0a 119416i bk1: 0a 118146i bk2: 0a 105071i bk3: 0a 104446i bk4: 0a 117706i bk5: 0a 116371i bk6: 0a 100802i bk7: 0a 104210i bk8: 0a 124211i bk9: 0a 122115i bk10: 0a 104563i bk11: 0a 103995i bk12: 0a 120865i bk13: 0a 120609i bk14: 0a 102614i bk15: 0a 101368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.520908
Bank_Level_Parallism_Col = 10.403936
Bank_Level_Parallism_Ready = 7.597154
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.977662 

BW Util details:
bwutil = 0.761206 
total_CMD = 222300 
util_bw = 169216 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 53027 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 222300 
n_nop = 178698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005884 
CoL_Bus_Util = 0.190301 
Either_Row_CoL_Bus_Util = 0.196140 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000229 
queue_avg = 47.763939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 25247, Miss = 25247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 25244, Miss = 25244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 25252, Miss = 25252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 25249, Miss = 25249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 605952
L2_total_cache_misses = 605952
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151490
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 605950
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.244
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=605952
icnt_total_pkts_simt_to_mem=605952
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 605952
Req_Network_cycles = 86686
Req_Network_injected_packets_per_cycle =       6.9902 
Req_Network_conflicts_per_cycle =       1.5220
Req_Network_conflicts_per_cycle_util =       1.7729
Req_Bank_Level_Parallism =       8.1422
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2280
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.8007

Reply_Network_injected_packets_num = 605952
Reply_Network_cycles = 86686
Reply_Network_injected_packets_per_cycle =        6.9902
Reply_Network_conflicts_per_cycle =        4.6605
Reply_Network_conflicts_per_cycle_util =       5.4108
Reply_Bank_Level_Parallism =       8.1156
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.6715
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2330
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 7 sec (907 sec)
gpgpu_simulation_rate = 69480 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 14368421x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding dominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: reconvergence points for _Z13push_frontier9Worklist2Pii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d8 (bc_linear_base.1.sm_75.ptx:150) @%p3 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (bc_linear_base.1.sm_75.ptx:159) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x208 (bc_linear_base.1.sm_75.ptx:159) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (bc_linear_base.1.sm_75.ptx:168) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z13push_frontier9Worklist2Pii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13push_frontier9Worklist2Pii'.
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5910
gpu_sim_insn = 3848
gpu_ipc =       0.6511
gpu_tot_sim_cycle = 92596
gpu_tot_sim_insn = 63022707
gpu_tot_ipc =     680.6202
gpu_tot_issued_cta = 18938
gpu_occupancy = 10.3180% 
gpu_tot_occupancy = 87.2894% 
max_total_param_size = 0
gpu_stall_dramfull = 55312
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       6.5441
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       8.1393
L2_BW  =       0.0222 GB/Sec
L2_BW_total  =     285.8451 GB/Sec
gpu_total_sim_rate=69028

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20448, Miss = 20448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12413
	L1D_cache_core[1]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12451
	L1D_cache_core[2]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13018
	L1D_cache_core[3]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12712
	L1D_cache_core[4]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13109
	L1D_cache_core[5]: Access = 20288, Miss = 20288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12976
	L1D_cache_core[7]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13020
	L1D_cache_core[8]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12897
	L1D_cache_core[9]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13034
	L1D_cache_core[10]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12610
	L1D_cache_core[11]: Access = 20000, Miss = 20000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13016
	L1D_cache_core[12]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13019
	L1D_cache_core[13]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12667
	L1D_cache_core[14]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12953
	L1D_cache_core[15]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12967
	L1D_cache_core[16]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12810
	L1D_cache_core[17]: Access = 20128, Miss = 20128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13270
	L1D_cache_core[18]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12833
	L1D_cache_core[19]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13063
	L1D_cache_core[20]: Access = 20251, Miss = 20251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12854
	L1D_cache_core[21]: Access = 20420, Miss = 20420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12775
	L1D_cache_core[22]: Access = 19946, Miss = 19939, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 13338
	L1D_cache_core[23]: Access = 20000, Miss = 20000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12966
	L1D_cache_core[24]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12882
	L1D_cache_core[25]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12534
	L1D_cache_core[26]: Access = 20224, Miss = 20224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12858
	L1D_cache_core[27]: Access = 19904, Miss = 19904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12933
	L1D_cache_core[28]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12728
	L1D_cache_core[29]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13066
	L1D_total_cache_accesses = 605961
	L1D_total_cache_misses = 605954
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 7
	L1D_total_cache_reservation_fails = 386682
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 605951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 386682
ctas_completed 18938, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2226, 2226, 2226, 2226, 2226, 2226, 2226, 2226, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 
gpgpu_n_tot_thrd_icount = 67871680
gpgpu_n_tot_w_icount = 2120990
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4
gpgpu_n_mem_write_global = 605951
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259
gpgpu_n_store_insn = 4847575
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9696262
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:447686	W0_Idle:5084228	W0_Scoreboard:1420752	W1:43	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:5	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2120942
single_issue_nums: WS0:530281	WS1:530238	WS2:530238	WS3:530233	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24238040 {40:605951,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120 {40:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4847608 {8:605951,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 1475 
max_icnt2sh_latency = 140 
averagemflatency = 334 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 391 
avg_icnt2sh_latency = 7 
mrq_lat_table:8011 	64 	150 	341 	497 	2264 	19397 	19044 	38362 	35850 	2939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83868 	520592 	1495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	494485 	98823 	9962 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	343463 	119371 	64917 	44221 	29302 	4676 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17652     17658     15967     15971     16441     16445     16265     16269     16710     16703     16570     16575     17007     17015     16880     16890 
dram[1]:     17659     17674     15985     15979     16454     16455     16259     16263     16717     16720     16582     16592     17015     17018     16891     16894 
dram[2]:     17674     17677     15983     15984     16454     16455     16267     16275     16718     16715     16592     16593     17025     17027     16883     16892 
dram[3]:     17648     17650     15979     15967     16433     16437     16248     16253     16705     16713     16559     16563     17034     17025     16891     16889 
dram[4]:     17654     17654     15971     15975     16441     16445     16258     16247     16726     16719     16570     16574     17045     17038     16892     16902 
dram[5]:     17661     17656     15989     15983     16449     16458     16269     16271     16722     16709     16586     16590     17037     17041     16899     16904 
dram[6]:     17656     17658     15987     15988     16453     16457     16242     16267     16713     16726     16588     16588     17036     17050     16905     16906 
dram[7]:     17645     17640     15992     15996     16443     16435     16238     16244     16690     16700     16571     16563     17034     17023     16877     16883 
dram[8]:     17639     17658     15994     16004     16439     16447     16237     16243     16696     16707     16561     16574     17033     17017     16886     16889 
dram[9]:     17657     17664     15998     16002     16451     16458     16262     16268     16706     16711     16578     16590     17056     17058     16896     16902 
dram[10]:     17662     17663     16014     16015     16462     16457     16269     16268     16714     16710     16580     16584     17058     17060     16902     16903 
dram[11]:     17644     17650     15995     16000     16455     16461     16254     16260     16718     16729     16565     16561     17025     17029     16879     16883 
average row accesses per activate:
dram[0]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[2]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[5]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[6]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.809524 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[7]: 15.642858 16.000000 16.000000 16.000000 15.833333 15.809524 16.000000 16.000000 16.000000 16.000000 15.666667 16.000000 15.302325 16.000000 16.000000 16.000000 
dram[8]: 15.642858 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 15.642858 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[11]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
average row locality = 126919/7950 = 15.964654
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[8]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[1]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[2]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[3]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[4]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[5]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[6]:      2624      2624      2684      2684      2660      2656      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[7]:      2624      2624      2688      2688      2660      2656      2688      2688      2624      2624      2632      2624      2628      2624      2624      2624 
dram[8]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2628      2624      2624      2624      2624      2624 
dram[9]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[10]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[11]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
total dram writes = 507664
bank skew: 2688/2624 = 1.02
chip skew: 42320/42300 = 1.00
average mf latency per bank:
dram[0]:        437       442       431       439       442       448       431       435       433       438       438       446       436       442       437       442
dram[1]:        437       441       434       441       445       450       432       439       436       442       437       442       439       444       438       443
dram[2]:        461       465       456       465       467       470       456       461       461       467       463       469       462       467       460       465
dram[3]:        366       373       364       369       373       382       361       368       364       370       367       373       366       371       364       369
dram[4]:        432       448       428       444       442       456       427       439       428       440       431       448       432       449       430       448
dram[5]:        445       449       437       446       450       458       436       445       439       447       442       448       441       446       444       451
dram[6]:        314       317       315       320       321       325       313       314       316       317       316       318       316       318       316       318
dram[7]:        312       311       315       311       319       317       309       307       311       309       311       309       307       306       310       308
dram[8]:        403       412       403       412       410       419       398       405       400       404       404       408       402       408       401       407
dram[9]:        426       430       423       433       431       440       419       425       422       429       425       434       425       431       425       431
dram[10]:        325       323       326       325       335       334       323       322       327       326       329       328       326       324       324       323
dram[11]:        396       403       400       401       408       414       391       398       393       402       397       408       395       403       393       401
maximum mf latency per bank:
dram[0]:        532       527       588       591       600       599       587       588       499       509       514       514       520       521       512       517
dram[1]:        501       509       594       602       604       607       596       599       483       483       517       521       523       507       505       493
dram[2]:        508       517       595       592       600       597       595       590       512       506       513       528       509       515       506       518
dram[3]:        414       420       595       595       603       602       596       588       460       472       468       472       401       417       429       425
dram[4]:        479       488       588       590       599       598       588       592       490       506       488       499       484       496       468       486
dram[5]:        472       477       591       596       603       601       595       595       491       481       494       486       479       478       474       480
dram[6]:        447       425       596       590       601       595       595       588       493       470       486       461       429       431       451       427
dram[7]:        419       444       595       596       603       602       596       588       441       464       449       451       431       443       403       428
dram[8]:        445       446       589       591       599       598       588       592       458       448       457       462       467       465       446       457
dram[9]:        463       474       592       597       603       601       595       595       473       479       463       471       477       477       478       479
dram[10]:        437       448       597       591       601       595       595       588       528       491       465       459       430       460       419       461
dram[11]:        440       441       593       589       599       598       593       587       460       484       471       482       443       445       443       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193846 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7126
n_activity=169387 dram_eff=0.999
bk0: 0a 133159i bk1: 0a 132611i bk2: 0a 117309i bk3: 0a 116482i bk4: 0a 134169i bk5: 0a 134482i bk6: 0a 121443i bk7: 0a 119701i bk8: 0a 141147i bk9: 0a 138754i bk10: 0a 119318i bk11: 0a 120170i bk12: 0a 132875i bk13: 0a 132003i bk14: 0a 116140i bk15: 0a 116483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.535520
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.610164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.712626 
total_CMD = 237454 
util_bw = 169216 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 68150 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237454 
n_nop = 193846 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005508 
CoL_Bus_Util = 0.178157 
Either_Row_CoL_Bus_Util = 0.183648 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000092 
queue_avg = 44.725273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.7253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193850 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7126
n_activity=169362 dram_eff=0.9991
bk0: 0a 134224i bk1: 0a 134165i bk2: 0a 117450i bk3: 0a 117310i bk4: 0a 135514i bk5: 0a 134251i bk6: 0a 117850i bk7: 0a 120071i bk8: 0a 140872i bk9: 0a 138372i bk10: 0a 119379i bk11: 0a 118113i bk12: 0a 132134i bk13: 0a 131487i bk14: 0a 118969i bk15: 0a 119703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.514361
Bank_Level_Parallism_Col = 10.397628
Bank_Level_Parallism_Ready = 7.591892
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.979743 

BW Util details:
bwutil = 0.712626 
total_CMD = 237454 
util_bw = 169216 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 68165 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237454 
n_nop = 193850 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005508 
CoL_Bus_Util = 0.178157 
Either_Row_CoL_Bus_Util = 0.183631 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.000183 
queue_avg = 44.705769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.7058
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193848 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7126
n_activity=169337 dram_eff=0.9993
bk0: 0a 132831i bk1: 0a 132690i bk2: 0a 118242i bk3: 0a 118333i bk4: 0a 136921i bk5: 0a 136371i bk6: 0a 121125i bk7: 0a 119549i bk8: 0a 142056i bk9: 0a 142078i bk10: 0a 123890i bk11: 0a 121933i bk12: 0a 134513i bk13: 0a 132058i bk14: 0a 118876i bk15: 0a 119327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.391141
Bank_Level_Parallism_Col = 10.272348
Bank_Level_Parallism_Ready = 7.493996
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.980723 

BW Util details:
bwutil = 0.712626 
total_CMD = 237454 
util_bw = 169216 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 68168 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237454 
n_nop = 193848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005508 
CoL_Bus_Util = 0.178157 
Either_Row_CoL_Bus_Util = 0.183640 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000138 
queue_avg = 44.704647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.7046
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193853 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7126
n_activity=169371 dram_eff=0.9991
bk0: 0a 135367i bk1: 0a 133701i bk2: 0a 114892i bk3: 0a 114829i bk4: 0a 133310i bk5: 0a 131260i bk6: 0a 119196i bk7: 0a 119724i bk8: 0a 138820i bk9: 0a 137385i bk10: 0a 122903i bk11: 0a 123207i bk12: 0a 137015i bk13: 0a 135743i bk14: 0a 115341i bk15: 0a 114892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.527225
Bank_Level_Parallism_Col = 10.410775
Bank_Level_Parallism_Ready = 7.605451
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978759 

BW Util details:
bwutil = 0.712626 
total_CMD = 237454 
util_bw = 169216 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 68145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237454 
n_nop = 193853 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005508 
CoL_Bus_Util = 0.178157 
Either_Row_CoL_Bus_Util = 0.183619 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.000252 
queue_avg = 44.689404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.6894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193852 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7126
n_activity=169396 dram_eff=0.9989
bk0: 0a 135067i bk1: 0a 135752i bk2: 0a 113943i bk3: 0a 115901i bk4: 0a 131318i bk5: 0a 132403i bk6: 0a 118987i bk7: 0a 119098i bk8: 0a 137868i bk9: 0a 139682i bk10: 0a 119613i bk11: 0a 120764i bk12: 0a 130897i bk13: 0a 132092i bk14: 0a 116543i bk15: 0a 118007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.581405
Bank_Level_Parallism_Col = 10.479023
Bank_Level_Parallism_Ready = 7.654335
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978010 

BW Util details:
bwutil = 0.712626 
total_CMD = 237454 
util_bw = 169216 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 68130 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237454 
n_nop = 193852 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005508 
CoL_Bus_Util = 0.178157 
Either_Row_CoL_Bus_Util = 0.183623 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000229 
queue_avg = 44.700882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.7009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193848 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7126
n_activity=169320 dram_eff=0.9994
bk0: 0a 135529i bk1: 0a 133535i bk2: 0a 119546i bk3: 0a 117940i bk4: 0a 134627i bk5: 0a 133494i bk6: 0a 116761i bk7: 0a 117978i bk8: 0a 140942i bk9: 0a 139135i bk10: 0a 122180i bk11: 0a 120159i bk12: 0a 133028i bk13: 0a 132667i bk14: 0a 118421i bk15: 0a 117877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.492311
Bank_Level_Parallism_Col = 10.374140
Bank_Level_Parallism_Ready = 7.578051
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.981472 

BW Util details:
bwutil = 0.712626 
total_CMD = 237454 
util_bw = 169216 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 68188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237454 
n_nop = 193848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005508 
CoL_Bus_Util = 0.178157 
Either_Row_CoL_Bus_Util = 0.183640 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.000138 
queue_avg = 44.728676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.7287
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193856 n_act=662 n_pre=646 n_ref_event=0 n_req=10575 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42300 bw_util=0.7126
n_activity=169387 dram_eff=0.9989
bk0: 0a 135742i bk1: 0a 134860i bk2: 0a 118116i bk3: 0a 116420i bk4: 0a 136071i bk5: 0a 133586i bk6: 0a 117707i bk7: 0a 116553i bk8: 0a 140460i bk9: 0a 139360i bk10: 0a 119695i bk11: 0a 119303i bk12: 0a 133500i bk13: 0a 133798i bk14: 0a 119256i bk15: 0a 118080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937400
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937400
Bank_Level_Parallism = 10.499049
Bank_Level_Parallism_Col = 10.379887
Bank_Level_Parallism_Ready = 7.580118
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978089 

BW Util details:
bwutil = 0.712559 
total_CMD = 237454 
util_bw = 169200 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 68154 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 66 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237454 
n_nop = 193856 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42300 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10575 
total_req = 42300 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42300 
Row_Bus_Util =  0.005508 
CoL_Bus_Util = 0.178140 
Either_Row_CoL_Bus_Util = 0.183606 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000229 
queue_avg = 44.706959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.707
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 92690 -   mf: uid=1793387, sid4294967295:w4294967295, part=7, addr=0xd7152300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (92594), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193821 n_act=666 n_pre=650 n_ref_event=0 n_req=10582 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=42320 bw_util=0.7129
n_activity=169711 dram_eff=0.9975
bk0: 1a 131326i bk1: 0a 134637i bk2: 0a 117063i bk3: 0a 116771i bk4: 0a 129871i bk5: 0a 131938i bk6: 0a 118116i bk7: 0a 120437i bk8: 0a 137784i bk9: 0a 138418i bk10: 0a 119670i bk11: 0a 121760i bk12: 1a 132894i bk13: 0a 132416i bk14: 0a 115036i bk15: 0a 115573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937063
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937240
Bank_Level_Parallism = 10.598999
Bank_Level_Parallism_Col = 10.487268
Bank_Level_Parallism_Ready = 7.672534
write_to_read_ratio_blp_rw_average = 0.999752
GrpLevelPara = 3.978179 

BW Util details:
bwutil = 0.712930 
total_CMD = 237454 
util_bw = 169288 
Wasted_Col = 168 
Wasted_Row = 72 
Idle = 67926 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 68 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 237454 
n_nop = 193821 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 42320 
n_act = 666 
n_pre = 650 
n_ref = 0 
n_req = 10582 
total_req = 42322 

Dual Bus Interface Util: 
issued_total_row = 1316 
issued_total_col = 42322 
Row_Bus_Util =  0.005542 
CoL_Bus_Util = 0.178232 
Either_Row_CoL_Bus_Util = 0.183753 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000115 
queue_avg = 44.727188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.7272
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193835 n_act=664 n_pre=648 n_ref_event=0 n_req=10578 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=42308 bw_util=0.7127
n_activity=169509 dram_eff=0.9984
bk0: 1a 134090i bk1: 0a 134317i bk2: 0a 117521i bk3: 0a 115403i bk4: 0a 134541i bk5: 0a 135246i bk6: 0a 118124i bk7: 0a 119388i bk8: 0a 139292i bk9: 0a 137869i bk10: 0a 119533i bk11: 0a 118841i bk12: 0a 135119i bk13: 0a 134143i bk14: 0a 118547i bk15: 0a 116885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937228
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937317
Bank_Level_Parallism = 10.512863
Bank_Level_Parallism_Col = 10.398529
Bank_Level_Parallism_Ready = 7.597235
write_to_read_ratio_blp_rw_average = 0.999894
GrpLevelPara = 3.980658 

BW Util details:
bwutil = 0.712711 
total_CMD = 237454 
util_bw = 169236 
Wasted_Col = 165 
Wasted_Row = 24 
Idle = 68029 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 61 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 237454 
n_nop = 193835 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 42308 
n_act = 664 
n_pre = 648 
n_ref = 0 
n_req = 10578 
total_req = 42309 

Dual Bus Interface Util: 
issued_total_row = 1312 
issued_total_col = 42309 
Row_Bus_Util =  0.005525 
CoL_Bus_Util = 0.178178 
Either_Row_CoL_Bus_Util = 0.183695 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000046 
queue_avg = 44.713200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.7132
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193852 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7126
n_activity=169338 dram_eff=0.9993
bk0: 0a 135543i bk1: 0a 133250i bk2: 0a 117921i bk3: 0a 116883i bk4: 0a 134560i bk5: 0a 135025i bk6: 0a 122018i bk7: 0a 122300i bk8: 0a 138873i bk9: 0a 138274i bk10: 0a 122024i bk11: 0a 120684i bk12: 0a 136460i bk13: 0a 136303i bk14: 0a 118289i bk15: 0a 116880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.423809
Bank_Level_Parallism_Col = 10.306985
Bank_Level_Parallism_Ready = 7.524702
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.977988 

BW Util details:
bwutil = 0.712626 
total_CMD = 237454 
util_bw = 169216 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 68167 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237454 
n_nop = 193852 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005508 
CoL_Bus_Util = 0.178157 
Either_Row_CoL_Bus_Util = 0.183623 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000229 
queue_avg = 44.725014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.725
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193846 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7126
n_activity=169334 dram_eff=0.9993
bk0: 0a 133622i bk1: 0a 134234i bk2: 0a 116872i bk3: 0a 116997i bk4: 0a 131566i bk5: 0a 131053i bk6: 0a 118609i bk7: 0a 121042i bk8: 0a 138541i bk9: 0a 137977i bk10: 0a 117340i bk11: 0a 119797i bk12: 0a 134766i bk13: 0a 135137i bk14: 0a 116708i bk15: 0a 118211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.561651
Bank_Level_Parallism_Col = 10.444687
Bank_Level_Parallism_Ready = 7.638577
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.979772 

BW Util details:
bwutil = 0.712626 
total_CMD = 237454 
util_bw = 169216 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 68166 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237454 
n_nop = 193846 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005508 
CoL_Bus_Util = 0.178157 
Either_Row_CoL_Bus_Util = 0.183648 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000092 
queue_avg = 44.732048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.732
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237454 n_nop=193852 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.7126
n_activity=169327 dram_eff=0.9993
bk0: 0a 134570i bk1: 0a 133300i bk2: 0a 120225i bk3: 0a 119600i bk4: 0a 132860i bk5: 0a 131525i bk6: 0a 115956i bk7: 0a 119364i bk8: 0a 139365i bk9: 0a 137269i bk10: 0a 119717i bk11: 0a 119149i bk12: 0a 136019i bk13: 0a 135763i bk14: 0a 117768i bk15: 0a 116522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.520908
Bank_Level_Parallism_Col = 10.403936
Bank_Level_Parallism_Ready = 7.597154
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.977662 

BW Util details:
bwutil = 0.712626 
total_CMD = 237454 
util_bw = 169216 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 68181 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237454 
n_nop = 193852 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.005508 
CoL_Bus_Util = 0.178157 
Either_Row_CoL_Bus_Util = 0.183623 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000229 
queue_avg = 44.715710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.7157

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 25247, Miss = 25247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 25244, Miss = 25244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 25254, Miss = 25254, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 25250, Miss = 25249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 605955
L2_total_cache_misses = 605954
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 605951
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.228
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=605955
icnt_total_pkts_simt_to_mem=605955
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 605955
Req_Network_cycles = 92596
Req_Network_injected_packets_per_cycle =       6.5441 
Req_Network_conflicts_per_cycle =       1.4249
Req_Network_conflicts_per_cycle_util =       1.7728
Req_Bank_Level_Parallism =       8.1419
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.1496
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7496

Reply_Network_injected_packets_num = 605955
Reply_Network_cycles = 92596
Reply_Network_injected_packets_per_cycle =        6.5441
Reply_Network_conflicts_per_cycle =        4.3630
Reply_Network_conflicts_per_cycle_util =       5.4106
Reply_Bank_Level_Parallism =       8.1153
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.5648
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2181
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 13 sec (913 sec)
gpgpu_simulation_rate = 69028 (inst/sec)
gpgpu_simulation_rate = 101 (cycle/sec)
gpgpu_silicon_slowdown = 13514851x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (bc_linear_base.1.sm_75.ptx:245) @%p3 bra $L__BB4_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (bc_linear_base.1.sm_75.ptx:254) @%p35 bra $L__BB4_50;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3b0 (bc_linear_base.1.sm_75.ptx:254) @%p35 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e8 (bc_linear_base.1.sm_75.ptx:262) @%p5 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x420 (bc_linear_base.1.sm_75.ptx:270) @%p6 bra $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (bc_linear_base.1.sm_75.ptx:351) not.b32 %r43, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x468 (bc_linear_base.1.sm_75.ptx:283) @%p7 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (bc_linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x488 (bc_linear_base.1.sm_75.ptx:288) @%p8 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (bc_linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (bc_linear_base.1.sm_75.ptx:293) @%p9 bra $L__BB4_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (bc_linear_base.1.sm_75.ptx:300) setp.lt.s32 %p10, %r10, %r11;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d0 (bc_linear_base.1.sm_75.ptx:301) @%p10 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (bc_linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x558 (bc_linear_base.1.sm_75.ptx:337) @%p11 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (bc_linear_base.1.sm_75.ptx:344) add.s32 %r76, %r76, 1;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x598 (bc_linear_base.1.sm_75.ptx:348) @%p12 bra $L__BB4_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (bc_linear_base.1.sm_75.ptx:351) not.b32 %r43, %r4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5b8 (bc_linear_base.1.sm_75.ptx:354) @%p13 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5f8 (bc_linear_base.1.sm_75.ptx:365) @%p14 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (bc_linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x618 (bc_linear_base.1.sm_75.ptx:370) @%p15 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (bc_linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x638 (bc_linear_base.1.sm_75.ptx:375) @%p16 bra $L__BB4_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (bc_linear_base.1.sm_75.ptx:382) setp.lt.s32 %p17, %r17, %r18;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x660 (bc_linear_base.1.sm_75.ptx:383) @%p17 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (bc_linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6e8 (bc_linear_base.1.sm_75.ptx:419) @%p18 bra $L__BB4_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x708 (bc_linear_base.1.sm_75.ptx:426) ld.global.u32 %r19, [%rd101+4];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x730 (bc_linear_base.1.sm_75.ptx:431) @%p19 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (bc_linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x750 (bc_linear_base.1.sm_75.ptx:436) @%p20 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (bc_linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x770 (bc_linear_base.1.sm_75.ptx:441) @%p21 bra $L__BB4_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x790 (bc_linear_base.1.sm_75.ptx:448) setp.lt.s32 %p22, %r20, %r21;

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x798 (bc_linear_base.1.sm_75.ptx:449) @%p22 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (bc_linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x820 (bc_linear_base.1.sm_75.ptx:485) @%p23 bra $L__BB4_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x840 (bc_linear_base.1.sm_75.ptx:492) ld.global.u32 %r22, [%rd101+8];

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x868 (bc_linear_base.1.sm_75.ptx:497) @%p24 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (bc_linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x888 (bc_linear_base.1.sm_75.ptx:502) @%p25 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (bc_linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x8a8 (bc_linear_base.1.sm_75.ptx:507) @%p26 bra $L__BB4_37;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (bc_linear_base.1.sm_75.ptx:514) setp.lt.s32 %p27, %r23, %r24;

GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8d0 (bc_linear_base.1.sm_75.ptx:515) @%p27 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (bc_linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x958 (bc_linear_base.1.sm_75.ptx:551) @%p28 bra $L__BB4_41;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (bc_linear_base.1.sm_75.ptx:558) ld.global.u32 %r25, [%rd101+12];

GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x9a0 (bc_linear_base.1.sm_75.ptx:563) @%p29 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x9c0 (bc_linear_base.1.sm_75.ptx:568) @%p30 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x9e0 (bc_linear_base.1.sm_75.ptx:573) @%p31 bra $L__BB4_45;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (bc_linear_base.1.sm_75.ptx:580) setp.lt.s32 %p32, %r26, %r27;

GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xa08 (bc_linear_base.1.sm_75.ptx:581) @%p32 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (bc_linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xa90 (bc_linear_base.1.sm_75.ptx:617) @%p33 bra $L__BB4_49;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab0 (bc_linear_base.1.sm_75.ptx:624) add.s32 %r76, %r76, 4;

GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xac8 (bc_linear_base.1.sm_75.ptx:627) @%p34 bra $L__BB4_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (bc_linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 4: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 51729
gpu_sim_insn = 7953
gpu_ipc =       0.1537
gpu_tot_sim_cycle = 144325
gpu_tot_sim_insn = 63030660
gpu_tot_ipc =     436.7272
gpu_tot_issued_cta = 18939
gpu_occupancy = 3.2857% 
gpu_tot_occupancy = 85.5939% 
max_total_param_size = 0
gpu_stall_dramfull = 55312
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0039
partiton_level_parallism_total  =       4.1999
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       8.1201
L2_BW  =       0.1697 GB/Sec
L2_BW_total  =     183.4533 GB/Sec
gpu_total_sim_rate=65656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20448, Miss = 20448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12413
	L1D_cache_core[1]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12451
	L1D_cache_core[2]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13018
	L1D_cache_core[3]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12712
	L1D_cache_core[4]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13109
	L1D_cache_core[5]: Access = 20288, Miss = 20288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12976
	L1D_cache_core[7]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13020
	L1D_cache_core[8]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12897
	L1D_cache_core[9]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13034
	L1D_cache_core[10]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12610
	L1D_cache_core[11]: Access = 20000, Miss = 20000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13016
	L1D_cache_core[12]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13019
	L1D_cache_core[13]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12667
	L1D_cache_core[14]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12953
	L1D_cache_core[15]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12967
	L1D_cache_core[16]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12810
	L1D_cache_core[17]: Access = 20128, Miss = 20128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13270
	L1D_cache_core[18]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12833
	L1D_cache_core[19]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13063
	L1D_cache_core[20]: Access = 20251, Miss = 20251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12854
	L1D_cache_core[21]: Access = 20420, Miss = 20420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12775
	L1D_cache_core[22]: Access = 19946, Miss = 19939, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 13338
	L1D_cache_core[23]: Access = 20287, Miss = 20023, Miss_rate = 0.987, Pending_hits = 8, Reservation_fails = 12966
	L1D_cache_core[24]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12882
	L1D_cache_core[25]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12534
	L1D_cache_core[26]: Access = 20224, Miss = 20224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12858
	L1D_cache_core[27]: Access = 19904, Miss = 19904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12933
	L1D_cache_core[28]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12728
	L1D_cache_core[29]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13066
	L1D_total_cache_accesses = 606248
	L1D_total_cache_misses = 605977
	L1D_total_cache_miss_rate = 0.9996
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 386682
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 605997

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 386682
ctas_completed 18939, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2226, 2226, 2226, 2226, 2226, 2226, 2226, 2226, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 
gpgpu_n_tot_thrd_icount = 67918016
gpgpu_n_tot_w_icount = 2122438
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 159
gpgpu_n_mem_write_global = 605997
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 886
gpgpu_n_store_insn = 4847621
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9698822
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:447852	W0_Idle:5252278	W0_Scoreboard:1438000	W1:1275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:5	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2121158
single_issue_nums: WS0:531567	WS1:530292	WS2:530292	WS3:530287	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24239880 {40:605997,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5560 {40:139,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 800 {40:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4847976 {8:605997,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5560 {40:139,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 1475 
max_icnt2sh_latency = 140 
averagemflatency = 334 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 391 
avg_icnt2sh_latency = 7 
mrq_lat_table:8041 	64 	150 	341 	498 	2264 	19397 	19044 	38362 	35850 	2939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	84048 	520613 	1495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	139 	0 	0 	0 	494548 	98823 	9962 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	343664 	119371 	64917 	44221 	29302 	4676 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17652     17658     15967     15971     16441     16445     16265     16269     16710     16703     16570     16575     17007     17015     16880     16890 
dram[1]:     17659     17674     15985     15979     16454     16455     16259     16263     16717     16720     16582     16592     17015     17018     16891     16894 
dram[2]:     17674     17677     15983     15984     16454     16455     16267     16275     16718     16715     16592     16593     17025     17027     16883     16892 
dram[3]:     17648     17650     15979     15967     16433     16437     16248     16253     16705     16713     16559     16563     17034     17025     16891     16889 
dram[4]:     17654     17654     15971     15975     16441     16445     16258     16247     16726     16719     16570     16574     17045     17038     16892     16902 
dram[5]:     17661     17656     15989     15983     16449     16458     16269     16271     16722     16709     16586     16590     17037     17041     16899     16904 
dram[6]:     17656     17658     15987     15988     16453     16457     16242     16267     16713     16726     16588     16588     17036     17050     16905     16906 
dram[7]:     17645     17640     15992     37034     16443     16435     16238     16244     16690     16700     16571     16563     17034     17023     16877     16883 
dram[8]:     17639     17658     15994     16004     16439     16447     16237     16243     16696     16707     16561     16574     17033     17017     16886     16889 
dram[9]:     17657     17664     15998     16002     16451     16458     16262     16268     16706     16711     16578     16590     17056     17058     16896     16902 
dram[10]:     17662     17663     16014     16015     16462     16457     16269     16268     16714     16710     16580     16584     17058     17060     16902     16903 
dram[11]:     17644     17650     15995     16000     16455     16461     16254     16260     16718     38586     16565     16561     17025     17029     16879     16883 
average row accesses per activate:
dram[0]: 15.642858 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.642858 16.000000 
dram[1]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[2]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[5]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[6]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.809524 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[7]: 15.642858 16.000000 15.720930 15.674418 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 15.666667 16.000000 14.733334 14.977273 16.000000 16.000000 
dram[8]: 15.642858 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 15.642858 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 15.651163 16.000000 16.000000 16.000000 15.666667 15.642858 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 15.651163 16.000000 16.000000 16.000000 15.642858 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[11]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 15.714286 15.666667 16.000000 16.000000 16.000000 16.000000 15.642858 15.642858 
average row locality = 126950/7968 = 15.932480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         4         2         0         0         0         0         0         0         0         0         5         2         0         0 
dram[8]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         2         0         0         0         0         0         0 
total dram reads = 24
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2628      2624 
dram[1]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[2]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[3]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[4]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[5]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[6]:      2624      2624      2684      2684      2660      2656      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[7]:      2624      2624      2688      2688      2660      2660      2688      2688      2624      2624      2632      2624      2632      2628      2624      2624 
dram[8]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2628      2624      2624      2624      2624      2624 
dram[9]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2632      2628      2624      2624      2624      2624 
dram[10]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2628      2624      2624      2624      2624      2624 
dram[11]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2624      2624      2624      2624      2628      2628 
total dram writes = 507704
bank skew: 2688/2624 = 1.02
chip skew: 42332/42300 = 1.00
average mf latency per bank:
dram[0]:        437       442       431       439       442       448       431       435       433       438       438       446       436       442       436       442
dram[1]:        437       441       434       441       445       450       432       439       436       442       437       442       439       444       438       443
dram[2]:        461       465       456       465       467       470       456       461       461       467       463       469       462       467       460       465
dram[3]:        366       373       364       369       373       382       361       368       364       370       367       373       366       371       364       369
dram[4]:        432       448       428       444       442       456       427       439       428       440       431       448       432       449       430       448
dram[5]:        445       449       437       446       450       458       436       445       439       447       442       448       441       446       444       451
dram[6]:        314       317       315       320       321       325       313       314       316       317       316       318       316       318       316       318
dram[7]:        312       311       317       312       319       317       309       307       311       309       311       309       309       307       310       308
dram[8]:        403       412       403       412       410       419       398       405       400       404       404       408       402       408       401       407
dram[9]:        428       432       423       433       431       440       419       425       422       429       424       433       425       431       425       431
dram[10]:        325       323       326       325       335       334       327       322       327       326       328       328       326       324       324       323
dram[11]:        396       403       400       401       408       414       391       398       393       402       397       408       395       403       392       400
maximum mf latency per bank:
dram[0]:        532       527       588       591       600       599       587       588       499       509       514       514       520       521       512       517
dram[1]:        501       509       594       602       604       607       596       599       483       483       517       521       523       507       505       493
dram[2]:        508       517       595       592       600       597       595       590       512       506       513       528       509       515       506       518
dram[3]:        414       420       595       595       603       602       596       588       460       472       468       472       401       417       429       425
dram[4]:        479       488       588       590       599       598       588       592       490       506       488       499       484       496       468       486
dram[5]:        472       477       591       596       603       601       595       595       491       481       494       486       479       478       474       480
dram[6]:        447       425       596       590       601       595       595       588       493       470       486       461       429       431       451       427
dram[7]:        419       444       595       596       603       602       596       588       441       464       449       451       431       443       403       428
dram[8]:        445       446       589       591       599       598       588       592       458       448       457       462       467       465       446       457
dram[9]:        463       474       592       597       603       601       595       595       473       479       463       471       477       477       478       479
dram[10]:        437       448       597       591       601       595       595       588       528       491       465       459       430       460       419       461
dram[11]:        440       441       593       589       599       598       593       587       460       484       471       482       443       445       443       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326492 n_act=664 n_pre=648 n_ref_event=0 n_req=10578 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=42308 bw_util=0.4573
n_activity=169501 dram_eff=0.9984
bk0: 1a 265766i bk1: 0a 265263i bk2: 0a 249962i bk3: 0a 249136i bk4: 0a 266824i bk5: 0a 267137i bk6: 0a 254098i bk7: 0a 252356i bk8: 0a 273802i bk9: 0a 271409i bk10: 0a 251973i bk11: 0a 252825i bk12: 0a 265531i bk13: 0a 264660i bk14: 0a 248711i bk15: 0a 249138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937228
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937317
Bank_Level_Parallism = 10.530781
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.609383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.457260 
total_CMD = 370109 
util_bw = 169236 
Wasted_Col = 136 
Wasted_Row = 24 
Idle = 200713 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 59 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 370109 
n_nop = 326492 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 42308 
n_act = 664 
n_pre = 648 
n_ref = 0 
n_req = 10578 
total_req = 42309 

Dual Bus Interface Util: 
issued_total_row = 1312 
issued_total_col = 42309 
Row_Bus_Util =  0.003545 
CoL_Bus_Util = 0.114315 
Either_Row_CoL_Bus_Util = 0.117849 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000092 
queue_avg = 28.694777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326505 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.4572
n_activity=169362 dram_eff=0.9991
bk0: 0a 266879i bk1: 0a 266820i bk2: 0a 250105i bk3: 0a 249965i bk4: 0a 268169i bk5: 0a 266906i bk6: 0a 250505i bk7: 0a 252726i bk8: 0a 273527i bk9: 0a 271027i bk10: 0a 252034i bk11: 0a 250768i bk12: 0a 264789i bk13: 0a 264142i bk14: 0a 251624i bk15: 0a 252358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.514361
Bank_Level_Parallism_Col = 10.397628
Bank_Level_Parallism_Ready = 7.591892
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.979743 

BW Util details:
bwutil = 0.457206 
total_CMD = 370109 
util_bw = 169216 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 200820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370109 
n_nop = 326505 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.003534 
CoL_Bus_Util = 0.114301 
Either_Row_CoL_Bus_Util = 0.117814 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000183 
queue_avg = 28.682264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326503 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.4572
n_activity=169337 dram_eff=0.9993
bk0: 0a 265486i bk1: 0a 265345i bk2: 0a 250897i bk3: 0a 250988i bk4: 0a 269576i bk5: 0a 269026i bk6: 0a 253780i bk7: 0a 252204i bk8: 0a 274711i bk9: 0a 274733i bk10: 0a 256545i bk11: 0a 254588i bk12: 0a 267168i bk13: 0a 264713i bk14: 0a 251531i bk15: 0a 251982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.391141
Bank_Level_Parallism_Col = 10.272348
Bank_Level_Parallism_Ready = 7.493996
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.980723 

BW Util details:
bwutil = 0.457206 
total_CMD = 370109 
util_bw = 169216 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 200823 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370109 
n_nop = 326503 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.003534 
CoL_Bus_Util = 0.114301 
Either_Row_CoL_Bus_Util = 0.117819 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000138 
queue_avg = 28.681543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6815
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326508 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.4572
n_activity=169371 dram_eff=0.9991
bk0: 0a 268022i bk1: 0a 266356i bk2: 0a 247547i bk3: 0a 247484i bk4: 0a 265965i bk5: 0a 263915i bk6: 0a 251851i bk7: 0a 252379i bk8: 0a 271475i bk9: 0a 270040i bk10: 0a 255558i bk11: 0a 255862i bk12: 0a 269670i bk13: 0a 268398i bk14: 0a 247996i bk15: 0a 247547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.527225
Bank_Level_Parallism_Col = 10.410775
Bank_Level_Parallism_Ready = 7.605451
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978759 

BW Util details:
bwutil = 0.457206 
total_CMD = 370109 
util_bw = 169216 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 200800 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370109 
n_nop = 326508 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.003534 
CoL_Bus_Util = 0.114301 
Either_Row_CoL_Bus_Util = 0.117806 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000252 
queue_avg = 28.671764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6718
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326507 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.4572
n_activity=169396 dram_eff=0.9989
bk0: 0a 267722i bk1: 0a 268407i bk2: 0a 246598i bk3: 0a 248556i bk4: 0a 263973i bk5: 0a 265058i bk6: 0a 251642i bk7: 0a 251753i bk8: 0a 270523i bk9: 0a 272337i bk10: 0a 252268i bk11: 0a 253419i bk12: 0a 263552i bk13: 0a 264747i bk14: 0a 249198i bk15: 0a 250662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.581405
Bank_Level_Parallism_Col = 10.479023
Bank_Level_Parallism_Ready = 7.654335
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978010 

BW Util details:
bwutil = 0.457206 
total_CMD = 370109 
util_bw = 169216 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 200785 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370109 
n_nop = 326507 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.003534 
CoL_Bus_Util = 0.114301 
Either_Row_CoL_Bus_Util = 0.117809 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000229 
queue_avg = 28.679127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326503 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.4572
n_activity=169320 dram_eff=0.9994
bk0: 0a 268184i bk1: 0a 266190i bk2: 0a 252201i bk3: 0a 250595i bk4: 0a 267282i bk5: 0a 266149i bk6: 0a 249416i bk7: 0a 250633i bk8: 0a 273597i bk9: 0a 271790i bk10: 0a 254835i bk11: 0a 252814i bk12: 0a 265683i bk13: 0a 265322i bk14: 0a 251076i bk15: 0a 250532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.492311
Bank_Level_Parallism_Col = 10.374140
Bank_Level_Parallism_Ready = 7.578051
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.981472 

BW Util details:
bwutil = 0.457206 
total_CMD = 370109 
util_bw = 169216 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 200843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370109 
n_nop = 326503 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.003534 
CoL_Bus_Util = 0.114301 
Either_Row_CoL_Bus_Util = 0.117819 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000138 
queue_avg = 28.696960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.697
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326511 n_act=662 n_pre=646 n_ref_event=0 n_req=10575 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42300 bw_util=0.4572
n_activity=169387 dram_eff=0.9989
bk0: 0a 268397i bk1: 0a 267515i bk2: 0a 250771i bk3: 0a 249075i bk4: 0a 268726i bk5: 0a 266241i bk6: 0a 250362i bk7: 0a 249208i bk8: 0a 273115i bk9: 0a 272015i bk10: 0a 252350i bk11: 0a 251958i bk12: 0a 266155i bk13: 0a 266453i bk14: 0a 251911i bk15: 0a 250735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937400
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937400
Bank_Level_Parallism = 10.499049
Bank_Level_Parallism_Col = 10.379887
Bank_Level_Parallism_Ready = 7.580118
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978089 

BW Util details:
bwutil = 0.457163 
total_CMD = 370109 
util_bw = 169200 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 200809 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 66 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370109 
n_nop = 326511 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42300 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10575 
total_req = 42300 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42300 
Row_Bus_Util =  0.003534 
CoL_Bus_Util = 0.114291 
Either_Row_CoL_Bus_Util = 0.117798 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000229 
queue_avg = 28.683025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.683
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326438 n_act=673 n_pre=657 n_ref_event=0 n_req=10597 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=42332 bw_util=0.4577
n_activity=170556 dram_eff=0.9931
bk0: 1a 263980i bk1: 0a 267291i bk2: 4a 249668i bk3: 2a 249375i bk4: 0a 262523i bk5: 0a 264574i bk6: 0a 250771i bk7: 0a 253093i bk8: 0a 270441i bk9: 0a 271075i bk10: 0a 252327i bk11: 0a 254417i bk12: 5a 265446i bk13: 2a 264886i bk14: 0a 247688i bk15: 0a 248226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936491
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.937069
Bank_Level_Parallism = 10.576625
Bank_Level_Parallism_Col = 10.475412
Bank_Level_Parallism_Ready = 7.668753
write_to_read_ratio_blp_rw_average = 0.999004
GrpLevelPara = 3.974457 

BW Util details:
bwutil = 0.457660 
total_CMD = 370109 
util_bw = 169384 
Wasted_Col = 336 
Wasted_Row = 245 
Idle = 200144 

BW Util Bottlenecks: 
RCDc_limit = 168 
RCDWRc_limit = 98 
WTRc_limit = 18 
RTWc_limit = 18 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 18 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 370109 
n_nop = 326438 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 42332 
n_act = 673 
n_pre = 657 
n_ref = 0 
n_req = 10597 
total_req = 42346 

Dual Bus Interface Util: 
issued_total_row = 1330 
issued_total_col = 42346 
Row_Bus_Util =  0.003594 
CoL_Bus_Util = 0.114415 
Either_Row_CoL_Bus_Util = 0.117995 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000114 
queue_avg = 28.696131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6961
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326490 n_act=664 n_pre=648 n_ref_event=0 n_req=10578 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=42308 bw_util=0.4573
n_activity=169509 dram_eff=0.9984
bk0: 1a 266745i bk1: 0a 266972i bk2: 0a 250176i bk3: 0a 248058i bk4: 0a 267196i bk5: 0a 267901i bk6: 0a 250779i bk7: 0a 252043i bk8: 0a 271947i bk9: 0a 270524i bk10: 0a 252188i bk11: 0a 251496i bk12: 0a 267774i bk13: 0a 266798i bk14: 0a 251202i bk15: 0a 249540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937228
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937317
Bank_Level_Parallism = 10.512863
Bank_Level_Parallism_Col = 10.398529
Bank_Level_Parallism_Ready = 7.597235
write_to_read_ratio_blp_rw_average = 0.999894
GrpLevelPara = 3.980658 

BW Util details:
bwutil = 0.457260 
total_CMD = 370109 
util_bw = 169236 
Wasted_Col = 165 
Wasted_Row = 24 
Idle = 200684 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 61 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 370109 
n_nop = 326490 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 42308 
n_act = 664 
n_pre = 648 
n_ref = 0 
n_req = 10578 
total_req = 42309 

Dual Bus Interface Util: 
issued_total_row = 1312 
issued_total_col = 42309 
Row_Bus_Util =  0.003545 
CoL_Bus_Util = 0.114315 
Either_Row_CoL_Bus_Util = 0.117854 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000046 
queue_avg = 28.687031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.687
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326488 n_act=665 n_pre=649 n_ref_event=0 n_req=10580 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=42316 bw_util=0.4573
n_activity=169594 dram_eff=0.9981
bk0: 0a 268198i bk1: 0a 265905i bk2: 0a 250577i bk3: 0a 249540i bk4: 0a 267217i bk5: 0a 267682i bk6: 1a 254625i bk7: 0a 254954i bk8: 0a 271528i bk9: 0a 270929i bk10: 0a 254574i bk11: 0a 253279i bk12: 0a 269112i bk13: 0a 268956i bk14: 0a 250943i bk15: 0a 249535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937146
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937234
Bank_Level_Parallism = 10.414854
Bank_Level_Parallism_Col = 10.300682
Bank_Level_Parallism_Ready = 7.522698
write_to_read_ratio_blp_rw_average = 0.999894
GrpLevelPara = 3.975948 

BW Util details:
bwutil = 0.457346 
total_CMD = 370109 
util_bw = 169268 
Wasted_Col = 146 
Wasted_Row = 48 
Idle = 200647 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 78 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 370109 
n_nop = 326488 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 42316 
n_act = 665 
n_pre = 649 
n_ref = 0 
n_req = 10580 
total_req = 42317 

Dual Bus Interface Util: 
issued_total_row = 1314 
issued_total_col = 42317 
Row_Bus_Util =  0.003550 
CoL_Bus_Util = 0.114337 
Either_Row_CoL_Bus_Util = 0.117860 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000229 
queue_avg = 28.694609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6946
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326492 n_act=664 n_pre=648 n_ref_event=0 n_req=10578 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=42308 bw_util=0.4573
n_activity=169448 dram_eff=0.9987
bk0: 0a 266277i bk1: 0a 266890i bk2: 0a 249528i bk3: 0a 249654i bk4: 0a 264223i bk5: 0a 263710i bk6: 1a 251216i bk7: 0a 253696i bk8: 0a 271196i bk9: 0a 270632i bk10: 0a 249909i bk11: 0a 252449i bk12: 0a 267418i bk13: 0a 267790i bk14: 0a 249362i bk15: 0a 250866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937228
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937317
Bank_Level_Parallism = 10.556898
Bank_Level_Parallism_Col = 10.441189
Bank_Level_Parallism_Ready = 7.637793
write_to_read_ratio_blp_rw_average = 0.999894
GrpLevelPara = 3.978646 

BW Util details:
bwutil = 0.457260 
total_CMD = 370109 
util_bw = 169236 
Wasted_Col = 120 
Wasted_Row = 24 
Idle = 200729 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 62 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 370109 
n_nop = 326492 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 42308 
n_act = 664 
n_pre = 648 
n_ref = 0 
n_req = 10578 
total_req = 42309 

Dual Bus Interface Util: 
issued_total_row = 1312 
issued_total_col = 42309 
Row_Bus_Util =  0.003545 
CoL_Bus_Util = 0.114315 
Either_Row_CoL_Bus_Util = 0.117849 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000092 
queue_avg = 28.699123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6991
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=370109 n_nop=326485 n_act=666 n_pre=650 n_ref_event=0 n_req=10584 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=42312 bw_util=0.4574
n_activity=169643 dram_eff=0.9978
bk0: 0a 267220i bk1: 0a 265951i bk2: 0a 252877i bk3: 0a 252254i bk4: 0a 265516i bk5: 0a 264183i bk6: 0a 248615i bk7: 0a 252023i bk8: 4a 271974i bk9: 2a 269875i bk10: 0a 252371i bk11: 0a 251804i bk12: 0a 268674i bk13: 0a 268418i bk14: 0a 250337i bk15: 0a 249087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937075
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.937228
Bank_Level_Parallism = 10.511230
Bank_Level_Parallism_Col = 10.396749
Bank_Level_Parallism_Ready = 7.594971
write_to_read_ratio_blp_rw_average = 0.999764
GrpLevelPara = 3.975483 

BW Util details:
bwutil = 0.457357 
total_CMD = 370109 
util_bw = 169272 
Wasted_Col = 153 
Wasted_Row = 48 
Idle = 200636 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 65 
WTRc_limit = 0 
RTWc_limit = 36 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 370109 
n_nop = 326485 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 42312 
n_act = 666 
n_pre = 650 
n_ref = 0 
n_req = 10584 
total_req = 42318 

Dual Bus Interface Util: 
issued_total_row = 1316 
issued_total_col = 42318 
Row_Bus_Util =  0.003556 
CoL_Bus_Util = 0.114339 
Either_Row_CoL_Bus_Util = 0.117868 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000229 
queue_avg = 28.688641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25249, Miss = 25249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 25247, Miss = 25247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 25244, Miss = 25244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 25322, Miss = 25262, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25280, Miss = 25252, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 25251, Miss = 25249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 25281, Miss = 25253, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25262, Miss = 25250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25294, Miss = 25249, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 25252, Miss = 25252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 25250, Miss = 25250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 606156
L2_total_cache_misses = 605981
L2_total_cache_miss_rate = 0.9997
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 605997
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.147
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=606156
icnt_total_pkts_simt_to_mem=606156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 606156
Req_Network_cycles = 144325
Req_Network_injected_packets_per_cycle =       4.1999 
Req_Network_conflicts_per_cycle =       0.9142
Req_Network_conflicts_per_cycle_util =       1.7680
Req_Bank_Level_Parallism =       8.1227
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7376
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4810

Reply_Network_injected_packets_num = 606156
Reply_Network_cycles = 144325
Reply_Network_injected_packets_per_cycle =        4.1999
Reply_Network_conflicts_per_cycle =        2.7992
Reply_Network_conflicts_per_cycle_util =       5.3961
Reply_Bank_Level_Parallism =       8.0962
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0039
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1400
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 0 sec (960 sec)
gpgpu_simulation_rate = 65656 (inst/sec)
gpgpu_simulation_rate = 150 (cycle/sec)
gpgpu_silicon_slowdown = 9100000x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 5: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5920
gpu_sim_insn = 4208
gpu_ipc =       0.7108
gpu_tot_sim_cycle = 150245
gpu_tot_sim_insn = 63034868
gpu_tot_ipc =     419.5472
gpu_tot_issued_cta = 18940
gpu_occupancy = 11.9894% 
gpu_tot_occupancy = 85.5648% 
max_total_param_size = 0
gpu_stall_dramfull = 55312
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0024
partiton_level_parallism_total  =       4.0345
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       8.1187
L2_BW  =       0.1033 GB/Sec
L2_BW_total  =     176.2289 GB/Sec
gpu_total_sim_rate=65253

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20448, Miss = 20448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12413
	L1D_cache_core[1]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12451
	L1D_cache_core[2]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13018
	L1D_cache_core[3]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12712
	L1D_cache_core[4]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13109
	L1D_cache_core[5]: Access = 20288, Miss = 20288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12976
	L1D_cache_core[7]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13020
	L1D_cache_core[8]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12897
	L1D_cache_core[9]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13034
	L1D_cache_core[10]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12610
	L1D_cache_core[11]: Access = 20000, Miss = 20000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13016
	L1D_cache_core[12]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13019
	L1D_cache_core[13]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12667
	L1D_cache_core[14]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12953
	L1D_cache_core[15]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12967
	L1D_cache_core[16]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12810
	L1D_cache_core[17]: Access = 20128, Miss = 20128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13270
	L1D_cache_core[18]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12833
	L1D_cache_core[19]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13063
	L1D_cache_core[20]: Access = 20251, Miss = 20251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12854
	L1D_cache_core[21]: Access = 20420, Miss = 20420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12775
	L1D_cache_core[22]: Access = 19946, Miss = 19939, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 13338
	L1D_cache_core[23]: Access = 20287, Miss = 20023, Miss_rate = 0.987, Pending_hits = 8, Reservation_fails = 12966
	L1D_cache_core[24]: Access = 20117, Miss = 20109, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 12882
	L1D_cache_core[25]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12534
	L1D_cache_core[26]: Access = 20224, Miss = 20224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12858
	L1D_cache_core[27]: Access = 19904, Miss = 19904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12933
	L1D_cache_core[28]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12728
	L1D_cache_core[29]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13066
	L1D_total_cache_accesses = 606269
	L1D_total_cache_misses = 605990
	L1D_total_cache_miss_rate = 0.9995
	L1D_total_cache_pending_hits = 22
	L1D_total_cache_reservation_fails = 386682
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 606004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 386682
ctas_completed 18940, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2226, 2226, 2226, 2226, 2226, 2226, 2226, 2226, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 
gpgpu_n_tot_thrd_icount = 67922496
gpgpu_n_tot_w_icount = 2122578
gpgpu_n_stall_shd_mem = 1
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 166
gpgpu_n_mem_write_global = 606004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1188
gpgpu_n_store_insn = 4847667
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9699846
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:447928	W0_Idle:5254126	W0_Scoreboard:1439612	W1:1275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:10	W15:0	W16:0	W17:0	W18:0	W19:5	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2121288
single_issue_nums: WS0:531607	WS1:530332	WS2:530322	WS3:530317	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 216 {8:27,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24240160 {40:606004,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5560 {40:139,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1080 {40:27,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4848032 {8:606004,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5560 {40:139,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 1475 
max_icnt2sh_latency = 140 
averagemflatency = 334 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 391 
avg_icnt2sh_latency = 7 
mrq_lat_table:8043 	64 	150 	341 	498 	2264 	19397 	19044 	38362 	35850 	2939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	84061 	520614 	1495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	139 	0 	0 	0 	494562 	98823 	9962 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	343678 	119371 	64917 	44221 	29302 	4676 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     17652     17658     15967     15971     16441     16445     16265     16269     16710     16703     16570     16575     17007     17015     16880     16890 
dram[1]:     17659     17674     15985     15979     16454     16455     16259     16263     16717     16720     16582     16592     17015     17018     16891     16894 
dram[2]:     17674     17677     15983     15984     16454     16455     16267     16275     16718     16715     16592     16593     17025     17027     16883     16892 
dram[3]:     17648     17650     15979     15967     16433     16437     16248     16253     16705     16713     16559     16563     17034     17025     16891     16889 
dram[4]:     17654     17654     15971     15975     16441     16445     16258     16247     16726     16719     16570     16574     17045     17038     16892     16902 
dram[5]:     17661     17656     15989     15983     16449     16458     16269     16271     16722     16709     16586     16590     17037     17041     16899     16904 
dram[6]:     17656     17658     15987     15988     16453     16457     16242     16267     16713     16726     16588     16588     17036     17050     16905     16906 
dram[7]:     17645     17640     15992     37034     16443     16435     16238     16244     16690     16700     16571     16563     17034     17023     16877     16883 
dram[8]:     17639     17658     15994     16004     16439     16447     16237     16243     16696     16707     16561     16574     17033     17017     16886     16889 
dram[9]:     17657     17664     15998     16002     16451     16458     16262     16268     16706     16711     16578     16590     17056     17058     16896     16902 
dram[10]:     17662     17663     16014     16015     16462     16457     16269     16268     16714     16710     16580     16584     17058     17060     16902     16903 
dram[11]:     17644     17650     15995     16000     16455     16461     16254     16260     16718     38586     16565     16561     17025     17029     16879     16883 
average row accesses per activate:
dram[0]: 15.642858 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 15.642858 16.000000 
dram[1]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[2]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[5]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[6]: 16.000000 16.000000 15.976191 15.976191 15.833333 15.809524 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[7]: 15.642858 16.000000 15.720930 15.674418 15.833333 15.833333 16.000000 16.000000 16.000000 16.000000 15.666667 16.000000 14.733334 14.666667 16.000000 16.000000 
dram[8]: 15.642858 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 16.000000 16.000000 15.642858 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 15.642858 16.000000 16.000000 15.809524 15.809524 15.651163 16.000000 16.000000 16.000000 15.666667 15.642858 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 15.651163 16.000000 16.000000 16.000000 15.642858 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[11]: 16.000000 16.000000 16.000000 16.000000 15.809524 15.809524 16.000000 16.000000 15.714286 15.666667 16.000000 16.000000 16.000000 16.000000 15.642858 15.642858 
average row locality = 126952/7970 = 15.928733
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         4         2         0         0         0         0         0         0         0         0         5         2         0         0 
dram[8]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         1         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         4         2         0         0         0         0         0         0 
total dram reads = 25
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2628      2624 
dram[1]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[2]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[3]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[4]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[5]:      2624      2624      2684      2684      2660      2660      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[6]:      2624      2624      2684      2684      2660      2656      2688      2688      2624      2624      2624      2624      2624      2624      2624      2624 
dram[7]:      2624      2624      2688      2688      2660      2660      2688      2688      2624      2624      2632      2624      2632      2632      2624      2624 
dram[8]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2628      2624      2624      2624      2624      2624 
dram[9]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2632      2628      2624      2624      2624      2624 
dram[10]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2628      2624      2624      2624      2624      2624 
dram[11]:      2624      2624      2688      2688      2656      2656      2688      2688      2624      2624      2624      2624      2624      2624      2628      2628 
total dram writes = 507708
bank skew: 2688/2624 = 1.02
chip skew: 42336/42300 = 1.00
average mf latency per bank:
dram[0]:        437       442       431       439       442       448       431       435       433       438       438       446       436       442       436       442
dram[1]:        437       441       434       441       445       450       432       439       436       442       437       442       439       444       438       443
dram[2]:        461       465       456       465       467       470       456       461       461       467       463       469       462       467       460       465
dram[3]:        366       373       364       369       373       382       361       368       364       370       367       373       366       371       364       369
dram[4]:        432       448       428       444       442       456       427       439       428       440       431       448       432       449       430       448
dram[5]:        445       449       437       446       450       458       436       445       439       447       442       448       441       446       444       451
dram[6]:        314       317       315       320       321       325       313       314       316       317       316       318       316       318       316       318
dram[7]:        312       311       317       312       319       317       309       307       311       309       311       309       309       306       310       308
dram[8]:        403       412       403       412       410       419       398       405       400       404       404       408       402       408       401       407
dram[9]:        429       432       423       433       431       440       419       425       422       429       424       433       425       431       425       431
dram[10]:        325       323       326       325       335       334       327       322       327       326       328       328       326       324       324       323
dram[11]:        396       403       400       401       408       414       391       398       393       402       397       408       395       403       392       400
maximum mf latency per bank:
dram[0]:        532       527       588       591       600       599       587       588       499       509       514       514       520       521       512       517
dram[1]:        501       509       594       602       604       607       596       599       483       483       517       521       523       507       505       493
dram[2]:        508       517       595       592       600       597       595       590       512       506       513       528       509       515       506       518
dram[3]:        414       420       595       595       603       602       596       588       460       472       468       472       401       417       429       425
dram[4]:        479       488       588       590       599       598       588       592       490       506       488       499       484       496       468       486
dram[5]:        472       477       591       596       603       601       595       595       491       481       494       486       479       478       474       480
dram[6]:        447       425       596       590       601       595       595       588       493       470       486       461       429       431       451       427
dram[7]:        419       444       595       596       603       602       596       588       441       464       449       451       431       443       403       428
dram[8]:        445       446       589       591       599       598       588       592       458       448       457       462       467       465       446       457
dram[9]:        463       474       592       597       603       601       595       595       473       479       463       471       477       477       478       479
dram[10]:        437       448       597       591       601       595       595       588       528       491       465       459       430       460       419       461
dram[11]:        440       441       593       589       599       598       593       587       460       484       471       482       443       445       443       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341672 n_act=664 n_pre=648 n_ref_event=0 n_req=10578 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=42308 bw_util=0.4392
n_activity=169501 dram_eff=0.9984
bk0: 1a 280946i bk1: 0a 280443i bk2: 0a 265142i bk3: 0a 264316i bk4: 0a 282004i bk5: 0a 282317i bk6: 0a 269278i bk7: 0a 267536i bk8: 0a 288982i bk9: 0a 286589i bk10: 0a 267153i bk11: 0a 268005i bk12: 0a 280711i bk13: 0a 279840i bk14: 0a 263891i bk15: 0a 264318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937228
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937317
Bank_Level_Parallism = 10.530781
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.609383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.439244 
total_CMD = 385289 
util_bw = 169236 
Wasted_Col = 136 
Wasted_Row = 24 
Idle = 215893 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 59 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 385289 
n_nop = 341672 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 42308 
n_act = 664 
n_pre = 648 
n_ref = 0 
n_req = 10578 
total_req = 42309 

Dual Bus Interface Util: 
issued_total_row = 1312 
issued_total_col = 42309 
Row_Bus_Util =  0.003405 
CoL_Bus_Util = 0.109811 
Either_Row_CoL_Bus_Util = 0.113206 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000092 
queue_avg = 27.564232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5642
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341685 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.4392
n_activity=169362 dram_eff=0.9991
bk0: 0a 282059i bk1: 0a 282000i bk2: 0a 265285i bk3: 0a 265145i bk4: 0a 283349i bk5: 0a 282086i bk6: 0a 265685i bk7: 0a 267906i bk8: 0a 288707i bk9: 0a 286207i bk10: 0a 267214i bk11: 0a 265948i bk12: 0a 279969i bk13: 0a 279322i bk14: 0a 266804i bk15: 0a 267538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.514361
Bank_Level_Parallism_Col = 10.397628
Bank_Level_Parallism_Ready = 7.591892
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.979743 

BW Util details:
bwutil = 0.439192 
total_CMD = 385289 
util_bw = 169216 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 216000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385289 
n_nop = 341685 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.003395 
CoL_Bus_Util = 0.109798 
Either_Row_CoL_Bus_Util = 0.113172 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000183 
queue_avg = 27.552212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341683 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.4392
n_activity=169337 dram_eff=0.9993
bk0: 0a 280666i bk1: 0a 280525i bk2: 0a 266077i bk3: 0a 266168i bk4: 0a 284756i bk5: 0a 284206i bk6: 0a 268960i bk7: 0a 267384i bk8: 0a 289891i bk9: 0a 289913i bk10: 0a 271725i bk11: 0a 269768i bk12: 0a 282348i bk13: 0a 279893i bk14: 0a 266711i bk15: 0a 267162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.391141
Bank_Level_Parallism_Col = 10.272348
Bank_Level_Parallism_Ready = 7.493996
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.980723 

BW Util details:
bwutil = 0.439192 
total_CMD = 385289 
util_bw = 169216 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 216003 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385289 
n_nop = 341683 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.003395 
CoL_Bus_Util = 0.109798 
Either_Row_CoL_Bus_Util = 0.113177 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000138 
queue_avg = 27.551519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341688 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.4392
n_activity=169371 dram_eff=0.9991
bk0: 0a 283202i bk1: 0a 281536i bk2: 0a 262727i bk3: 0a 262664i bk4: 0a 281145i bk5: 0a 279095i bk6: 0a 267031i bk7: 0a 267559i bk8: 0a 286655i bk9: 0a 285220i bk10: 0a 270738i bk11: 0a 271042i bk12: 0a 284850i bk13: 0a 283578i bk14: 0a 263176i bk15: 0a 262727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.527225
Bank_Level_Parallism_Col = 10.410775
Bank_Level_Parallism_Ready = 7.605451
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978759 

BW Util details:
bwutil = 0.439192 
total_CMD = 385289 
util_bw = 169216 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 215980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385289 
n_nop = 341688 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.003395 
CoL_Bus_Util = 0.109798 
Either_Row_CoL_Bus_Util = 0.113164 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000252 
queue_avg = 27.542126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341687 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.4392
n_activity=169396 dram_eff=0.9989
bk0: 0a 282902i bk1: 0a 283587i bk2: 0a 261778i bk3: 0a 263736i bk4: 0a 279153i bk5: 0a 280238i bk6: 0a 266822i bk7: 0a 266933i bk8: 0a 285703i bk9: 0a 287517i bk10: 0a 267448i bk11: 0a 268599i bk12: 0a 278732i bk13: 0a 279927i bk14: 0a 264378i bk15: 0a 265842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.581405
Bank_Level_Parallism_Col = 10.479023
Bank_Level_Parallism_Ready = 7.654335
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978010 

BW Util details:
bwutil = 0.439192 
total_CMD = 385289 
util_bw = 169216 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 215965 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385289 
n_nop = 341687 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.003395 
CoL_Bus_Util = 0.109798 
Either_Row_CoL_Bus_Util = 0.113167 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000229 
queue_avg = 27.549198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5492
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341683 n_act=662 n_pre=646 n_ref_event=0 n_req=10576 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42304 bw_util=0.4392
n_activity=169320 dram_eff=0.9994
bk0: 0a 283364i bk1: 0a 281370i bk2: 0a 267381i bk3: 0a 265775i bk4: 0a 282462i bk5: 0a 281329i bk6: 0a 264596i bk7: 0a 265813i bk8: 0a 288777i bk9: 0a 286970i bk10: 0a 270015i bk11: 0a 267994i bk12: 0a 280863i bk13: 0a 280502i bk14: 0a 266256i bk15: 0a 265712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937405
Bank_Level_Parallism = 10.492311
Bank_Level_Parallism_Col = 10.374140
Bank_Level_Parallism_Ready = 7.578051
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.981472 

BW Util details:
bwutil = 0.439192 
total_CMD = 385289 
util_bw = 169216 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 216023 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385289 
n_nop = 341683 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42304 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10576 
total_req = 42304 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42304 
Row_Bus_Util =  0.003395 
CoL_Bus_Util = 0.109798 
Either_Row_CoL_Bus_Util = 0.113177 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000138 
queue_avg = 27.566328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5663
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341691 n_act=662 n_pre=646 n_ref_event=0 n_req=10575 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=42300 bw_util=0.4392
n_activity=169387 dram_eff=0.9989
bk0: 0a 283577i bk1: 0a 282695i bk2: 0a 265951i bk3: 0a 264255i bk4: 0a 283906i bk5: 0a 281421i bk6: 0a 265542i bk7: 0a 264388i bk8: 0a 288295i bk9: 0a 287195i bk10: 0a 267530i bk11: 0a 267138i bk12: 0a 281335i bk13: 0a 281633i bk14: 0a 267091i bk15: 0a 265915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937400
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.937400
Bank_Level_Parallism = 10.499049
Bank_Level_Parallism_Col = 10.379887
Bank_Level_Parallism_Ready = 7.580118
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.978089 

BW Util details:
bwutil = 0.439151 
total_CMD = 385289 
util_bw = 169200 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 215989 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 66 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385289 
n_nop = 341691 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 42300 
n_act = 662 
n_pre = 646 
n_ref = 0 
n_req = 10575 
total_req = 42300 

Dual Bus Interface Util: 
issued_total_row = 1308 
issued_total_col = 42300 
Row_Bus_Util =  0.003395 
CoL_Bus_Util = 0.109788 
Either_Row_CoL_Bus_Util = 0.113157 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000229 
queue_avg = 27.552944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5529
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341612 n_act=674 n_pre=658 n_ref_event=0 n_req=10598 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=42336 bw_util=0.4397
n_activity=170650 dram_eff=0.9927
bk0: 1a 279160i bk1: 0a 282471i bk2: 4a 264848i bk3: 2a 264555i bk4: 0a 277703i bk5: 0a 279754i bk6: 0a 265951i bk7: 0a 268273i bk8: 0a 285621i bk9: 0a 286255i bk10: 0a 267507i bk11: 0a 269597i bk12: 5a 280626i bk13: 2a 280009i bk14: 0a 262867i bk15: 0a 263406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936403
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.936980
Bank_Level_Parallism = 10.573357
Bank_Level_Parallism_Col = 10.473569
Bank_Level_Parallism_Ready = 7.668123
write_to_read_ratio_blp_rw_average = 0.999004
GrpLevelPara = 3.973879 

BW Util details:
bwutil = 0.439670 
total_CMD = 385289 
util_bw = 169400 
Wasted_Col = 357 
Wasted_Row = 269 
Idle = 215263 

BW Util Bottlenecks: 
RCDc_limit = 168 
RCDWRc_limit = 113 
WTRc_limit = 18 
RTWc_limit = 18 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 18 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 385289 
n_nop = 341612 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 42336 
n_act = 674 
n_pre = 658 
n_ref = 0 
n_req = 10598 
total_req = 42350 

Dual Bus Interface Util: 
issued_total_row = 1332 
issued_total_col = 42350 
Row_Bus_Util =  0.003457 
CoL_Bus_Util = 0.109917 
Either_Row_CoL_Bus_Util = 0.113362 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000114 
queue_avg = 27.565531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5655
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341670 n_act=664 n_pre=648 n_ref_event=0 n_req=10578 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=42308 bw_util=0.4392
n_activity=169509 dram_eff=0.9984
bk0: 1a 281925i bk1: 0a 282152i bk2: 0a 265356i bk3: 0a 263238i bk4: 0a 282376i bk5: 0a 283081i bk6: 0a 265959i bk7: 0a 267223i bk8: 0a 287127i bk9: 0a 285704i bk10: 0a 267368i bk11: 0a 266676i bk12: 0a 282954i bk13: 0a 281978i bk14: 0a 266382i bk15: 0a 264720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937228
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937317
Bank_Level_Parallism = 10.512863
Bank_Level_Parallism_Col = 10.398529
Bank_Level_Parallism_Ready = 7.597235
write_to_read_ratio_blp_rw_average = 0.999894
GrpLevelPara = 3.980658 

BW Util details:
bwutil = 0.439244 
total_CMD = 385289 
util_bw = 169236 
Wasted_Col = 165 
Wasted_Row = 24 
Idle = 215864 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 61 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 385289 
n_nop = 341670 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 42308 
n_act = 664 
n_pre = 648 
n_ref = 0 
n_req = 10578 
total_req = 42309 

Dual Bus Interface Util: 
issued_total_row = 1312 
issued_total_col = 42309 
Row_Bus_Util =  0.003405 
CoL_Bus_Util = 0.109811 
Either_Row_CoL_Bus_Util = 0.113211 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000046 
queue_avg = 27.556789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5568
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341665 n_act=666 n_pre=650 n_ref_event=0 n_req=10581 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=42316 bw_util=0.4393
n_activity=169696 dram_eff=0.9975
bk0: 0a 283379i bk1: 1a 281037i bk2: 0a 265756i bk3: 0a 264719i bk4: 0a 282396i bk5: 0a 282861i bk6: 1a 269804i bk7: 0a 270134i bk8: 0a 286708i bk9: 0a 286109i bk10: 0a 269754i bk11: 0a 268459i bk12: 0a 284292i bk13: 0a 284137i bk14: 0a 266124i bk15: 0a 264716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937057
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937234
Bank_Level_Parallism = 10.412132
Bank_Level_Parallism_Col = 10.299364
Bank_Level_Parallism_Ready = 7.522543
write_to_read_ratio_blp_rw_average = 0.999752
GrpLevelPara = 3.975527 

BW Util details:
bwutil = 0.439338 
total_CMD = 385289 
util_bw = 169272 
Wasted_Col = 170 
Wasted_Row = 72 
Idle = 215775 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 78 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 385289 
n_nop = 341665 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 42316 
n_act = 666 
n_pre = 650 
n_ref = 0 
n_req = 10581 
total_req = 42318 

Dual Bus Interface Util: 
issued_total_row = 1316 
issued_total_col = 42318 
Row_Bus_Util =  0.003416 
CoL_Bus_Util = 0.109834 
Either_Row_CoL_Bus_Util = 0.113224 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000229 
queue_avg = 27.564070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5641
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341672 n_act=664 n_pre=648 n_ref_event=0 n_req=10578 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=42308 bw_util=0.4392
n_activity=169448 dram_eff=0.9987
bk0: 0a 281457i bk1: 0a 282070i bk2: 0a 264708i bk3: 0a 264834i bk4: 0a 279403i bk5: 0a 278890i bk6: 1a 266396i bk7: 0a 268876i bk8: 0a 286376i bk9: 0a 285812i bk10: 0a 265089i bk11: 0a 267629i bk12: 0a 282598i bk13: 0a 282970i bk14: 0a 264542i bk15: 0a 266046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937228
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.937317
Bank_Level_Parallism = 10.556898
Bank_Level_Parallism_Col = 10.441189
Bank_Level_Parallism_Ready = 7.637793
write_to_read_ratio_blp_rw_average = 0.999894
GrpLevelPara = 3.978646 

BW Util details:
bwutil = 0.439244 
total_CMD = 385289 
util_bw = 169236 
Wasted_Col = 120 
Wasted_Row = 24 
Idle = 215909 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 62 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 385289 
n_nop = 341672 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 42308 
n_act = 664 
n_pre = 648 
n_ref = 0 
n_req = 10578 
total_req = 42309 

Dual Bus Interface Util: 
issued_total_row = 1312 
issued_total_col = 42309 
Row_Bus_Util =  0.003405 
CoL_Bus_Util = 0.109811 
Either_Row_CoL_Bus_Util = 0.113206 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000092 
queue_avg = 27.568407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5684
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=385289 n_nop=341665 n_act=666 n_pre=650 n_ref_event=0 n_req=10584 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=42312 bw_util=0.4393
n_activity=169643 dram_eff=0.9978
bk0: 0a 282400i bk1: 0a 281131i bk2: 0a 268057i bk3: 0a 267434i bk4: 0a 280696i bk5: 0a 279363i bk6: 0a 263795i bk7: 0a 267203i bk8: 4a 287154i bk9: 2a 285055i bk10: 0a 267551i bk11: 0a 266984i bk12: 0a 283854i bk13: 0a 283598i bk14: 0a 265517i bk15: 0a 264267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937075
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.937228
Bank_Level_Parallism = 10.511230
Bank_Level_Parallism_Col = 10.396749
Bank_Level_Parallism_Ready = 7.594971
write_to_read_ratio_blp_rw_average = 0.999764
GrpLevelPara = 3.975483 

BW Util details:
bwutil = 0.439338 
total_CMD = 385289 
util_bw = 169272 
Wasted_Col = 153 
Wasted_Row = 48 
Idle = 215816 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 65 
WTRc_limit = 0 
RTWc_limit = 36 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 385289 
n_nop = 341665 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 42312 
n_act = 666 
n_pre = 650 
n_ref = 0 
n_req = 10584 
total_req = 42318 

Dual Bus Interface Util: 
issued_total_row = 1316 
issued_total_col = 42318 
Row_Bus_Util =  0.003416 
CoL_Bus_Util = 0.109834 
Either_Row_CoL_Bus_Util = 0.113224 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000229 
queue_avg = 27.558336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5583

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25249, Miss = 25249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 25247, Miss = 25247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 25244, Miss = 25244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 25326, Miss = 25265, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25283, Miss = 25254, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 25251, Miss = 25249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 25285, Miss = 25253, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25264, Miss = 25251, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25295, Miss = 25249, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 25248, Miss = 25248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 25252, Miss = 25252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 25250, Miss = 25250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 606170
L2_total_cache_misses = 605987
L2_total_cache_miss_rate = 0.9997
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454468
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 606004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.141
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=606170
icnt_total_pkts_simt_to_mem=606170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 606170
Req_Network_cycles = 150245
Req_Network_injected_packets_per_cycle =       4.0345 
Req_Network_conflicts_per_cycle =       0.8782
Req_Network_conflicts_per_cycle_util =       1.7677
Req_Bank_Level_Parallism =       8.1214
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7085
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4620

Reply_Network_injected_packets_num = 606170
Reply_Network_cycles = 150245
Reply_Network_injected_packets_per_cycle =        4.0345
Reply_Network_conflicts_per_cycle =        2.6889
Reply_Network_conflicts_per_cycle_util =       5.3951
Reply_Bank_Level_Parallism =       8.0949
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9644
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1345
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 6 sec (966 sec)
gpgpu_simulation_rate = 65253 (inst/sec)
gpgpu_simulation_rate = 155 (cycle/sec)
gpgpu_silicon_slowdown = 8806451x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 6: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 309220
gpu_sim_insn = 60149
gpu_ipc =       0.1945
gpu_tot_sim_cycle = 459465
gpu_tot_sim_insn = 63095017
gpu_tot_ipc =     137.3228
gpu_tot_issued_cta = 18941
gpu_occupancy = 4.3373% 
gpu_tot_occupancy = 76.1340% 
max_total_param_size = 0
gpu_stall_dramfull = 55312
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0309
partiton_level_parallism_total  =       1.3401
partiton_level_parallism_util =       1.0048
partiton_level_parallism_util_total  =       7.3150
L2_BW  =       1.3499 GB/Sec
L2_BW_total  =      58.5353 GB/Sec
gpu_total_sim_rate=50234

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20448, Miss = 20448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12413
	L1D_cache_core[1]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12451
	L1D_cache_core[2]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13018
	L1D_cache_core[3]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12712
	L1D_cache_core[4]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13109
	L1D_cache_core[5]: Access = 20288, Miss = 20288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12976
	L1D_cache_core[7]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13020
	L1D_cache_core[8]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12897
	L1D_cache_core[9]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13034
	L1D_cache_core[10]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12610
	L1D_cache_core[11]: Access = 20000, Miss = 20000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13016
	L1D_cache_core[12]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13019
	L1D_cache_core[13]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12667
	L1D_cache_core[14]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12953
	L1D_cache_core[15]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12967
	L1D_cache_core[16]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12810
	L1D_cache_core[17]: Access = 20128, Miss = 20128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13270
	L1D_cache_core[18]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12833
	L1D_cache_core[19]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13063
	L1D_cache_core[20]: Access = 20251, Miss = 20251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12854
	L1D_cache_core[21]: Access = 20420, Miss = 20420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12775
	L1D_cache_core[22]: Access = 19946, Miss = 19939, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 13338
	L1D_cache_core[23]: Access = 20287, Miss = 20023, Miss_rate = 0.987, Pending_hits = 8, Reservation_fails = 12966
	L1D_cache_core[24]: Access = 20117, Miss = 20109, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 12882
	L1D_cache_core[25]: Access = 29241, Miss = 22778, Miss_rate = 0.779, Pending_hits = 22, Reservation_fails = 12554
	L1D_cache_core[26]: Access = 20224, Miss = 20224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12858
	L1D_cache_core[27]: Access = 19904, Miss = 19904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12933
	L1D_cache_core[28]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12728
	L1D_cache_core[29]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13066
	L1D_total_cache_accesses = 615318
	L1D_total_cache_misses = 608576
	L1D_total_cache_miss_rate = 0.9890
	L1D_total_cache_pending_hits = 44
	L1D_total_cache_reservation_fails = 386702
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 44
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 606511

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 20
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 386682
ctas_completed 18941, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2226, 2226, 2226, 2226, 2226, 2226, 2226, 2226, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 
gpgpu_n_tot_thrd_icount = 68166496
gpgpu_n_tot_w_icount = 2130203
gpgpu_n_stall_shd_mem = 8850
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9215
gpgpu_n_mem_write_global = 606511
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20586
gpgpu_n_store_insn = 4849822
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9702406
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2662
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:448063	W0_Idle:6258430	W0_Scoreboard:1644424	W1:2825	W2:1667	W3:163	W4:312	W5:211	W6:274	W7:338	W8:55	W9:247	W10:290	W11:143	W12:176	W13:126	W14:263	W15:91	W16:113	W17:99	W18:107	W19:106	W20:130	W21:134	W22:74	W23:134	W24:42	W25:82	W26:61	W27:95	W28:55	W29:52	W30:68	W31:101	W32:2121569
single_issue_nums: WS0:536992	WS1:532464	WS2:530376	WS3:530371	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18744 {8:2343,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24260440 {40:606511,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 274880 {40:6872,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93720 {40:2343,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4852088 {8:606511,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 274880 {40:6872,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 1475 
max_icnt2sh_latency = 140 
averagemflatency = 333 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 370 
avg_icnt2sh_latency = 7 
mrq_lat_table:14376 	75 	190 	420 	1094 	2445 	19408 	19044 	38362 	35850 	2939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	89672 	524559 	1495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6857 	15 	0 	0 	497385 	98823 	9962 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	353035 	119556 	64931 	44221 	29302 	4676 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	222 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     50998     46656     20907     18406     26151     34982     34420     66600     16710     43734     64579     24625     36230     29962     26131     31570 
dram[1]:     25295     53983     45743     30056     20594     50008     45262    113057     52596    101697     56691     38517     80469     43368     52623     42655 
dram[2]:     96382    144221     69768     87949     71112     19797    111138    101193    115398    115416     80724    100241     72028    158462    103822     49317 
dram[3]:     23543     22613     51252     43973     27341     35198     16767     45448     23995     29091     64708     75580     33595     53908     64659     31546 
dram[4]:     81755    118045    123628     74889     18542     75799    156367     59790    123663    131010     78247     75950    128872     70819     81753     74073 
dram[5]:     45733     33109     31575    101991     17336     25725     29508     50129     27119    101985     17548     34447     29480     24661     29528     37829 
dram[6]:     23559     35894     15987    131130     24524     21370     34238     26938     27896    158133     16588     23327     28887     19360     17111     17006 
dram[7]:     59906    140564    113224    140559     99512     22250     84788     93105     25382    151782     54073     92161     82809    104399     44226     20615 
dram[8]:     61226     21564    146324     22258     30623     31877     55669     64278     17533     64275     53842     26021     39120     57143    128793     32277 
dram[9]:     70384    128350    109847    108798    154693     80659     54344    127436    158175     16711     46178     16590     51176     81576    101733     90301 
dram[10]:     25225     46502     26421     32189     29932     25714     22813     65494     41224     30517     20565     21959     20707     27134     21595     50827 
dram[11]:     77488     26149     17325     16000    116642     19828     62413     43912     32696     38586     62896     43933    115704     51662    114796     16883 
average row accesses per activate:
dram[0]: 10.873015 10.409091  9.581081  8.372093 10.220589  9.102564  9.901408  9.205129  9.418919 10.750000  8.183908  8.682927 10.703125  9.802817 10.147058  9.928572 
dram[1]: 10.515152 11.300000  9.012658 10.246377  9.155844  8.740741  9.791667  9.368421  8.388235  8.948718  7.541667  7.827957  9.900000  9.320000  9.333333  9.445946 
dram[2]:  9.857142 10.492308 10.921875 10.202899 10.115942 10.235294  9.567568 10.130435  9.418919 10.454545  7.815217  7.536842  9.746479  9.611111 10.144928 10.718750 
dram[3]: 10.439394 10.461538 11.728813 11.550000  9.320000 10.235294  9.805555 10.738461  9.547945 12.345454  8.113636  9.306666 11.316667 10.238806  9.391891 11.180327 
dram[4]: 11.333333  9.871428  9.915493 10.507463  9.802817  8.290698 10.606061 10.279411 10.358209 11.196721  8.244186  8.962026 10.936508 10.313433 10.718750 10.734375 
dram[5]:  9.493151 10.393939 10.666667  9.594595  8.825000  9.025641 10.028571 11.516666 10.205882  9.306666  8.220930  8.068182  9.103896  9.534246 10.888889 10.553846 
dram[6]: 10.734375 11.894737  9.546667  9.887324  8.777778  9.102564  9.712329  9.901408  8.716049  9.625000  8.566265  8.911392  8.440476  9.816901  9.666667 10.283582 
dram[7]:  9.597222 11.672414 10.056338 10.217391  8.837500  8.566265  9.453333  9.833333  8.812500  9.051948  7.868132  8.056180  8.775000  9.157895  8.282353 10.028986 
dram[8]:  9.597222 12.407408  9.621622 11.322580  9.643836  9.306666  9.621622 11.393442  9.561644 11.048388  7.771739  8.056818  8.090909 10.936508 10.984127  9.718309 
dram[9]: 11.333333 10.223881 10.014085 11.225806  9.263158  7.966667  9.712329 10.906250 10.176471  8.329412  8.609756  7.911111  9.611111  9.077922 10.014493  8.873418 
dram[10]: 10.553846 11.300000 10.202899 10.308824  9.472973  8.530121  9.328947 10.621212  9.802817  9.378378  8.703704  8.716049  9.391891 11.229508 10.920635  9.391891 
dram[11]: 11.672414 11.440678  9.777778  9.608109  9.985714  9.859155  9.763889  9.915493 10.205882  9.575342  8.244186  8.000000  9.293333  9.038961 10.454545  8.617284 
average row locality = 134203/13934 = 9.631333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        18        20        34        14        22        23        33        22        11        30        37        15        19        16        18 
dram[1]:        19        14        22        16        20        22        22        23        27        23        43        45        16        21        23        19 
dram[2]:        18        15        17        20        16        15        23        20        19        12        43        38        15        16        21        12 
dram[3]:        17        15        10        13        21        15        22        15        18         8        40        29         8        14        18        10 
dram[4]:        11        25        20        16        15        27        18        19        19        12        30        30        15        14        14        13 
dram[5]:        26        17        20        23        23        20        19        12        17        21        30        30        22        20         9        13 
dram[6]:        20        14        27        20        25        22        23        19        31        23        30        29        30        18        18        13 
dram[7]:        22        10        25        20        22        27        22        21        27        25        34        38        25        18        23        15 
dram[8]:        23         7        25        22        19        17        25        14        23        11        35        34        34        12        11        19 
dram[9]:        15        14        22        11        21        29        22        15        21        30        28        35        15        16        15        23 
dram[10]:        19        11        19        16        18        27        21        16        22        22        28        27        21        11         9        20 
dram[11]:        13        12        20        21        15        15        18        20        21        25        31        34        22        20        13        19 
total dram reads = 3961
bank skew: 45/7 = 6.43
chip skew: 375/273 = 1.37
number of total write accesses:
dram[0]:      2676      2676      2756      2744      2724      2752      2720      2740      2700      2708      2728      2700      2680      2708      2696      2708 
dram[1]:      2700      2656      2760      2764      2740      2744      2732      2756      2744      2700      2724      2732      2708      2712      2708      2720 
dram[2]:      2688      2668      2728      2736      2728      2724      2740      2716      2712      2712      2704      2712      2708      2704      2716      2696 
dram[3]:      2688      2660      2728      2720      2712      2724      2736      2732      2716      2684      2696      2676      2684      2688      2708      2688 
dram[4]:      2676      2664      2736      2752      2724      2744      2728      2720      2700      2684      2716      2712      2696      2708      2688      2696 
dram[5]:      2668      2676      2736      2748      2732      2736      2732      2716      2708      2708      2708      2720      2716      2704      2708      2692 
dram[6]:      2668      2656      2756      2728      2744      2752      2744      2736      2700      2680      2724      2700      2716      2716      2712      2704 
dram[7]:      2676      2668      2756      2740      2740      2736      2748      2748      2712      2688      2728      2716      2708      2712      2724      2708 
dram[8]:      2672      2652      2748      2720      2740      2724      2748      2724      2700      2696      2720      2700      2712      2708      2724      2684 
dram[9]:      2660      2684      2756      2740      2732      2752      2748      2732      2684      2712      2712      2708      2708      2732      2704      2712 
dram[10]:      2668      2668      2740      2740      2732      2724      2752      2740      2696      2688      2708      2716      2696      2696      2716      2700 
dram[11]:      2656      2652      2736      2760      2736      2740      2740      2736      2692      2696      2712      2712      2700      2704      2708      2716 
total dram writes = 520968
bank skew: 2764/2652 = 1.04
chip skew: 43600/43240 = 1.01
average mf latency per bank:
dram[0]:        429       434       420       430       433       435       427       429       422       425       422       435       429       430       426       431
dram[1]:        425       436       422       429       433       437       425       429       417       430       423       426       428       432       427       430
dram[2]:        450       457       449       456       455       459       447       456       446       453       449       454       450       456       445       453
dram[3]:        358       369       359       365       367       373       356       362       353       362       359       366       361       366       353       360
dram[4]:        424       442       420       433       432       443       422       434       416       430       417       434       424       437       420       436
dram[5]:        438       441       430       436       439       445       430       440       426       433       428       432       427       435       431       440
dram[6]:        310       314       309       316       313       315       309       310       310       313       306       311       308       310       307       309
dram[7]:        307       307       312       308       312       311       304       302       304       306       303       301       304       302       300       300
dram[8]:        557       408       396       408       398       409       390       400       391       394       391       398       393       397       386       399
dram[9]:        423       422       413       425       420       425       410       419       413       416       412       421       415       416       413       417
dram[10]:        321       318       321       319       326       327       320       317       322       320       320       318       321       318       313       315
dram[11]:        392       399       394       391       396       402       385       391       384       392       386       396       387       394       381       387
maximum mf latency per bank:
dram[0]:        532       527       588       591       600       599       587       588       499       509       514       514       520       521       512       517
dram[1]:        501       509       594       602       604       607       596       599       483       483       517       521       523       507       505       493
dram[2]:        508       517       595       592       600       597       595       590       512       506       513       528       509       515       506       518
dram[3]:        414       420       595       595       603       602       596       588       460       472       468       472       427       417       429       425
dram[4]:        479       488       588       590       599       598       588       592       490       506       488       499       484       496       468       486
dram[5]:        472       477       591       596       603       601       595       595       491       481       494       486       479       478       474       480
dram[6]:        447       425       596       590       601       595       595       588       493       470       486       461       429       431       451       427
dram[7]:        419       444       595       596       603       602       596       588       441       464       449       451       431       443       403       428
dram[8]:        445       446       589       591       599       598       588       592       458       448       457       462       467       465       446       457
dram[9]:        463       474       592       597       603       601       595       595       473       479       463       471       477       477       478       479
dram[10]:        437       448       597       591       601       595       595       588       528       491       465       459       430       460       419       461
dram[11]:        440       441       593       589       599       598       593       587       460       484       471       482       443       445       443       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1132228 n_act=1164 n_pre=1148 n_ref_event=0 n_req=11202 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=43416 bw_util=0.1486
n_activity=196117 dram_eff=0.8926
bk0: 16a 1072393i bk1: 18a 1071602i bk2: 20a 1055558i bk3: 34a 1054307i bk4: 14a 1072942i bk5: 22a 1072405i bk6: 23a 1060143i bk7: 33a 1057773i bk8: 22a 1079294i bk9: 11a 1077443i bk10: 30a 1056659i bk11: 37a 1058184i bk12: 15a 1071932i bk13: 19a 1070506i bk14: 16a 1054661i bk15: 18a 1054956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896090
Row_Buffer_Locality_read = 0.146552
Row_Buffer_Locality_write = 0.920122
Bank_Level_Parallism = 9.649247
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.388508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.148570 
total_CMD = 1178272 
util_bw = 175056 
Wasted_Col = 9590 
Wasted_Row = 4847 
Idle = 988779 

BW Util Bottlenecks: 
RCDc_limit = 5835 
RCDWRc_limit = 2285 
WTRc_limit = 3050 
RTWc_limit = 2737 
CCDLc_limit = 1645 
rwq = 0 
CCDLc_limit_alone = 1456 
WTRc_limit_alone = 2936 
RTWc_limit_alone = 2662 

Commands details: 
total_CMD = 1178272 
n_nop = 1132228 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 43416 
n_act = 1164 
n_pre = 1148 
n_ref = 0 
n_req = 11202 
total_req = 43764 

Dual Bus Interface Util: 
issued_total_row = 2312 
issued_total_col = 43764 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.037143 
Either_Row_CoL_Bus_Util = 0.039078 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000695 
queue_avg = 9.017660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01766
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1131894 n_act=1226 n_pre=1210 n_ref_event=0 n_req=11275 n_rd=375 n_rd_L2_A=0 n_write=0 n_wr_bk=43600 bw_util=0.1493
n_activity=200821 dram_eff=0.8759
bk0: 19a 1072842i bk1: 14a 1073517i bk2: 22a 1055558i bk3: 16a 1055865i bk4: 20a 1073600i bk5: 22a 1072168i bk6: 22a 1056587i bk7: 23a 1058352i bk8: 27a 1078383i bk9: 23a 1076469i bk10: 43a 1056223i bk11: 45a 1054885i bk12: 16a 1070426i bk13: 21a 1069549i bk14: 23a 1056890i bk15: 19a 1057892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891264
Row_Buffer_Locality_read = 0.133333
Row_Buffer_Locality_write = 0.917339
Bank_Level_Parallism = 9.471172
Bank_Level_Parallism_Col = 9.581826
Bank_Level_Parallism_Ready = 7.340121
write_to_read_ratio_blp_rw_average = 0.960907
GrpLevelPara = 3.738388 

BW Util details:
bwutil = 0.149286 
total_CMD = 1178272 
util_bw = 175900 
Wasted_Col = 11663 
Wasted_Row = 5758 
Idle = 984951 

BW Util Bottlenecks: 
RCDc_limit = 6513 
RCDWRc_limit = 2806 
WTRc_limit = 3446 
RTWc_limit = 3305 
CCDLc_limit = 2159 
rwq = 0 
CCDLc_limit_alone = 1816 
WTRc_limit_alone = 3241 
RTWc_limit_alone = 3167 

Commands details: 
total_CMD = 1178272 
n_nop = 1131894 
Read = 375 
Write = 0 
L2_Alloc = 0 
L2_WB = 43600 
n_act = 1226 
n_pre = 1210 
n_ref = 0 
n_req = 11275 
total_req = 43975 

Dual Bus Interface Util: 
issued_total_row = 2436 
issued_total_col = 43975 
Row_Bus_Util =  0.002067 
CoL_Bus_Util = 0.037322 
Either_Row_CoL_Bus_Util = 0.039361 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000712 
queue_avg = 9.013354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1132299 n_act=1151 n_pre=1135 n_ref_event=0 n_req=11168 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=43392 bw_util=0.1484
n_activity=197792 dram_eff=0.884
bk0: 18a 1071609i bk1: 15a 1071710i bk2: 17a 1057372i bk3: 20a 1057197i bk4: 16a 1075504i bk5: 15a 1075140i bk6: 23a 1059809i bk7: 20a 1058505i bk8: 19a 1080224i bk9: 12a 1080804i bk10: 43a 1061267i bk11: 38a 1058884i bk12: 15a 1072954i bk13: 16a 1070492i bk14: 21a 1057447i bk15: 12a 1058247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896938
Row_Buffer_Locality_read = 0.084375
Row_Buffer_Locality_write = 0.920907
Bank_Level_Parallism = 9.473022
Bank_Level_Parallism_Col = 9.589679
Bank_Level_Parallism_Ready = 7.283830
write_to_read_ratio_blp_rw_average = 0.964476
GrpLevelPara = 3.775033 

BW Util details:
bwutil = 0.148394 
total_CMD = 1178272 
util_bw = 174848 
Wasted_Col = 9791 
Wasted_Row = 5606 
Idle = 988027 

BW Util Bottlenecks: 
RCDc_limit = 6029 
RCDWRc_limit = 2330 
WTRc_limit = 2883 
RTWc_limit = 2264 
CCDLc_limit = 1756 
rwq = 0 
CCDLc_limit_alone = 1452 
WTRc_limit_alone = 2675 
RTWc_limit_alone = 2168 

Commands details: 
total_CMD = 1178272 
n_nop = 1132299 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 43392 
n_act = 1151 
n_pre = 1135 
n_ref = 0 
n_req = 11168 
total_req = 43712 

Dual Bus Interface Util: 
issued_total_row = 2286 
issued_total_col = 43712 
Row_Bus_Util =  0.001940 
CoL_Bus_Util = 0.037098 
Either_Row_CoL_Bus_Util = 0.039017 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000544 
queue_avg = 9.012601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.0126
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1132647 n_act=1083 n_pre=1067 n_ref_event=0 n_req=11083 n_rd=273 n_rd_L2_A=0 n_write=0 n_wr_bk=43240 bw_util=0.1477
n_activity=193643 dram_eff=0.8988
bk0: 17a 1074182i bk1: 15a 1072875i bk2: 10a 1054390i bk3: 13a 1054187i bk4: 21a 1071900i bk5: 15a 1069861i bk6: 22a 1057876i bk7: 15a 1058713i bk8: 18a 1077199i bk9: 8a 1076911i bk10: 40a 1060643i bk11: 29a 1061783i bk12: 8a 1076104i bk13: 14a 1074728i bk14: 18a 1053617i bk15: 10a 1054039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902283
Row_Buffer_Locality_read = 0.117216
Row_Buffer_Locality_write = 0.922109
Bank_Level_Parallism = 9.696654
Bank_Level_Parallism_Col = 9.788226
Bank_Level_Parallism_Ready = 7.420767
write_to_read_ratio_blp_rw_average = 0.970773
GrpLevelPara = 3.792867 

BW Util details:
bwutil = 0.147718 
total_CMD = 1178272 
util_bw = 174052 
Wasted_Col = 8836 
Wasted_Row = 4777 
Idle = 990607 

BW Util Bottlenecks: 
RCDc_limit = 5104 
RCDWRc_limit = 2146 
WTRc_limit = 1999 
RTWc_limit = 2535 
CCDLc_limit = 1492 
rwq = 0 
CCDLc_limit_alone = 1301 
WTRc_limit_alone = 1885 
RTWc_limit_alone = 2458 

Commands details: 
total_CMD = 1178272 
n_nop = 1132647 
Read = 273 
Write = 0 
L2_Alloc = 0 
L2_WB = 43240 
n_act = 1083 
n_pre = 1067 
n_ref = 0 
n_req = 11083 
total_req = 43513 

Dual Bus Interface Util: 
issued_total_row = 2150 
issued_total_col = 43513 
Row_Bus_Util =  0.001825 
CoL_Bus_Util = 0.036930 
Either_Row_CoL_Bus_Util = 0.038722 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000833 
queue_avg = 9.008863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.00886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1132452 n_act=1110 n_pre=1094 n_ref_event=0 n_req=11134 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=43344 bw_util=0.1482
n_activity=195229 dram_eff=0.8942
bk0: 11a 1074420i bk1: 25a 1074583i bk2: 20a 1052576i bk3: 16a 1054616i bk4: 15a 1070044i bk5: 27a 1069780i bk6: 18a 1058160i bk7: 19a 1058105i bk8: 19a 1076508i bk9: 12a 1078953i bk10: 30a 1057213i bk11: 30a 1059051i bk12: 15a 1069842i bk13: 14a 1070835i bk14: 14a 1055302i bk15: 13a 1056936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900305
Row_Buffer_Locality_read = 0.114094
Row_Buffer_Locality_write = 0.921927
Bank_Level_Parallism = 9.706553
Bank_Level_Parallism_Col = 9.809339
Bank_Level_Parallism_Ready = 7.450711
write_to_read_ratio_blp_rw_average = 0.967311
GrpLevelPara = 3.781026 

BW Util details:
bwutil = 0.148156 
total_CMD = 1178272 
util_bw = 174568 
Wasted_Col = 9334 
Wasted_Row = 4809 
Idle = 989561 

BW Util Bottlenecks: 
RCDc_limit = 5460 
RCDWRc_limit = 2193 
WTRc_limit = 2630 
RTWc_limit = 2478 
CCDLc_limit = 1722 
rwq = 0 
CCDLc_limit_alone = 1512 
WTRc_limit_alone = 2498 
RTWc_limit_alone = 2400 

Commands details: 
total_CMD = 1178272 
n_nop = 1132452 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 43344 
n_act = 1110 
n_pre = 1094 
n_ref = 0 
n_req = 11134 
total_req = 43642 

Dual Bus Interface Util: 
issued_total_row = 2204 
issued_total_col = 43642 
Row_Bus_Util =  0.001871 
CoL_Bus_Util = 0.037039 
Either_Row_CoL_Bus_Util = 0.038887 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000567 
queue_avg = 9.011563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01156
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1132279 n_act=1162 n_pre=1146 n_ref_event=0 n_req=11174 n_rd=322 n_rd_L2_A=0 n_write=0 n_wr_bk=43408 bw_util=0.1485
n_activity=196981 dram_eff=0.888
bk0: 26a 1073913i bk1: 17a 1072346i bk2: 20a 1058661i bk3: 23a 1056319i bk4: 23a 1072672i bk5: 20a 1071514i bk6: 19a 1055238i bk7: 12a 1057479i bk8: 17a 1079519i bk9: 21a 1077300i bk10: 30a 1059894i bk11: 30a 1057238i bk12: 22a 1071155i bk13: 20a 1071043i bk14: 9a 1057272i bk15: 13a 1056768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896009
Row_Buffer_Locality_read = 0.111801
Row_Buffer_Locality_write = 0.919278
Bank_Level_Parallism = 9.560555
Bank_Level_Parallism_Col = 9.688439
Bank_Level_Parallism_Ready = 7.364202
write_to_read_ratio_blp_rw_average = 0.965416
GrpLevelPara = 3.779845 

BW Util details:
bwutil = 0.148455 
total_CMD = 1178272 
util_bw = 174920 
Wasted_Col = 9656 
Wasted_Row = 5852 
Idle = 987844 

BW Util Bottlenecks: 
RCDc_limit = 5659 
RCDWRc_limit = 2539 
WTRc_limit = 2909 
RTWc_limit = 2609 
CCDLc_limit = 1727 
rwq = 0 
CCDLc_limit_alone = 1453 
WTRc_limit_alone = 2721 
RTWc_limit_alone = 2523 

Commands details: 
total_CMD = 1178272 
n_nop = 1132279 
Read = 322 
Write = 0 
L2_Alloc = 0 
L2_WB = 43408 
n_act = 1162 
n_pre = 1146 
n_ref = 0 
n_req = 11174 
total_req = 43730 

Dual Bus Interface Util: 
issued_total_row = 2308 
issued_total_col = 43730 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.037114 
Either_Row_CoL_Bus_Util = 0.039034 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000978 
queue_avg = 9.017743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1132176 n_act=1179 n_pre=1163 n_ref_event=0 n_req=11221 n_rd=362 n_rd_L2_A=0 n_write=0 n_wr_bk=43436 bw_util=0.1487
n_activity=196839 dram_eff=0.89
bk0: 20a 1074752i bk1: 14a 1074360i bk2: 27a 1056215i bk3: 20a 1055292i bk4: 25a 1073730i bk5: 22a 1071626i bk6: 23a 1056104i bk7: 19a 1055198i bk8: 31a 1078080i bk9: 23a 1077730i bk10: 30a 1057406i bk11: 29a 1057169i bk12: 30a 1071022i bk13: 18a 1071900i bk14: 18a 1057429i bk15: 13a 1056689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894929
Row_Buffer_Locality_read = 0.143646
Row_Buffer_Locality_write = 0.919974
Bank_Level_Parallism = 9.587969
Bank_Level_Parallism_Col = 9.663586
Bank_Level_Parallism_Ready = 7.354587
write_to_read_ratio_blp_rw_average = 0.962020
GrpLevelPara = 3.767234 

BW Util details:
bwutil = 0.148686 
total_CMD = 1178272 
util_bw = 175192 
Wasted_Col = 10125 
Wasted_Row = 4968 
Idle = 987987 

BW Util Bottlenecks: 
RCDc_limit = 6210 
RCDWRc_limit = 2430 
WTRc_limit = 3393 
RTWc_limit = 2827 
CCDLc_limit = 1937 
rwq = 0 
CCDLc_limit_alone = 1617 
WTRc_limit_alone = 3179 
RTWc_limit_alone = 2721 

Commands details: 
total_CMD = 1178272 
n_nop = 1132176 
Read = 362 
Write = 0 
L2_Alloc = 0 
L2_WB = 43436 
n_act = 1179 
n_pre = 1163 
n_ref = 0 
n_req = 11221 
total_req = 43798 

Dual Bus Interface Util: 
issued_total_row = 2342 
issued_total_col = 43798 
Row_Bus_Util =  0.001988 
CoL_Bus_Util = 0.037171 
Either_Row_CoL_Bus_Util = 0.039122 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000955 
queue_avg = 9.014998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.015
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1131987 n_act=1227 n_pre=1211 n_ref_event=0 n_req=11251 n_rd=374 n_rd_L2_A=0 n_write=0 n_wr_bk=43508 bw_util=0.149
n_activity=200829 dram_eff=0.874
bk0: 22a 1069635i bk1: 10a 1074222i bk2: 25a 1055652i bk3: 20a 1055493i bk4: 22a 1067808i bk5: 27a 1069488i bk6: 22a 1056534i bk7: 21a 1058874i bk8: 27a 1075616i bk9: 25a 1076478i bk10: 34a 1057004i bk11: 38a 1059058i bk12: 25a 1070927i bk13: 18a 1070731i bk14: 23a 1052454i bk15: 15a 1054157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890943
Row_Buffer_Locality_read = 0.104278
Row_Buffer_Locality_write = 0.917992
Bank_Level_Parallism = 9.564013
Bank_Level_Parallism_Col = 9.711555
Bank_Level_Parallism_Ready = 7.433517
write_to_read_ratio_blp_rw_average = 0.959061
GrpLevelPara = 3.752195 

BW Util details:
bwutil = 0.148971 
total_CMD = 1178272 
util_bw = 175528 
Wasted_Col = 11135 
Wasted_Row = 6386 
Idle = 985223 

BW Util Bottlenecks: 
RCDc_limit = 6862 
RCDWRc_limit = 2720 
WTRc_limit = 3480 
RTWc_limit = 2789 
CCDLc_limit = 1925 
rwq = 0 
CCDLc_limit_alone = 1613 
WTRc_limit_alone = 3262 
RTWc_limit_alone = 2695 

Commands details: 
total_CMD = 1178272 
n_nop = 1131987 
Read = 374 
Write = 0 
L2_Alloc = 0 
L2_WB = 43508 
n_act = 1227 
n_pre = 1211 
n_ref = 0 
n_req = 11251 
total_req = 43882 

Dual Bus Interface Util: 
issued_total_row = 2438 
issued_total_col = 43882 
Row_Bus_Util =  0.002069 
CoL_Bus_Util = 0.037243 
Either_Row_CoL_Bus_Util = 0.039282 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000756 
queue_avg = 9.018161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01816
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1132315 n_act=1145 n_pre=1129 n_ref_event=0 n_req=11174 n_rd=331 n_rd_L2_A=0 n_write=0 n_wr_bk=43372 bw_util=0.1484
n_activity=197370 dram_eff=0.8857
bk0: 23a 1072834i bk1: 7a 1074122i bk2: 25a 1055840i bk3: 22a 1054738i bk4: 19a 1073071i bk5: 17a 1073715i bk6: 25a 1056606i bk7: 14a 1058799i bk8: 23a 1077372i bk9: 11a 1076891i bk10: 35a 1056963i bk11: 34a 1056264i bk12: 34a 1072490i bk13: 12a 1073033i bk14: 11a 1057367i bk15: 19a 1055310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897530
Row_Buffer_Locality_read = 0.129909
Row_Buffer_Locality_write = 0.920963
Bank_Level_Parallism = 9.585685
Bank_Level_Parallism_Col = 9.714302
Bank_Level_Parallism_Ready = 7.387190
write_to_read_ratio_blp_rw_average = 0.963977
GrpLevelPara = 3.777741 

BW Util details:
bwutil = 0.148363 
total_CMD = 1178272 
util_bw = 174812 
Wasted_Col = 9772 
Wasted_Row = 5707 
Idle = 987981 

BW Util Bottlenecks: 
RCDc_limit = 5739 
RCDWRc_limit = 2363 
WTRc_limit = 2830 
RTWc_limit = 2226 
CCDLc_limit = 1773 
rwq = 0 
CCDLc_limit_alone = 1503 
WTRc_limit_alone = 2628 
RTWc_limit_alone = 2158 

Commands details: 
total_CMD = 1178272 
n_nop = 1132315 
Read = 331 
Write = 0 
L2_Alloc = 0 
L2_WB = 43372 
n_act = 1145 
n_pre = 1129 
n_ref = 0 
n_req = 11174 
total_req = 43703 

Dual Bus Interface Util: 
issued_total_row = 2274 
issued_total_col = 43703 
Row_Bus_Util =  0.001930 
CoL_Bus_Util = 0.037091 
Either_Row_CoL_Bus_Util = 0.039004 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000435 
queue_avg = 9.014600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.0146
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1132142 n_act=1185 n_pre=1169 n_ref_event=0 n_req=11201 n_rd=332 n_rd_L2_A=0 n_write=0 n_wr_bk=43476 bw_util=0.1487
n_activity=198861 dram_eff=0.8812
bk0: 15a 1074862i bk1: 14a 1072219i bk2: 22a 1056444i bk3: 11a 1055971i bk4: 21a 1072658i bk5: 29a 1072101i bk6: 22a 1060543i bk7: 15a 1061531i bk8: 21a 1077802i bk9: 30a 1075680i bk10: 28a 1059860i bk11: 35a 1058269i bk12: 15a 1074810i bk13: 16a 1074087i bk14: 15a 1056906i bk15: 23a 1054691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894206
Row_Buffer_Locality_read = 0.105422
Row_Buffer_Locality_write = 0.918300
Bank_Level_Parallism = 9.443591
Bank_Level_Parallism_Col = 9.565130
Bank_Level_Parallism_Ready = 7.301034
write_to_read_ratio_blp_rw_average = 0.964261
GrpLevelPara = 3.753908 

BW Util details:
bwutil = 0.148719 
total_CMD = 1178272 
util_bw = 175232 
Wasted_Col = 10692 
Wasted_Row = 5850 
Idle = 986498 

BW Util Bottlenecks: 
RCDc_limit = 6041 
RCDWRc_limit = 2685 
WTRc_limit = 2727 
RTWc_limit = 2949 
CCDLc_limit = 1965 
rwq = 0 
CCDLc_limit_alone = 1655 
WTRc_limit_alone = 2537 
RTWc_limit_alone = 2829 

Commands details: 
total_CMD = 1178272 
n_nop = 1132142 
Read = 332 
Write = 0 
L2_Alloc = 0 
L2_WB = 43476 
n_act = 1185 
n_pre = 1169 
n_ref = 0 
n_req = 11201 
total_req = 43808 

Dual Bus Interface Util: 
issued_total_row = 2354 
issued_total_col = 43808 
Row_Bus_Util =  0.001998 
CoL_Bus_Util = 0.037180 
Either_Row_CoL_Bus_Util = 0.039151 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000694 
queue_avg = 9.017471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01747
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1132356 n_act=1140 n_pre=1124 n_ref_event=0 n_req=11152 n_rd=307 n_rd_L2_A=0 n_write=0 n_wr_bk=43380 bw_util=0.1483
n_activity=195802 dram_eff=0.8925
bk0: 19a 1072620i bk1: 11a 1073624i bk2: 19a 1055751i bk3: 16a 1055960i bk4: 18a 1069993i bk5: 27a 1069028i bk6: 21a 1056605i bk7: 16a 1059985i bk8: 22a 1077077i bk9: 22a 1076249i bk10: 28a 1055279i bk11: 27a 1057736i bk12: 21a 1073121i bk13: 11a 1074298i bk14: 9a 1055545i bk15: 20a 1056556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897776
Row_Buffer_Locality_read = 0.068404
Row_Buffer_Locality_write = 0.921254
Bank_Level_Parallism = 9.670164
Bank_Level_Parallism_Col = 9.759763
Bank_Level_Parallism_Ready = 7.428091
write_to_read_ratio_blp_rw_average = 0.965994
GrpLevelPara = 3.777435 

BW Util details:
bwutil = 0.148309 
total_CMD = 1178272 
util_bw = 174748 
Wasted_Col = 9529 
Wasted_Row = 4942 
Idle = 989053 

BW Util Bottlenecks: 
RCDc_limit = 5840 
RCDWRc_limit = 2189 
WTRc_limit = 2649 
RTWc_limit = 2527 
CCDLc_limit = 1795 
rwq = 0 
CCDLc_limit_alone = 1474 
WTRc_limit_alone = 2414 
RTWc_limit_alone = 2441 

Commands details: 
total_CMD = 1178272 
n_nop = 1132356 
Read = 307 
Write = 0 
L2_Alloc = 0 
L2_WB = 43380 
n_act = 1140 
n_pre = 1124 
n_ref = 0 
n_req = 11152 
total_req = 43687 

Dual Bus Interface Util: 
issued_total_row = 2264 
issued_total_col = 43687 
Row_Bus_Util =  0.001921 
CoL_Bus_Util = 0.037077 
Either_Row_CoL_Bus_Util = 0.038969 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.000762 
queue_avg = 9.019155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01915
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1178272 n_nop=1132280 n_act=1162 n_pre=1146 n_ref_event=0 n_req=11168 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=43396 bw_util=0.1484
n_activity=197334 dram_eff=0.8861
bk0: 13a 1074185i bk1: 12a 1072788i bk2: 20a 1058862i bk3: 21a 1058142i bk4: 15a 1071440i bk5: 15a 1070078i bk6: 18a 1054458i bk7: 20a 1057906i bk8: 21a 1077932i bk9: 25a 1075822i bk10: 31a 1057376i bk11: 34a 1056760i bk12: 22a 1074171i bk13: 20a 1073775i bk14: 13a 1056622i bk15: 19a 1054345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895953
Row_Buffer_Locality_read = 0.075235
Row_Buffer_Locality_write = 0.920085
Bank_Level_Parallism = 9.565305
Bank_Level_Parallism_Col = 9.684050
Bank_Level_Parallism_Ready = 7.383622
write_to_read_ratio_blp_rw_average = 0.964581
GrpLevelPara = 3.762032 

BW Util details:
bwutil = 0.148404 
total_CMD = 1178272 
util_bw = 174860 
Wasted_Col = 10249 
Wasted_Row = 5624 
Idle = 987539 

BW Util Bottlenecks: 
RCDc_limit = 6145 
RCDWRc_limit = 2418 
WTRc_limit = 2708 
RTWc_limit = 2745 
CCDLc_limit = 1843 
rwq = 0 
CCDLc_limit_alone = 1507 
WTRc_limit_alone = 2479 
RTWc_limit_alone = 2638 

Commands details: 
total_CMD = 1178272 
n_nop = 1132280 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 43396 
n_act = 1162 
n_pre = 1146 
n_ref = 0 
n_req = 11168 
total_req = 43715 

Dual Bus Interface Util: 
issued_total_row = 2308 
issued_total_col = 43715 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.037101 
Either_Row_CoL_Bus_Util = 0.039033 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000674 
queue_avg = 9.014691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25541, Miss = 25416, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 25645, Miss = 25452, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 25620, Miss = 25452, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25596, Miss = 25443, Miss_rate = 0.994, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 25541, Miss = 25432, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25519, Miss = 25408, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 25529, Miss = 25414, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25478, Miss = 25379, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25513, Miss = 25402, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 25545, Miss = 25414, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25557, Miss = 25422, Miss_rate = 0.995, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 25530, Miss = 25412, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 25609, Miss = 25459, Miss_rate = 0.994, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 25538, Miss = 25410, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 25726, Miss = 25466, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25657, Miss = 25436, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 27789, Miss = 25455, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 25492, Miss = 25396, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 25575, Miss = 25423, Miss_rate = 0.994, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 25562, Miss = 25435, Miss_rate = 0.995, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 25598, Miss = 25417, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 25507, Miss = 25410, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 25517, Miss = 25413, Miss_rate = 0.996, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 25542, Miss = 25426, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 615726
L2_total_cache_misses = 610192
L2_total_cache_miss_rate = 0.9910
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9215
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 606511
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=615726
icnt_total_pkts_simt_to_mem=615726
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 615726
Req_Network_cycles = 459465
Req_Network_injected_packets_per_cycle =       1.3401 
Req_Network_conflicts_per_cycle =       0.2872
Req_Network_conflicts_per_cycle_util =       1.5679
Req_Bank_Level_Parallism =       7.3171
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2317
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1519

Reply_Network_injected_packets_num = 615726
Reply_Network_cycles = 459465
Reply_Network_injected_packets_per_cycle =        1.3401
Reply_Network_conflicts_per_cycle =        0.8817
Reply_Network_conflicts_per_cycle_util =       4.7975
Reply_Bank_Level_Parallism =       7.2920
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3155
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0447
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 56 sec (1256 sec)
gpgpu_simulation_rate = 50234 (inst/sec)
gpgpu_simulation_rate = 365 (cycle/sec)
gpgpu_silicon_slowdown = 3739726x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (9,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 7: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5935
gpu_sim_insn = 51800
gpu_ipc =       8.7279
gpu_tot_sim_cycle = 465400
gpu_tot_sim_insn = 63146817
gpu_tot_ipc =     135.6829
gpu_tot_issued_cta = 18950
gpu_occupancy = 23.2831% 
gpu_tot_occupancy = 75.9787% 
max_total_param_size = 0
gpu_stall_dramfull = 55312
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1040
partiton_level_parallism_total  =       1.3243
partiton_level_parallism_util =       4.6391
partiton_level_parallism_util_total  =       7.3108
L2_BW  =       4.5410 GB/Sec
L2_BW_total  =      57.8467 GB/Sec
gpu_total_sim_rate=50037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20528, Miss = 20514, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12428
	L1D_cache_core[1]: Access = 20240, Miss = 20226, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12466
	L1D_cache_core[2]: Access = 20400, Miss = 20386, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 13033
	L1D_cache_core[3]: Access = 20400, Miss = 20386, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12730
	L1D_cache_core[4]: Access = 20072, Miss = 20062, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 13109
	L1D_cache_core[5]: Access = 20288, Miss = 20288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12976
	L1D_cache_core[7]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13020
	L1D_cache_core[8]: Access = 20032, Miss = 20032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12897
	L1D_cache_core[9]: Access = 20384, Miss = 20384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13034
	L1D_cache_core[10]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12610
	L1D_cache_core[11]: Access = 20000, Miss = 20000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13016
	L1D_cache_core[12]: Access = 19968, Miss = 19968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13019
	L1D_cache_core[13]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12667
	L1D_cache_core[14]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12953
	L1D_cache_core[15]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12967
	L1D_cache_core[16]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12810
	L1D_cache_core[17]: Access = 20128, Miss = 20128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13270
	L1D_cache_core[18]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12833
	L1D_cache_core[19]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13063
	L1D_cache_core[20]: Access = 20251, Miss = 20251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12854
	L1D_cache_core[21]: Access = 20420, Miss = 20420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12775
	L1D_cache_core[22]: Access = 19946, Miss = 19939, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 13338
	L1D_cache_core[23]: Access = 20287, Miss = 20023, Miss_rate = 0.987, Pending_hits = 8, Reservation_fails = 12966
	L1D_cache_core[24]: Access = 20117, Miss = 20109, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 12882
	L1D_cache_core[25]: Access = 29241, Miss = 22778, Miss_rate = 0.779, Pending_hits = 22, Reservation_fails = 12554
	L1D_cache_core[26]: Access = 20304, Miss = 20290, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12876
	L1D_cache_core[27]: Access = 19984, Miss = 19970, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12951
	L1D_cache_core[28]: Access = 20240, Miss = 20226, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12746
	L1D_cache_core[29]: Access = 20464, Miss = 20450, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 13081
	L1D_total_cache_accesses = 615998
	L1D_total_cache_misses = 609134
	L1D_total_cache_miss_rate = 0.9889
	L1D_total_cache_pending_hits = 107
	L1D_total_cache_reservation_fails = 386834
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 107
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 386682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 606849

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 152
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 386682
ctas_completed 18950, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2251, 2251, 2251, 2251, 2251, 2251, 2251, 2251, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 
gpgpu_n_tot_thrd_icount = 68222816
gpgpu_n_tot_w_icount = 2131963
gpgpu_n_stall_shd_mem = 8917
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9494
gpgpu_n_mem_write_global = 606849
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 25045
gpgpu_n_store_insn = 4851977
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9711622
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2662
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6255
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:448691	W0_Idle:6268276	W0_Scoreboard:1663118	W1:2825	W2:1667	W3:163	W4:312	W5:211	W6:274	W7:338	W8:55	W9:247	W10:290	W11:153	W12:176	W13:126	W14:263	W15:91	W16:113	W17:99	W18:107	W19:106	W20:130	W21:134	W22:74	W23:134	W24:42	W25:82	W26:61	W27:95	W28:55	W29:52	W30:68	W31:101	W32:2123319
single_issue_nums: WS0:537432	WS1:532904	WS2:530816	WS3:530811	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20976 {8:2622,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24273960 {40:606849,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 274880 {40:6872,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104880 {40:2622,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4854792 {8:606849,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 274880 {40:6872,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 1475 
max_icnt2sh_latency = 140 
averagemflatency = 333 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 370 
avg_icnt2sh_latency = 7 
mrq_lat_table:14421 	75 	193 	423 	1104 	2445 	19408 	19044 	38362 	35850 	2939 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	90177 	524671 	1495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6857 	15 	0 	0 	497978 	98847 	9962 	2684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	353488 	119691 	64959 	44222 	29302 	4676 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	223 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     50998     46656     20907     18406     26151     34982     34420     66600     16710     43734     64579     24625     36230     29962     26131     31570 
dram[1]:     25295     53983     45743     30056     20594     50008     45262    113057     52596    101697     56691     38517     80469     43368     52623     42655 
dram[2]:     96382    144221     69768     87949     71112     19797    111138    101193    115398    115416     80724    100241     72028    158462    103822     49317 
dram[3]:     23543     22613     51252     43973     27341     35198     16767     45448     23995     29091     64708     75580     33595     53908     64659     31546 
dram[4]:     81755    118045    123628     74889     18542     75799    156367     59790    123663    131010     78247     75950    128872     70819     81753     74073 
dram[5]:     45733     33109     31575    101991     17336     25725     29508     50129     27119    101985     17548     34447     29480     24661     29528     37829 
dram[6]:     23559     35894     15987    131130     24524     21370     34238     26938     27896    158133     16588     23327     28887     19360     17111     17006 
dram[7]:     59906    140564    113224    140559     99512     22250     84788     93105     25382    151782     54073     92161     82809    104399     44226     20615 
dram[8]:     61226     21564    146324     22258     30623     31877     55669     64278     17533     64275     53842     26021     39120     57143    128793     32277 
dram[9]:     70384    128350    109847    108798    154693     80659     54344    127436    158175     16711     46178     16590     51176     81576    101733     90301 
dram[10]:     25225     46502     26421     32189     29932     25714     22813     65494     41224     30517     20565     21959     20707     27134     21595     50827 
dram[11]:     77488     26149     17325     16000    116642     19828     62413     43912     32696     38586     62896     43933    115704     51662    114796     16883 
average row accesses per activate:
dram[0]: 10.873015 10.409091  9.581081  8.372093 10.220589  9.000000  9.901408  9.205129  9.418919 10.750000  8.183908  8.682927 10.424242  9.561644 10.147058  9.928572 
dram[1]: 10.515152 11.300000  9.012658 10.246377  9.051282  8.646341  9.791667  9.368421  8.388235  8.948718  7.541667  7.827957  9.788733  9.210526  9.333333  9.445946 
dram[2]:  9.857142 10.492308 10.921875 10.202899  9.985714 10.101449  9.567568 10.130435  9.418919 10.454545  7.815217  7.536842  9.760564  9.625000 10.144928 10.718750 
dram[3]: 10.439394 10.461538 11.728813 11.550000  9.210526 10.250000  9.805555 10.738461  9.547945 12.345454  8.113636  9.306666 11.147541  9.971014  9.391891 11.180327 
dram[4]: 11.333333  9.871428  9.915493 10.507463  9.694445  8.229885 10.606061 10.279411 10.358209 11.196721  8.244186  8.962026 10.781250 10.176471 10.718750 10.734375 
dram[5]:  9.493151 10.393939 10.666667  9.594595  8.728395  8.924050 10.028571 11.516666 10.205882  9.306666  8.220930  8.068182  8.898734  9.418919 10.888889 10.553846 
dram[6]: 10.734375 11.894737  9.546667  9.887324  8.790123  9.000000  9.712329  9.901408  8.716049  9.625000  8.566265  8.911392  8.352942  9.830986  9.666667 10.283582 
dram[7]:  9.597222 11.672414 10.056338 10.217391  8.740741  8.488095  9.453333  9.833333  8.812500  9.051948  7.868132  8.056180  8.679012  9.157895  8.282353 10.028986 
dram[8]:  9.597222 12.407408  9.621622 11.322580  9.554054  9.103896  9.621622 11.393442  9.561644 11.048388  7.771739  8.056818  8.090909 10.936508 10.984127  9.718309 
dram[9]: 11.333333 10.223881 10.014085 11.225806  9.155844  7.890110  9.712329 10.753846 10.176471  8.329412  8.609756  7.911111  9.506849  8.974359 10.014493  8.873418 
dram[10]: 10.553846 11.300000 10.202899 10.308824  9.486486  8.440476  9.328947 10.621212  9.802817  9.378378  8.703704  8.716049  9.280000 11.064516 10.920635  9.391891 
dram[11]: 11.672414 11.440678  9.777778  9.608109  9.859155  9.736111  9.763889  9.915493 10.205882  9.575342  8.244186  8.000000  9.184211  8.948718 10.454545  8.617284 
average row locality = 134264/13978 = 9.605380
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        18        20        34        14        22        23        33        22        11        30        37        15        19        16        18 
dram[1]:        19        14        22        16        20        22        22        23        27        23        43        45        16        21        23        19 
dram[2]:        18        15        17        20        16        15        23        20        19        12        43        38        15        16        21        12 
dram[3]:        17        15        10        13        21        15        22        15        18         8        40        29         8        14        18        10 
dram[4]:        11        25        20        16        15        27        18        19        19        12        30        30        15        15        14        13 
dram[5]:        26        17        20        23        23        20        19        12        17        21        30        30        22        20         9        13 
dram[6]:        20        14        27        20        25        22        23        19        31        23        30        29        30        18        18        13 
dram[7]:        22        10        25        20        22        27        22        21        27        25        34        38        25        18        23        15 
dram[8]:        23         7        25        22        19        17        25        14        23        11        35        34        34        12        11        19 
dram[9]:        15        14        22        11        21        29        22        15        21        30        28        35        15        16        15        23 
dram[10]:        19        11        19        16        18        27        21        16        22        22        28        27        21        11         9        20 
dram[11]:        13        12        20        21        15        15        18        20        21        25        31        34        22        20        13        19 
total dram reads = 3962
bank skew: 45/7 = 6.43
chip skew: 375/273 = 1.37
number of total write accesses:
dram[0]:      2676      2676      2756      2744      2724      2756      2720      2740      2700      2708      2728      2700      2692      2716      2696      2708 
dram[1]:      2700      2656      2760      2764      2744      2752      2732      2756      2744      2700      2724      2732      2716      2716      2708      2720 
dram[2]:      2688      2668      2728      2736      2732      2732      2740      2716      2712      2712      2704      2712      2712      2708      2716      2696 
dram[3]:      2688      2660      2728      2720      2720      2728      2736      2732      2716      2684      2696      2676      2688      2696      2708      2688 
dram[4]:      2676      2664      2736      2752      2732      2756      2728      2720      2700      2684      2716      2712      2700      2708      2688      2696 
dram[5]:      2668      2676      2736      2748      2736      2740      2732      2716      2708      2708      2708      2720      2724      2708      2708      2692 
dram[6]:      2668      2656      2756      2728      2748      2756      2744      2736      2700      2680      2724      2700      2720      2720      2712      2704 
dram[7]:      2676      2668      2756      2740      2744      2744      2748      2748      2712      2688      2728      2716      2712      2712      2724      2708 
dram[8]:      2672      2652      2748      2720      2752      2736      2748      2724      2700      2696      2720      2700      2712      2708      2724      2684 
dram[9]:      2660      2684      2756      2740      2736      2756      2748      2736      2684      2712      2712      2708      2716      2736      2704      2712 
dram[10]:      2668      2668      2740      2740      2736      2728      2752      2740      2696      2688      2708      2716      2704      2704      2716      2700 
dram[11]:      2656      2652      2736      2760      2744      2744      2740      2736      2692      2696      2712      2712      2704      2712      2708      2716 
total dram writes = 521232
bank skew: 2764/2652 = 1.04
chip skew: 43624/43264 = 1.01
average mf latency per bank:
dram[0]:        429       434       420       430       433       434       428       430       422       425       422       435       428       430       426       431
dram[1]:        425       436       422       429       432       435       427       430       417       430       423       426       428       432       427       430
dram[2]:        450       457       449       456       455       457       449       458       446       453       449       454       450       457       445       453
dram[3]:        358       369       359       365       366       373       357       364       353       362       359       366       361       365       353       360
dram[4]:        424       442       420       433       430       441       423       436       416       430       417       434       425       438       420       436
dram[5]:        438       441       430       436       438       445       431       441       426       433       428       432       427       435       431       440
dram[6]:        310       314       309       316       312       314       309       311       310       313       306       311       309       310       307       309
dram[7]:        307       307       312       308       311       310       305       303       304       306       303       301       305       303       300       300
dram[8]:        558       408       396       408       396       407       392       402       391       394       391       398       394       398       386       399
dram[9]:        423       422       413       425       419       424       412       419       413       416       412       421       415       416       413       417
dram[10]:        321       318       321       319       326       326       322       318       322       320       320       318       321       318       313       315
dram[11]:        392       399       394       391       395       401       386       393       384       392       386       396       387       394       381       387
maximum mf latency per bank:
dram[0]:        532       527       588       591       600       599       587       588       499       509       514       514       520       521       512       517
dram[1]:        501       509       594       602       604       607       596       599       483       483       517       521       523       507       505       493
dram[2]:        508       517       595       592       600       597       595       590       512       506       513       528       509       515       506       518
dram[3]:        414       420       595       595       603       602       596       588       460       472       468       472       427       417       429       425
dram[4]:        479       488       588       590       599       598       588       592       490       506       488       499       484       496       468       486
dram[5]:        472       477       591       596       603       601       595       595       491       481       494       486       479       478       474       480
dram[6]:        447       425       596       590       601       595       595       588       493       470       486       461       429       431       451       427
dram[7]:        419       444       595       596       603       602       596       588       441       464       449       451       431       443       403       428
dram[8]:        445       446       589       591       599       598       588       592       458       448       457       462       467       465       446       457
dram[9]:        463       474       592       597       603       601       595       595       473       479       463       471       477       477       478       479
dram[10]:        437       448       597       591       601       595       595       588       528       491       465       459       430       460       419       461
dram[11]:        440       441       593       589       599       598       593       587       460       484       471       482       443       445       443       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147423 n_act=1167 n_pre=1152 n_ref_event=0 n_req=11208 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=43432 bw_util=0.1467
n_activity=196252 dram_eff=0.8923
bk0: 16a 1087609i bk1: 18a 1086819i bk2: 20a 1070776i bk3: 34a 1069526i bk4: 14a 1088162i bk5: 22a 1087564i bk6: 23a 1075360i bk7: 33a 1072991i bk8: 22a 1094512i bk9: 11a 1092661i bk10: 30a 1071878i bk11: 37a 1073404i bk12: 15a 1087022i bk13: 19a 1085602i bk14: 16a 1069876i bk15: 18a 1070172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895700
Row_Buffer_Locality_read = 0.146552
Row_Buffer_Locality_write = 0.919705
Bank_Level_Parallism = 9.644005
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.386198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.146729 
total_CMD = 1193490 
util_bw = 175120 
Wasted_Col = 9613 
Wasted_Row = 4895 
Idle = 1003862 

BW Util Bottlenecks: 
RCDc_limit = 5835 
RCDWRc_limit = 2309 
WTRc_limit = 3050 
RTWc_limit = 2737 
CCDLc_limit = 1655 
rwq = 0 
CCDLc_limit_alone = 1466 
WTRc_limit_alone = 2936 
RTWc_limit_alone = 2662 

Commands details: 
total_CMD = 1193490 
n_nop = 1147423 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 43432 
n_act = 1167 
n_pre = 1152 
n_ref = 0 
n_req = 11208 
total_req = 43780 

Dual Bus Interface Util: 
issued_total_row = 2319 
issued_total_col = 43780 
Row_Bus_Util =  0.001943 
CoL_Bus_Util = 0.036682 
Either_Row_CoL_Bus_Util = 0.038599 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000695 
queue_avg = 8.902823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.90282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147094 n_act=1230 n_pre=1214 n_ref_event=0 n_req=11281 n_rd=375 n_rd_L2_A=0 n_write=0 n_wr_bk=43610 bw_util=0.1474
n_activity=200905 dram_eff=0.8757
bk0: 19a 1088059i bk1: 14a 1088735i bk2: 22a 1070776i bk3: 16a 1071083i bk4: 20a 1088745i bk5: 22a 1087322i bk6: 22a 1071804i bk7: 23a 1073570i bk8: 27a 1093601i bk9: 23a 1091688i bk10: 43a 1071442i bk11: 45a 1070104i bk12: 16a 1085561i bk13: 21a 1084729i bk14: 23a 1072107i bk15: 19a 1073109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890957
Row_Buffer_Locality_read = 0.133333
Row_Buffer_Locality_write = 0.917011
Bank_Level_Parallism = 9.468376
Bank_Level_Parallism_Col = 9.579608
Bank_Level_Parallism_Ready = 7.338817
write_to_read_ratio_blp_rw_average = 0.960920
GrpLevelPara = 3.737709 

BW Util details:
bwutil = 0.147416 
total_CMD = 1193490 
util_bw = 175937 
Wasted_Col = 11686 
Wasted_Row = 5782 
Idle = 1000085 

BW Util Bottlenecks: 
RCDc_limit = 6513 
RCDWRc_limit = 2834 
WTRc_limit = 3446 
RTWc_limit = 3305 
CCDLc_limit = 2175 
rwq = 0 
CCDLc_limit_alone = 1832 
WTRc_limit_alone = 3241 
RTWc_limit_alone = 3167 

Commands details: 
total_CMD = 1193490 
n_nop = 1147094 
Read = 375 
Write = 0 
L2_Alloc = 0 
L2_WB = 43610 
n_act = 1230 
n_pre = 1214 
n_ref = 0 
n_req = 11281 
total_req = 43985 

Dual Bus Interface Util: 
issued_total_row = 2444 
issued_total_col = 43985 
Row_Bus_Util =  0.002048 
CoL_Bus_Util = 0.036854 
Either_Row_CoL_Bus_Util = 0.038874 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000711 
queue_avg = 8.898498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.8985
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 465400 -   mf: uid=1822166, sid4294967295:w4294967295, part=2, addr=0xd71afa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (465304), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147506 n_act=1152 n_pre=1137 n_ref_event=0 n_req=11173 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=43400 bw_util=0.1465
n_activity=197847 dram_eff=0.8839
bk0: 18a 1086827i bk1: 15a 1086929i bk2: 17a 1072591i bk3: 20a 1072417i bk4: 16a 1090714i bk5: 15a 1090313i bk6: 23a 1075024i bk7: 20a 1073722i bk8: 19a 1095441i bk9: 12a 1096021i bk10: 43a 1076484i bk11: 38a 1074102i bk12: 15a 1088154i bk13: 16a 1085688i bk14: 21a 1072665i bk15: 12a 1073465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896796
Row_Buffer_Locality_read = 0.084375
Row_Buffer_Locality_write = 0.920752
Bank_Level_Parallism = 9.470776
Bank_Level_Parallism_Col = 9.587869
Bank_Level_Parallism_Ready = 7.282703
write_to_read_ratio_blp_rw_average = 0.964484
GrpLevelPara = 3.774414 

BW Util details:
bwutil = 0.146528 
total_CMD = 1193490 
util_bw = 174880 
Wasted_Col = 9803 
Wasted_Row = 5617 
Idle = 1003190 

BW Util Bottlenecks: 
RCDc_limit = 6029 
RCDWRc_limit = 2334 
WTRc_limit = 2883 
RTWc_limit = 2264 
CCDLc_limit = 1774 
rwq = 0 
CCDLc_limit_alone = 1470 
WTRc_limit_alone = 2675 
RTWc_limit_alone = 2168 

Commands details: 
total_CMD = 1193490 
n_nop = 1147506 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 43400 
n_act = 1152 
n_pre = 1137 
n_ref = 0 
n_req = 11173 
total_req = 43720 

Dual Bus Interface Util: 
issued_total_row = 2289 
issued_total_col = 43720 
Row_Bus_Util =  0.001918 
CoL_Bus_Util = 0.036632 
Either_Row_CoL_Bus_Util = 0.038529 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000544 
queue_avg = 8.897709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.89771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147849 n_act=1086 n_pre=1071 n_ref_event=0 n_req=11089 n_rd=273 n_rd_L2_A=0 n_write=0 n_wr_bk=43249 bw_util=0.1459
n_activity=193773 dram_eff=0.8984
bk0: 17a 1089400i bk1: 15a 1088094i bk2: 10a 1069609i bk3: 13a 1069406i bk4: 21a 1087083i bk5: 15a 1085060i bk6: 22a 1073093i bk7: 15a 1073930i bk8: 18a 1092416i bk9: 8a 1092128i bk10: 40a 1075861i bk11: 29a 1077002i bk12: 8a 1091278i bk13: 14a 1089833i bk14: 18a 1068833i bk15: 10a 1069256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901966
Row_Buffer_Locality_read = 0.117216
Row_Buffer_Locality_write = 0.921775
Bank_Level_Parallism = 9.691058
Bank_Level_Parallism_Col = 9.784793
Bank_Level_Parallism_Ready = 7.419440
write_to_read_ratio_blp_rw_average = 0.970785
GrpLevelPara = 3.791762 

BW Util details:
bwutil = 0.145865 
total_CMD = 1193490 
util_bw = 174088 
Wasted_Col = 8880 
Wasted_Row = 4827 
Idle = 1005695 

BW Util Bottlenecks: 
RCDc_limit = 5104 
RCDWRc_limit = 2181 
WTRc_limit = 1999 
RTWc_limit = 2535 
CCDLc_limit = 1508 
rwq = 0 
CCDLc_limit_alone = 1317 
WTRc_limit_alone = 1885 
RTWc_limit_alone = 2458 

Commands details: 
total_CMD = 1193490 
n_nop = 1147849 
Read = 273 
Write = 0 
L2_Alloc = 0 
L2_WB = 43249 
n_act = 1086 
n_pre = 1071 
n_ref = 0 
n_req = 11089 
total_req = 43522 

Dual Bus Interface Util: 
issued_total_row = 2157 
issued_total_col = 43522 
Row_Bus_Util =  0.001807 
CoL_Bus_Util = 0.036466 
Either_Row_CoL_Bus_Util = 0.038242 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.000833 
queue_avg = 8.894041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.89404
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147639 n_act=1114 n_pre=1098 n_ref_event=0 n_req=11141 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=43366 bw_util=0.1463
n_activity=195466 dram_eff=0.8936
bk0: 11a 1089637i bk1: 25a 1089800i bk2: 20a 1067793i bk3: 16a 1069834i bk4: 15a 1085174i bk5: 27a 1084882i bk6: 18a 1073378i bk7: 19a 1073323i bk8: 19a 1091726i bk9: 12a 1094172i bk10: 30a 1072432i bk11: 30a 1074271i bk12: 15a 1084966i bk13: 15a 1086003i bk14: 14a 1070517i bk15: 13a 1072153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900009
Row_Buffer_Locality_read = 0.113712
Row_Buffer_Locality_write = 0.921693
Bank_Level_Parallism = 9.698937
Bank_Level_Parallism_Col = 9.803509
Bank_Level_Parallism_Ready = 7.447406
write_to_read_ratio_blp_rw_average = 0.967204
GrpLevelPara = 3.779421 

BW Util details:
bwutil = 0.146344 
total_CMD = 1193490 
util_bw = 174660 
Wasted_Col = 9381 
Wasted_Row = 4857 
Idle = 1004592 

BW Util Bottlenecks: 
RCDc_limit = 5484 
RCDWRc_limit = 2216 
WTRc_limit = 2630 
RTWc_limit = 2478 
CCDLc_limit = 1732 
rwq = 0 
CCDLc_limit_alone = 1522 
WTRc_limit_alone = 2498 
RTWc_limit_alone = 2400 

Commands details: 
total_CMD = 1193490 
n_nop = 1147639 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 43366 
n_act = 1114 
n_pre = 1098 
n_ref = 0 
n_req = 11141 
total_req = 43665 

Dual Bus Interface Util: 
issued_total_row = 2212 
issued_total_col = 43665 
Row_Bus_Util =  0.001853 
CoL_Bus_Util = 0.036586 
Either_Row_CoL_Bus_Util = 0.038418 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.000567 
queue_avg = 8.896804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.8968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147478 n_act=1166 n_pre=1150 n_ref_event=0 n_req=11179 n_rd=322 n_rd_L2_A=0 n_write=0 n_wr_bk=43419 bw_util=0.1466
n_activity=197072 dram_eff=0.8878
bk0: 26a 1089131i bk1: 17a 1087564i bk2: 20a 1073879i bk3: 23a 1071537i bk4: 23a 1087834i bk5: 20a 1086677i bk6: 19a 1070456i bk7: 12a 1072697i bk8: 17a 1094737i bk9: 21a 1092518i bk10: 30a 1075112i bk11: 30a 1072456i bk12: 22a 1086296i bk13: 20a 1086195i bk14: 9a 1072490i bk15: 13a 1071986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895608
Row_Buffer_Locality_read = 0.111801
Row_Buffer_Locality_write = 0.918854
Bank_Level_Parallism = 9.557316
Bank_Level_Parallism_Col = 9.685783
Bank_Level_Parallism_Ready = 7.362648
write_to_read_ratio_blp_rw_average = 0.965428
GrpLevelPara = 3.779052 

BW Util details:
bwutil = 0.146599 
total_CMD = 1193490 
util_bw = 174964 
Wasted_Col = 9679 
Wasted_Row = 5876 
Idle = 1002971 

BW Util Bottlenecks: 
RCDc_limit = 5659 
RCDWRc_limit = 2567 
WTRc_limit = 2909 
RTWc_limit = 2609 
CCDLc_limit = 1741 
rwq = 0 
CCDLc_limit_alone = 1467 
WTRc_limit_alone = 2721 
RTWc_limit_alone = 2523 

Commands details: 
total_CMD = 1193490 
n_nop = 1147478 
Read = 322 
Write = 0 
L2_Alloc = 0 
L2_WB = 43419 
n_act = 1166 
n_pre = 1150 
n_ref = 0 
n_req = 11179 
total_req = 43741 

Dual Bus Interface Util: 
issued_total_row = 2316 
issued_total_col = 43741 
Row_Bus_Util =  0.001941 
CoL_Bus_Util = 0.036650 
Either_Row_CoL_Bus_Util = 0.038552 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000978 
queue_avg = 8.902814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.90281
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147379 n_act=1181 n_pre=1165 n_ref_event=0 n_req=11225 n_rd=362 n_rd_L2_A=0 n_write=0 n_wr_bk=43447 bw_util=0.1468
n_activity=196902 dram_eff=0.89
bk0: 20a 1089969i bk1: 14a 1089577i bk2: 27a 1071432i bk3: 20a 1070510i bk4: 25a 1088931i bk5: 22a 1086791i bk6: 23a 1071322i bk7: 19a 1070417i bk8: 31a 1093299i bk9: 23a 1092949i bk10: 30a 1072625i bk11: 29a 1072388i bk12: 30a 1086200i bk13: 18a 1087098i bk14: 18a 1072646i bk15: 13a 1071906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894788
Row_Buffer_Locality_read = 0.143646
Row_Buffer_Locality_write = 0.919820
Bank_Level_Parallism = 9.585476
Bank_Level_Parallism_Col = 9.660983
Bank_Level_Parallism_Ready = 7.352992
write_to_read_ratio_blp_rw_average = 0.962031
GrpLevelPara = 3.766444 

BW Util details:
bwutil = 0.146827 
total_CMD = 1193490 
util_bw = 175234 
Wasted_Col = 10144 
Wasted_Row = 4970 
Idle = 1003142 

BW Util Bottlenecks: 
RCDc_limit = 6210 
RCDWRc_limit = 2443 
WTRc_limit = 3393 
RTWc_limit = 2827 
CCDLc_limit = 1959 
rwq = 0 
CCDLc_limit_alone = 1639 
WTRc_limit_alone = 3179 
RTWc_limit_alone = 2721 

Commands details: 
total_CMD = 1193490 
n_nop = 1147379 
Read = 362 
Write = 0 
L2_Alloc = 0 
L2_WB = 43447 
n_act = 1181 
n_pre = 1165 
n_ref = 0 
n_req = 11225 
total_req = 43809 

Dual Bus Interface Util: 
issued_total_row = 2346 
issued_total_col = 43809 
Row_Bus_Util =  0.001966 
CoL_Bus_Util = 0.036707 
Either_Row_CoL_Bus_Util = 0.038635 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.000954 
queue_avg = 8.900049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.90005
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147189 n_act=1230 n_pre=1214 n_ref_event=0 n_req=11255 n_rd=374 n_rd_L2_A=0 n_write=0 n_wr_bk=43518 bw_util=0.1471
n_activity=200948 dram_eff=0.8737
bk0: 22a 1084853i bk1: 10a 1089440i bk2: 25a 1070870i bk3: 20a 1070713i bk4: 22a 1082974i bk5: 27a 1084595i bk6: 22a 1071749i bk7: 21a 1074092i bk8: 27a 1090834i bk9: 25a 1091696i bk10: 34a 1072222i bk11: 38a 1074276i bk12: 25a 1086115i bk13: 18a 1085948i bk14: 23a 1067671i bk15: 15a 1069374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890715
Row_Buffer_Locality_read = 0.104278
Row_Buffer_Locality_write = 0.917747
Bank_Level_Parallism = 9.559121
Bank_Level_Parallism_Col = 9.708928
Bank_Level_Parallism_Ready = 7.432075
write_to_read_ratio_blp_rw_average = 0.959074
GrpLevelPara = 3.751444 

BW Util details:
bwutil = 0.147105 
total_CMD = 1193490 
util_bw = 175566 
Wasted_Col = 11160 
Wasted_Row = 6442 
Idle = 1000322 

BW Util Bottlenecks: 
RCDc_limit = 6862 
RCDWRc_limit = 2742 
WTRc_limit = 3480 
RTWc_limit = 2789 
CCDLc_limit = 1935 
rwq = 0 
CCDLc_limit_alone = 1623 
WTRc_limit_alone = 3262 
RTWc_limit_alone = 2695 

Commands details: 
total_CMD = 1193490 
n_nop = 1147189 
Read = 374 
Write = 0 
L2_Alloc = 0 
L2_WB = 43518 
n_act = 1230 
n_pre = 1214 
n_ref = 0 
n_req = 11255 
total_req = 43892 

Dual Bus Interface Util: 
issued_total_row = 2444 
issued_total_col = 43892 
Row_Bus_Util =  0.002048 
CoL_Bus_Util = 0.036776 
Either_Row_CoL_Bus_Util = 0.038795 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000756 
queue_avg = 8.903179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.90318
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147511 n_act=1147 n_pre=1131 n_ref_event=0 n_req=11180 n_rd=331 n_rd_L2_A=0 n_write=0 n_wr_bk=43390 bw_util=0.1465
n_activity=197497 dram_eff=0.8855
bk0: 23a 1088052i bk1: 7a 1089340i bk2: 25a 1071059i bk3: 22a 1069958i bk4: 19a 1088164i bk5: 17a 1088828i bk6: 25a 1071821i bk7: 14a 1074016i bk8: 23a 1092589i bk9: 11a 1092108i bk10: 35a 1072181i bk11: 34a 1071482i bk12: 34a 1087708i bk13: 12a 1088251i bk14: 11a 1072585i bk15: 19a 1070528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897317
Row_Buffer_Locality_read = 0.129909
Row_Buffer_Locality_write = 0.920730
Bank_Level_Parallism = 9.580503
Bank_Level_Parallism_Col = 9.708415
Bank_Level_Parallism_Ready = 7.384561
write_to_read_ratio_blp_rw_average = 0.964001
GrpLevelPara = 3.775864 

BW Util details:
bwutil = 0.146532 
total_CMD = 1193490 
util_bw = 174884 
Wasted_Col = 9827 
Wasted_Row = 5707 
Idle = 1003072 

BW Util Bottlenecks: 
RCDc_limit = 5739 
RCDWRc_limit = 2388 
WTRc_limit = 2830 
RTWc_limit = 2226 
CCDLc_limit = 1803 
rwq = 0 
CCDLc_limit_alone = 1533 
WTRc_limit_alone = 2628 
RTWc_limit_alone = 2158 

Commands details: 
total_CMD = 1193490 
n_nop = 1147511 
Read = 331 
Write = 0 
L2_Alloc = 0 
L2_WB = 43390 
n_act = 1147 
n_pre = 1131 
n_ref = 0 
n_req = 11180 
total_req = 43721 

Dual Bus Interface Util: 
issued_total_row = 2278 
issued_total_col = 43721 
Row_Bus_Util =  0.001909 
CoL_Bus_Util = 0.036633 
Either_Row_CoL_Bus_Util = 0.038525 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.000435 
queue_avg = 8.899765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.89977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147336 n_act=1190 n_pre=1174 n_ref_event=0 n_req=11207 n_rd=332 n_rd_L2_A=0 n_write=0 n_wr_bk=43490 bw_util=0.1469
n_activity=198960 dram_eff=0.881
bk0: 15a 1090078i bk1: 14a 1087436i bk2: 22a 1071664i bk3: 11a 1071191i bk4: 21a 1087792i bk5: 29a 1087247i bk6: 22a 1075762i bk7: 15a 1076684i bk8: 21a 1093019i bk9: 30a 1090898i bk10: 28a 1075078i bk11: 35a 1073487i bk12: 15a 1089930i bk13: 16a 1089238i bk14: 15a 1072122i bk15: 23a 1069907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893816
Row_Buffer_Locality_read = 0.105422
Row_Buffer_Locality_write = 0.917885
Bank_Level_Parallism = 9.440725
Bank_Level_Parallism_Col = 9.562529
Bank_Level_Parallism_Ready = 7.299181
write_to_read_ratio_blp_rw_average = 0.964275
GrpLevelPara = 3.753233 

BW Util details:
bwutil = 0.146870 
total_CMD = 1193490 
util_bw = 175288 
Wasted_Col = 10711 
Wasted_Row = 5874 
Idle = 1001617 

BW Util Bottlenecks: 
RCDc_limit = 6041 
RCDWRc_limit = 2708 
WTRc_limit = 2727 
RTWc_limit = 2949 
CCDLc_limit = 1971 
rwq = 0 
CCDLc_limit_alone = 1661 
WTRc_limit_alone = 2537 
RTWc_limit_alone = 2829 

Commands details: 
total_CMD = 1193490 
n_nop = 1147336 
Read = 332 
Write = 0 
L2_Alloc = 0 
L2_WB = 43490 
n_act = 1190 
n_pre = 1174 
n_ref = 0 
n_req = 11207 
total_req = 43822 

Dual Bus Interface Util: 
issued_total_row = 2364 
issued_total_col = 43822 
Row_Bus_Util =  0.001981 
CoL_Bus_Util = 0.036718 
Either_Row_CoL_Bus_Util = 0.038671 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000693 
queue_avg = 8.902518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.90252
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147559 n_act=1143 n_pre=1127 n_ref_event=0 n_req=11158 n_rd=307 n_rd_L2_A=0 n_write=0 n_wr_bk=43389 bw_util=0.1464
n_activity=195865 dram_eff=0.8924
bk0: 19a 1087838i bk1: 11a 1088843i bk2: 19a 1070970i bk3: 16a 1071179i bk4: 18a 1085195i bk5: 27a 1084196i bk6: 21a 1071821i bk7: 16a 1075202i bk8: 22a 1092294i bk9: 22a 1091466i bk10: 28a 1070496i bk11: 27a 1072955i bk12: 21a 1088282i bk13: 11a 1089453i bk14: 9a 1070761i bk15: 20a 1071774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897544
Row_Buffer_Locality_read = 0.068404
Row_Buffer_Locality_write = 0.921007
Bank_Level_Parallism = 9.667942
Bank_Level_Parallism_Col = 9.757736
Bank_Level_Parallism_Ready = 7.426790
write_to_read_ratio_blp_rw_average = 0.966003
GrpLevelPara = 3.776899 

BW Util details:
bwutil = 0.146448 
total_CMD = 1193490 
util_bw = 174784 
Wasted_Col = 9541 
Wasted_Row = 4957 
Idle = 1004208 

BW Util Bottlenecks: 
RCDc_limit = 5840 
RCDWRc_limit = 2203 
WTRc_limit = 2649 
RTWc_limit = 2527 
CCDLc_limit = 1809 
rwq = 0 
CCDLc_limit_alone = 1488 
WTRc_limit_alone = 2414 
RTWc_limit_alone = 2441 

Commands details: 
total_CMD = 1193490 
n_nop = 1147559 
Read = 307 
Write = 0 
L2_Alloc = 0 
L2_WB = 43389 
n_act = 1143 
n_pre = 1127 
n_ref = 0 
n_req = 11158 
total_req = 43696 

Dual Bus Interface Util: 
issued_total_row = 2270 
issued_total_col = 43696 
Row_Bus_Util =  0.001902 
CoL_Bus_Util = 0.036612 
Either_Row_CoL_Bus_Util = 0.038485 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000762 
queue_avg = 8.904214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.90421
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1193490 n_nop=1147480 n_act=1165 n_pre=1150 n_ref_event=0 n_req=11174 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=43407 bw_util=0.1465
n_activity=197438 dram_eff=0.8859
bk0: 13a 1089402i bk1: 12a 1088005i bk2: 20a 1074080i bk3: 21a 1073360i bk4: 15a 1086616i bk5: 15a 1085235i bk6: 18a 1069675i bk7: 20a 1073123i bk8: 21a 1093151i bk9: 25a 1091041i bk10: 31a 1072595i bk11: 34a 1071979i bk12: 22a 1089372i bk13: 20a 1088890i bk14: 13a 1071838i bk15: 19a 1069562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895641
Row_Buffer_Locality_read = 0.075235
Row_Buffer_Locality_write = 0.919753
Bank_Level_Parallism = 9.561263
Bank_Level_Parallism_Col = 9.680621
Bank_Level_Parallism_Ready = 7.381984
write_to_read_ratio_blp_rw_average = 0.964597
GrpLevelPara = 3.760944 

BW Util details:
bwutil = 0.146548 
total_CMD = 1193490 
util_bw = 174904 
Wasted_Col = 10285 
Wasted_Row = 5648 
Idle = 1002653 

BW Util Bottlenecks: 
RCDc_limit = 6145 
RCDWRc_limit = 2445 
WTRc_limit = 2708 
RTWc_limit = 2745 
CCDLc_limit = 1876 
rwq = 0 
CCDLc_limit_alone = 1540 
WTRc_limit_alone = 2479 
RTWc_limit_alone = 2638 

Commands details: 
total_CMD = 1193490 
n_nop = 1147480 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 43407 
n_act = 1165 
n_pre = 1150 
n_ref = 0 
n_req = 11174 
total_req = 43726 

Dual Bus Interface Util: 
issued_total_row = 2315 
issued_total_col = 43726 
Row_Bus_Util =  0.001940 
CoL_Bus_Util = 0.036637 
Either_Row_CoL_Bus_Util = 0.038551 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.000674 
queue_avg = 8.899812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.89981

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25568, Miss = 25428, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 25672, Miss = 25464, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 25647, Miss = 25464, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25623, Miss = 25455, Miss_rate = 0.993, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 25568, Miss = 25444, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25546, Miss = 25420, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 25556, Miss = 25426, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25505, Miss = 25391, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25540, Miss = 25414, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 25570, Miss = 25427, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25580, Miss = 25434, Miss_rate = 0.994, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 25548, Miss = 25420, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 25627, Miss = 25467, Miss_rate = 0.994, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 25556, Miss = 25418, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 25748, Miss = 25474, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25682, Miss = 25446, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 27825, Miss = 25467, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 25519, Miss = 25408, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 25602, Miss = 25435, Miss_rate = 0.993, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 25589, Miss = 25447, Miss_rate = 0.994, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 25625, Miss = 25429, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 25534, Miss = 25422, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 25544, Miss = 25425, Miss_rate = 0.995, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 25569, Miss = 25438, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 616343
L2_total_cache_misses = 610463
L2_total_cache_miss_rate = 0.9905
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 454873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 606849
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=616343
icnt_total_pkts_simt_to_mem=616343
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 616343
Req_Network_cycles = 465400
Req_Network_injected_packets_per_cycle =       1.3243 
Req_Network_conflicts_per_cycle =       0.2841
Req_Network_conflicts_per_cycle_util =       1.5685
Req_Bank_Level_Parallism =       7.3129
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2289
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1501

Reply_Network_injected_packets_num = 616343
Reply_Network_cycles = 465400
Reply_Network_injected_packets_per_cycle =        1.3243
Reply_Network_conflicts_per_cycle =        0.8710
Reply_Network_conflicts_per_cycle_util =       4.7927
Reply_Bank_Level_Parallism =       7.2875
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3115
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0441
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 2 sec (1262 sec)
gpgpu_simulation_rate = 50037 (inst/sec)
gpgpu_simulation_rate = 368 (cycle/sec)
gpgpu_silicon_slowdown = 3709239x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (9,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 8: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 3650075
gpu_sim_insn = 3102409
gpu_ipc =       0.8500
gpu_tot_sim_cycle = 4115475
gpu_tot_sim_insn = 66249226
gpu_tot_ipc =      16.0976
gpu_tot_issued_cta = 18959
gpu_occupancy = 13.5483% 
gpu_tot_occupancy = 26.4895% 
max_total_param_size = 0
gpu_stall_dramfull = 55312
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1895
partiton_level_parallism_total  =       0.3178
partiton_level_parallism_util =       1.9988
partiton_level_parallism_util_total  =       3.0393
L2_BW  =       8.2781 GB/Sec
L2_BW_total  =      13.8836 GB/Sec
gpu_total_sim_rate=12270

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20528, Miss = 20514, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12428
	L1D_cache_core[1]: Access = 20240, Miss = 20226, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12466
	L1D_cache_core[2]: Access = 20400, Miss = 20386, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 13033
	L1D_cache_core[3]: Access = 20400, Miss = 20386, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12730
	L1D_cache_core[4]: Access = 20072, Miss = 20062, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 13109
	L1D_cache_core[5]: Access = 145870, Miss = 75702, Miss_rate = 0.519, Pending_hits = 300, Reservation_fails = 22007
	L1D_cache_core[6]: Access = 130389, Miss = 72488, Miss_rate = 0.556, Pending_hits = 304, Reservation_fails = 23183
	L1D_cache_core[7]: Access = 126045, Miss = 68840, Miss_rate = 0.546, Pending_hits = 418, Reservation_fails = 22837
	L1D_cache_core[8]: Access = 98756, Miss = 59581, Miss_rate = 0.603, Pending_hits = 265, Reservation_fails = 19286
	L1D_cache_core[9]: Access = 92904, Miss = 55595, Miss_rate = 0.598, Pending_hits = 287, Reservation_fails = 19324
	L1D_cache_core[10]: Access = 100426, Miss = 53712, Miss_rate = 0.535, Pending_hits = 481, Reservation_fails = 18308
	L1D_cache_core[11]: Access = 91340, Miss = 53007, Miss_rate = 0.580, Pending_hits = 374, Reservation_fails = 19790
	L1D_cache_core[12]: Access = 76534, Miss = 44516, Miss_rate = 0.582, Pending_hits = 234, Reservation_fails = 15522
	L1D_cache_core[13]: Access = 37821, Miss = 25854, Miss_rate = 0.684, Pending_hits = 58, Reservation_fails = 12750
	L1D_cache_core[14]: Access = 20192, Miss = 20192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12953
	L1D_cache_core[15]: Access = 20416, Miss = 20416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12967
	L1D_cache_core[16]: Access = 20256, Miss = 20256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12810
	L1D_cache_core[17]: Access = 20128, Miss = 20128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13270
	L1D_cache_core[18]: Access = 20096, Miss = 20096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12833
	L1D_cache_core[19]: Access = 20320, Miss = 20320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13063
	L1D_cache_core[20]: Access = 20251, Miss = 20251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12854
	L1D_cache_core[21]: Access = 20420, Miss = 20420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12775
	L1D_cache_core[22]: Access = 19946, Miss = 19939, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 13338
	L1D_cache_core[23]: Access = 20287, Miss = 20023, Miss_rate = 0.987, Pending_hits = 8, Reservation_fails = 12966
	L1D_cache_core[24]: Access = 20117, Miss = 20109, Miss_rate = 1.000, Pending_hits = 7, Reservation_fails = 12882
	L1D_cache_core[25]: Access = 29241, Miss = 22778, Miss_rate = 0.779, Pending_hits = 22, Reservation_fails = 12554
	L1D_cache_core[26]: Access = 20304, Miss = 20290, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12876
	L1D_cache_core[27]: Access = 19984, Miss = 19970, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12951
	L1D_cache_core[28]: Access = 20240, Miss = 20226, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 12746
	L1D_cache_core[29]: Access = 20464, Miss = 20450, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 13081
	L1D_total_cache_accesses = 1334387
	L1D_total_cache_misses = 936733
	L1D_total_cache_miss_rate = 0.7020
	L1D_total_cache_pending_hits = 2828
	L1D_total_cache_reservation_fails = 443692
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 387162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 56604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2828
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 387088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 473341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 686437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 647950

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 49337
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7267
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 387088
ctas_completed 18959, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2251, 2251, 2251, 2251, 2251, 2251, 2251, 2251, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 
gpgpu_n_tot_thrd_icount = 92502400
gpgpu_n_tot_w_icount = 2890700
gpgpu_n_stall_shd_mem = 507650
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 660143
gpgpu_n_mem_write_global = 647950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1144036
gpgpu_n_store_insn = 4953363
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9734662
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 212300
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 295350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:450518	W0_Idle:28650536	W0_Scoreboard:18719350	W1:321746	W2:124806	W3:66781	W4:45162	W5:25903	W6:22119	W7:17881	W8:13492	W9:12424	W10:9902	W11:10266	W12:9383	W13:9039	W14:9466	W15:6875	W16:6991	W17:6195	W18:5377	W19:4429	W20:3991	W21:3747	W22:3332	W23:3194	W24:3223	W25:3267	W26:2495	W27:2732	W28:2402	W29:2228	W30:2204	W31:2373	W32:2127275
single_issue_nums: WS0:721236	WS1:773317	WS2:675129	WS3:721018	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2371576 {8:296447,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25918000 {40:647950,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14547840 {40:363696,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11857880 {40:296447,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5183600 {8:647950,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14547840 {40:363696,}
maxmflatency = 2551 
max_icnt2mem_latency = 457 
maxmrqlatency = 1475 
max_icnt2sh_latency = 232 
averagemflatency = 294 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 130 
avg_icnt2sh_latency = 6 
mrq_lat_table:238974 	1470 	2877 	6501 	18371 	9989 	21868 	20721 	40405 	36652 	2943 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	565747 	737473 	3385 	1463 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	301615 	31110 	15251 	9462 	821119 	115911 	10772 	2853 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	860066 	206144 	116267 	73026 	41473 	10229 	888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2487 	1588 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    469592    322040    767653    472030    360507    417934    485070    264888    293794    298992    444698    277469    547550    290159    436199    417920 
dram[1]:    412141    233207    308934    367873    275494    264642    360859    330017    421697    360428    275573    501820    313244    398528    263033    376570 
dram[2]:    305543    742437    251769    502709    319721    315448    246054    405725    317668    499971    246968    444120    274357    326092    333968    596027 
dram[3]:    277199    425947    324136    279562    341322    434687    358220    388770    304294    317815    426644    276519    278114    190457    252315    375841 
dram[4]:    388417    314865    353523    305157    324527    256126    343556    302083    243901    276864    276516    308531    265347    274079    331064    311318 
dram[5]:    425558    535109    290218    305654    274602    475604    306040    294213    327214    415867    403649    245115    277036    242465    332559    401657 
dram[6]:    449854    321362    351635    531336    335333    321189    432522    404860    477029    322275    269877    293581    348343    593822    366346    329136 
dram[7]:    420358    310128    535466    379225    374003    275168    494461    280363    289380    484961    341568    210554    373954    387613    370547    333399 
dram[8]:    621572    306213    344117    407772    284856    291684    583395    221316    442222    312076    262597    415383    389688    356852    396859    308225 
dram[9]:    374498    305462    502378    308074    461806    361248    292506    303360    420156    323120    309427    379174    260734    361248    337120    356840 
dram[10]:    663102    280666    355060    348527    371936    349484    256846    260725    311732    370353    345580    248723    315997    244315    291087    314911 
dram[11]:    287047    356493    376769    361596    609684    305176    316967    359771    502652    479674    322352    353041    485060    316221    561177    260457 
average row accesses per activate:
dram[0]:  1.545890  1.500370  1.558755  1.507102  1.485512  1.464546  1.496220  1.459897  1.489123  1.479424  1.490062  1.464660  1.477335  1.476610  1.526435  1.531931 
dram[1]:  1.562397  1.530549  1.507868  1.503849  1.521583  1.461845  1.518519  1.488308  1.520179  1.467208  1.482570  1.458809  1.524981  1.502534  1.522231  1.516035 
dram[2]:  1.545310  1.525989  1.531297  1.528701  1.487473  1.489627  1.499653  1.511473  1.516729  1.486486  1.479038  1.472185  1.491039  1.503249  1.560474  1.507440 
dram[3]:  1.529680  1.522605  1.537348  1.530643  1.481584  1.470226  1.522761  1.500699  1.483939  1.492086  1.475487  1.495720  1.478596  1.475227  1.514749  1.549571 
dram[4]:  1.498551  1.522762  1.508006  1.540274  1.472011  1.480625  1.472900  1.507184  1.477397  1.504237  1.459124  1.496518  1.471788  1.483737  1.524481  1.578820 
dram[5]:  1.518741  1.577346  1.512894  1.512391  1.478172  1.504762  1.542296  1.527716  1.524194  1.503292  1.508909  1.500356  1.475994  1.491379  1.561459  1.527735 
dram[6]:  1.536736  1.525191  1.526236  1.498577  1.496503  1.486616  1.505376  1.483937  1.455873  1.490155  1.482594  1.509622  1.499289  1.471774  1.517629  1.538043 
dram[7]:  1.527314  1.541732  1.497893  1.557210  1.467026  1.466090  1.507215  1.515441  1.471826  1.484342  1.487597  1.488079  1.461953  1.471579  1.513474  1.549020 
dram[8]:  1.548077  1.524653  1.500362  1.566008  1.485852  1.470788  1.482639  1.499649  1.468622  1.501834  1.481481  1.481557  1.472954  1.481250  1.534706  1.566343 
dram[9]:  1.517530  1.540456  1.561815  1.554065  1.485017  1.473288  1.475900  1.474472  1.523229  1.514243  1.508256  1.457672  1.488372  1.476458  1.541762  1.523846 
dram[10]:  1.513804  1.519096  1.536090  1.509380  1.472654  1.464761  1.454663  1.472332  1.479050  1.489665  1.457143  1.446529  1.506512  1.490947  1.511817  1.499297 
dram[11]:  1.557096  1.544867  1.551908  1.571076  1.498950  1.506102  1.485636  1.486889  1.510997  1.511663  1.444516  1.510043  1.478140  1.496012  1.528345  1.576569 
average row locality = 400771/266727 = 1.502551
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       790       839       818       939       906       959       954       999       924       939       956      1006       932       959       856       867 
dram[1]:       768       799       917       950       905       964       848       927       858       939       979      1049       875       899       855       891 
dram[2]:       775       790       880       840       898       950       916       866       868       910       948       969       883       893       841       877 
dram[3]:       842       833       831       857       917       948       881       911       913       866       989       909       895       911       895       833 
dram[4]:       871       844       875       849       905       965       953       889       944       921      1008       949       966       945       880       833 
dram[5]:       855       753       923       886       945       876       838       877       885       860       916       905       944       885       834       831 
dram[6]:       836       846       849       919       930       930       888       936       948       903       948       898       915       976       856       827 
dram[7]:       853       808       927       834       947       965       895       880       962       934       896       922       958       904       902       837 
dram[8]:       777       815       883       817       937       945       935       935       944       870       921       972       936       939       852       804 
dram[9]:       836       815       835       812       924       924       953       939       847       834       926       996       929       902       858       855 
dram[10]:       816       789       855       870       946       968       991       990       912       872      1023      1082       881       906       877       952 
dram[11]:       786       781       851       760       928       911       957       911       884       832      1029       949       919       871       852       775 
total dram reads = 172033
bank skew: 1082/753 = 1.44
chip skew: 14730/13996 = 1.05
number of total write accesses:
dram[0]:      3646      3705      3798      3817      3804      3871      3843      3917      3770      3801      3777      3820      3788      3812      3673      3714 
dram[1]:      3641      3685      3818      3834      3817      3858      3785      3866      3724      3827      3785      3861      3722      3753      3684      3727 
dram[2]:      3691      3688      3790      3785      3788      3825      3842      3802      3731      3752      3800      3778      3764      3781      3639      3656 
dram[3]:      3700      3676      3795      3776      3821      3824      3809      3844      3793      3777      3818      3755      3771      3751      3694      3657 
dram[4]:      3709      3698      3818      3773      3827      3853      3855      3855      3804      3756      3833      3773      3773      3771      3702      3617 
dram[5]:      3702      3595      3813      3807      3842      3788      3829      3832      3746      3753      3798      3784      3782      3747      3649      3673 
dram[6]:      3678      3671      3752      3816      3843      3868      3828      3866      3814      3793      3819      3795      3745      3802      3701      3659 
dram[7]:      3679      3662      3824      3760      3865      3880      3795      3771      3773      3762      3783      3757      3773      3747      3713      3664 
dram[8]:      3648      3652      3806      3767      3847      3852      3805      3812      3772      3730      3756      3775      3757      3786      3667      3644 
dram[9]:      3656      3642      3776      3755      3824      3870      3842      3844      3719      3729      3732      3800      3761      3763      3669      3664 
dram[10]:      3669      3667      3818      3836      3873      3891      3878      3869      3803      3789      3827      3866      3773      3806      3721      3721 
dram[11]:      3647      3635      3797      3751      3849      3797      3832      3797      3735      3720      3836      3755      3797      3748      3696      3593 
total dram writes = 723445
bank skew: 3917/3593 = 1.09
chip skew: 60807/59985 = 1.01
average mf latency per bank:
dram[0]:        426       420       454       480       425       434       432       423       429       412       420       430       420       449       426       429
dram[1]:        427       404       457       438       429       431       434       410       435       413       440       433       416       421       426       421
dram[2]:        423       435       448       448       459       439       440       450       439       428       444       438       429       438       444       448
dram[3]:        392       377       367       374       386       395       388       380       366       356       393       392       362       385       376       381
dram[4]:        424       462       421       432       434       439       413       423       407       411       420       428       421       441       424       436
dram[5]:        450       449       442       437       430       438       414       419       410       418       418       421       436       420       428       425
dram[6]:        387       367       385       377       363       362       386       371       368       356       357       353       377       363       352       361
dram[7]:        359       332       354       372       368       361       377       358       359       351       365       370       351       348       372       362
dram[8]:        506       401       417       425       400       410       423       417       401       401       421       424       426       417       391       408
dram[9]:        432       433       419       409       425       429       410       405       413       425       422       430       438       415       416       423
dram[10]:        376       357       367       361       381       374      4828       350       364       351       376       377       363       336       363       377
dram[11]:        397       401       402       402       399       399       390       412       397       403       394       417       402       411       399       405
maximum mf latency per bank:
dram[0]:       1888      1980      2120      2006      1317      2078      1935      1727      1896      2050      1505      1366      1699      2551      1738      1987
dram[1]:       1809      1352      2179      1698      1638      1845      1610      1857      1910      1280      1698      1639      1455      1536      1842      1756
dram[2]:       1975      1512      2090      1452      1906      1814      2143      1777      1967      1525      1916      1509      1760      2302      1426      1480
dram[3]:       1544      1439      1314      1468      1144      1563      1250      1239       949      1155      1606      1339      1071       982      1076      1108
dram[4]:       1589      1488      1127      1508      1021      1456      1341      1229       992      1722      1700      1611      1191      1781      1195      1429
dram[5]:       1246      1106      1024      1198      1650      1706      1275      1546      1918      1467      1237      1281      1270      1252      1643      1320
dram[6]:       1693      1548      1159      1814      1380      1048      1386      1527      1317      1417      1908      1393      1500      1695      1555      1362
dram[7]:       1923      1462      1286      1668      1656      1521      1551      1472      1370      1681      1230      1237      1437      1573      1745      1123
dram[8]:       1728      1624      1763      1423      1248      1062      1580      2031      1391      1401      1541      1395      1368      1386      1728      1742
dram[9]:       1799      1430      1818      1263      2016      1377      1922      1636      1091      1345      1628      1550      2042      1405      1639      2031
dram[10]:       1440      1809      1360      1442      1836      1689      1730      2220      1626      1546      1405      1353      1937      1384      1323      1442
dram[11]:       1888      2194      1440      1433      2019      1489      1905      1903      1473      1017      1921      2053      1438      1204      1896      1717

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10434899 n_act=22680 n_pre=22664 n_ref_event=0 n_req=33918 n_rd=14643 n_rd_L2_A=0 n_write=0 n_wr_bk=60556 bw_util=0.0285
n_activity=1081312 dram_eff=0.2782
bk0: 790a 10360773i bk1: 839a 10355743i bk2: 818a 10340206i bk3: 939a 10333696i bk4: 906a 10352887i bk5: 959a 10344449i bk6: 954a 10334905i bk7: 999a 10327622i bk8: 924a 10357777i bk9: 939a 10352169i bk10: 956a 10333045i bk11: 1006a 10328837i bk12: 932a 10347895i bk13: 959a 10345505i bk14: 856a 10340233i bk15: 867a 10340311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.331329
Row_Buffer_Locality_read = 0.055931
Row_Buffer_Locality_write = 0.540545
Bank_Level_Parallism = 4.017900
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 4.757676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028501 
total_CMD = 10553992 
util_bw = 300796 
Wasted_Col = 367813 
Wasted_Row = 191539 
Idle = 9693844 

BW Util Bottlenecks: 
RCDc_limit = 278280 
RCDWRc_limit = 91150 
WTRc_limit = 113203 
RTWc_limit = 117878 
CCDLc_limit = 28562 
rwq = 0 
CCDLc_limit_alone = 17752 
WTRc_limit_alone = 106863 
RTWc_limit_alone = 113408 

Commands details: 
total_CMD = 10553992 
n_nop = 10434899 
Read = 14643 
Write = 0 
L2_Alloc = 0 
L2_WB = 60556 
n_act = 22680 
n_pre = 22664 
n_ref = 0 
n_req = 33918 
total_req = 75199 

Dual Bus Interface Util: 
issued_total_row = 45344 
issued_total_col = 75199 
Row_Bus_Util =  0.004296 
CoL_Bus_Util = 0.007125 
Either_Row_CoL_Bus_Util = 0.011284 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.012175 
queue_avg = 1.071458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10435941 n_act=22291 n_pre=22275 n_ref_event=0 n_req=33525 n_rd=14423 n_rd_L2_A=0 n_write=0 n_wr_bk=60387 bw_util=0.02835
n_activity=1081417 dram_eff=0.2767
bk0: 768a 10364657i bk1: 799a 10362980i bk2: 917a 10333858i bk3: 950a 10333838i bk4: 905a 10352694i bk5: 964a 10346262i bk6: 848a 10343934i bk7: 927a 10334995i bk8: 858a 10365496i bk9: 939a 10354367i bk10: 979a 10334963i bk11: 1049a 10325183i bk12: 875a 10354444i bk13: 899a 10351462i bk14: 855a 10341257i bk15: 891a 10340404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.335093
Row_Buffer_Locality_read = 0.057894
Row_Buffer_Locality_write = 0.544393
Bank_Level_Parallism = 3.969310
Bank_Level_Parallism_Col = 4.029979
Bank_Level_Parallism_Ready = 4.770039
write_to_read_ratio_blp_rw_average = 0.562211
GrpLevelPara = 2.101627 

BW Util details:
bwutil = 0.028353 
total_CMD = 10553992 
util_bw = 299240 
Wasted_Col = 366263 
Wasted_Row = 193745 
Idle = 9694744 

BW Util Bottlenecks: 
RCDc_limit = 276115 
RCDWRc_limit = 89877 
WTRc_limit = 107217 
RTWc_limit = 116424 
CCDLc_limit = 28835 
rwq = 0 
CCDLc_limit_alone = 18183 
WTRc_limit_alone = 101197 
RTWc_limit_alone = 111792 

Commands details: 
total_CMD = 10553992 
n_nop = 10435941 
Read = 14423 
Write = 0 
L2_Alloc = 0 
L2_WB = 60387 
n_act = 22291 
n_pre = 22275 
n_ref = 0 
n_req = 33525 
total_req = 74810 

Dual Bus Interface Util: 
issued_total_row = 44566 
issued_total_col = 74810 
Row_Bus_Util =  0.004223 
CoL_Bus_Util = 0.007088 
Either_Row_CoL_Bus_Util = 0.011185 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.011224 
queue_avg = 1.065931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10437262 n_act=21915 n_pre=21899 n_ref_event=0 n_req=33036 n_rd=14104 n_rd_L2_A=0 n_write=0 n_wr_bk=60112 bw_util=0.02813
n_activity=1070439 dram_eff=0.2773
bk0: 775a 10362057i bk1: 790a 10360223i bk2: 880a 10339674i bk3: 840a 10341847i bk4: 898a 10355226i bk5: 950a 10352917i bk6: 916a 10335936i bk7: 866a 10341370i bk8: 868a 10363738i bk9: 910a 10360329i bk10: 948a 10338433i bk11: 969a 10336926i bk12: 883a 10353712i bk13: 893a 10351866i bk14: 841a 10347765i bk15: 877a 10342934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.336633
Row_Buffer_Locality_read = 0.051404
Row_Buffer_Locality_write = 0.549123
Bank_Level_Parallism = 3.962631
Bank_Level_Parallism_Col = 4.028489
Bank_Level_Parallism_Ready = 4.738530
write_to_read_ratio_blp_rw_average = 0.563970
GrpLevelPara = 2.115763 

BW Util details:
bwutil = 0.028128 
total_CMD = 10553992 
util_bw = 296864 
Wasted_Col = 360214 
Wasted_Row = 192336 
Idle = 9704578 

BW Util Bottlenecks: 
RCDc_limit = 271573 
RCDWRc_limit = 88693 
WTRc_limit = 106296 
RTWc_limit = 112945 
CCDLc_limit = 28043 
rwq = 0 
CCDLc_limit_alone = 17713 
WTRc_limit_alone = 100407 
RTWc_limit_alone = 108504 

Commands details: 
total_CMD = 10553992 
n_nop = 10437262 
Read = 14104 
Write = 0 
L2_Alloc = 0 
L2_WB = 60112 
n_act = 21915 
n_pre = 21899 
n_ref = 0 
n_req = 33036 
total_req = 74216 

Dual Bus Interface Util: 
issued_total_row = 43814 
issued_total_col = 74216 
Row_Bus_Util =  0.004151 
CoL_Bus_Util = 0.007032 
Either_Row_CoL_Bus_Util = 0.011060 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.011137 
queue_avg = 1.064579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10436534 n_act=22169 n_pre=22153 n_ref_event=0 n_req=33315 n_rd=14231 n_rd_L2_A=0 n_write=0 n_wr_bk=60261 bw_util=0.02823
n_activity=1070217 dram_eff=0.2784
bk0: 842a 10360044i bk1: 833a 10359501i bk2: 831a 10339488i bk3: 857a 10336766i bk4: 917a 10349937i bk5: 948a 10345799i bk6: 881a 10339460i bk7: 911a 10335954i bk8: 913a 10357274i bk9: 866a 10356795i bk10: 989a 10335449i bk11: 909a 10340854i bk12: 895a 10352491i bk13: 911a 10354928i bk14: 895a 10339696i bk15: 833a 10342404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.334564
Row_Buffer_Locality_read = 0.054599
Row_Buffer_Locality_write = 0.543335
Bank_Level_Parallism = 4.021229
Bank_Level_Parallism_Col = 4.070789
Bank_Level_Parallism_Ready = 4.791689
write_to_read_ratio_blp_rw_average = 0.565554
GrpLevelPara = 2.128502 

BW Util details:
bwutil = 0.028233 
total_CMD = 10553992 
util_bw = 297968 
Wasted_Col = 358420 
Wasted_Row = 190302 
Idle = 9707302 

BW Util Bottlenecks: 
RCDc_limit = 271830 
RCDWRc_limit = 89462 
WTRc_limit = 109496 
RTWc_limit = 115455 
CCDLc_limit = 28351 
rwq = 0 
CCDLc_limit_alone = 17869 
WTRc_limit_alone = 103444 
RTWc_limit_alone = 111025 

Commands details: 
total_CMD = 10553992 
n_nop = 10436534 
Read = 14231 
Write = 0 
L2_Alloc = 0 
L2_WB = 60261 
n_act = 22169 
n_pre = 22153 
n_ref = 0 
n_req = 33315 
total_req = 74492 

Dual Bus Interface Util: 
issued_total_row = 44322 
issued_total_col = 74492 
Row_Bus_Util =  0.004200 
CoL_Bus_Util = 0.007058 
Either_Row_CoL_Bus_Util = 0.011129 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.011545 
queue_avg = 1.049454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10435362 n_act=22516 n_pre=22500 n_ref_event=0 n_req=33738 n_rd=14597 n_rd_L2_A=0 n_write=0 n_wr_bk=60417 bw_util=0.02843
n_activity=1072017 dram_eff=0.2799
bk0: 871a 10354704i bk1: 844a 10359751i bk2: 875a 10335229i bk3: 849a 10340155i bk4: 905a 10348432i bk5: 965a 10344388i bk6: 953a 10333015i bk7: 889a 10339429i bk8: 944a 10353020i bk9: 921a 10358256i bk10: 1008a 10329835i bk11: 949a 10337394i bk12: 966a 10345805i bk13: 945a 10348028i bk14: 880a 10339761i bk15: 833a 10348353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.332622
Row_Buffer_Locality_read = 0.057615
Row_Buffer_Locality_write = 0.542344
Bank_Level_Parallism = 4.038840
Bank_Level_Parallism_Col = 4.064737
Bank_Level_Parallism_Ready = 4.785969
write_to_read_ratio_blp_rw_average = 0.559753
GrpLevelPara = 2.117481 

BW Util details:
bwutil = 0.028431 
total_CMD = 10553992 
util_bw = 300056 
Wasted_Col = 362870 
Wasted_Row = 187961 
Idle = 9703105 

BW Util Bottlenecks: 
RCDc_limit = 276645 
RCDWRc_limit = 90602 
WTRc_limit = 113209 
RTWc_limit = 117649 
CCDLc_limit = 29153 
rwq = 0 
CCDLc_limit_alone = 18133 
WTRc_limit_alone = 106797 
RTWc_limit_alone = 113041 

Commands details: 
total_CMD = 10553992 
n_nop = 10435362 
Read = 14597 
Write = 0 
L2_Alloc = 0 
L2_WB = 60417 
n_act = 22516 
n_pre = 22500 
n_ref = 0 
n_req = 33738 
total_req = 75014 

Dual Bus Interface Util: 
issued_total_row = 45016 
issued_total_col = 75014 
Row_Bus_Util =  0.004265 
CoL_Bus_Util = 0.007108 
Either_Row_CoL_Bus_Util = 0.011240 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.011801 
queue_avg = 1.051374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10437669 n_act=21741 n_pre=21725 n_ref_event=0 n_req=32948 n_rd=14013 n_rd_L2_A=0 n_write=0 n_wr_bk=60140 bw_util=0.0281
n_activity=1067145 dram_eff=0.2779
bk0: 855a 10360163i bk1: 753a 10369115i bk2: 923a 10339848i bk3: 886a 10339464i bk4: 945a 10349903i bk5: 876a 10356501i bk6: 838a 10340548i bk7: 877a 10340732i bk8: 885a 10364635i bk9: 860a 10362144i bk10: 916a 10342249i bk11: 905a 10340478i bk12: 944a 10351445i bk13: 885a 10354815i bk14: 834a 10349077i bk15: 831a 10345825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.340142
Row_Buffer_Locality_read = 0.060872
Row_Buffer_Locality_write = 0.546818
Bank_Level_Parallism = 3.953172
Bank_Level_Parallism_Col = 4.030806
Bank_Level_Parallism_Ready = 4.784112
write_to_read_ratio_blp_rw_average = 0.568160
GrpLevelPara = 2.106584 

BW Util details:
bwutil = 0.028104 
total_CMD = 10553992 
util_bw = 296612 
Wasted_Col = 358899 
Wasted_Row = 190206 
Idle = 9708275 

BW Util Bottlenecks: 
RCDc_limit = 268020 
RCDWRc_limit = 89365 
WTRc_limit = 104190 
RTWc_limit = 113189 
CCDLc_limit = 28210 
rwq = 0 
CCDLc_limit_alone = 17747 
WTRc_limit_alone = 98121 
RTWc_limit_alone = 108795 

Commands details: 
total_CMD = 10553992 
n_nop = 10437669 
Read = 14013 
Write = 0 
L2_Alloc = 0 
L2_WB = 60140 
n_act = 21741 
n_pre = 21725 
n_ref = 0 
n_req = 32948 
total_req = 74153 

Dual Bus Interface Util: 
issued_total_row = 43466 
issued_total_col = 74153 
Row_Bus_Util =  0.004118 
CoL_Bus_Util = 0.007026 
Either_Row_CoL_Bus_Util = 0.011022 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.011141 
queue_avg = 1.048082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04808
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10435818 n_act=22381 n_pre=22365 n_ref_event=0 n_req=33581 n_rd=14405 n_rd_L2_A=0 n_write=0 n_wr_bk=60450 bw_util=0.02837
n_activity=1078745 dram_eff=0.2776
bk0: 836a 10361361i bk1: 846a 10359463i bk2: 849a 10344652i bk3: 919a 10333949i bk4: 930a 10352349i bk5: 930a 10348400i bk6: 888a 10335029i bk7: 936a 10331230i bk8: 948a 10351945i bk9: 903a 10357652i bk10: 948a 10333268i bk11: 898a 10336296i bk12: 915a 10352441i bk13: 976a 10346703i bk14: 856a 10343485i bk15: 827a 10343988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333522
Row_Buffer_Locality_read = 0.055675
Row_Buffer_Locality_write = 0.542240
Bank_Level_Parallism = 3.987172
Bank_Level_Parallism_Col = 4.038351
Bank_Level_Parallism_Ready = 4.759149
write_to_read_ratio_blp_rw_average = 0.561812
GrpLevelPara = 2.110321 

BW Util details:
bwutil = 0.028370 
total_CMD = 10553992 
util_bw = 299420 
Wasted_Col = 364221 
Wasted_Row = 193916 
Idle = 9696435 

BW Util Bottlenecks: 
RCDc_limit = 274961 
RCDWRc_limit = 90810 
WTRc_limit = 109246 
RTWc_limit = 116484 
CCDLc_limit = 28932 
rwq = 0 
CCDLc_limit_alone = 18082 
WTRc_limit_alone = 102968 
RTWc_limit_alone = 111912 

Commands details: 
total_CMD = 10553992 
n_nop = 10435818 
Read = 14405 
Write = 0 
L2_Alloc = 0 
L2_WB = 60450 
n_act = 22381 
n_pre = 22365 
n_ref = 0 
n_req = 33581 
total_req = 74855 

Dual Bus Interface Util: 
issued_total_row = 44746 
issued_total_col = 74855 
Row_Bus_Util =  0.004240 
CoL_Bus_Util = 0.007093 
Either_Row_CoL_Bus_Util = 0.011197 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.012075 
queue_avg = 1.058415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05841
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10436023 n_act=22329 n_pre=22313 n_ref_event=0 n_req=33469 n_rd=14424 n_rd_L2_A=0 n_write=0 n_wr_bk=60208 bw_util=0.02829
n_activity=1084122 dram_eff=0.2754
bk0: 853a 10357273i bk1: 808a 10363384i bk2: 927a 10334609i bk3: 834a 10345019i bk4: 947a 10343218i bk5: 965a 10342213i bk6: 895a 10336756i bk7: 880a 10341498i bk8: 962a 10352358i bk9: 934a 10356478i bk10: 896a 10338326i bk11: 922a 10339597i bk12: 958a 10347700i bk13: 904a 10350945i bk14: 902a 10335818i bk15: 837a 10345376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.332845
Row_Buffer_Locality_read = 0.054562
Row_Buffer_Locality_write = 0.543607
Bank_Level_Parallism = 3.984298
Bank_Level_Parallism_Col = 4.053447
Bank_Level_Parallism_Ready = 4.819311
write_to_read_ratio_blp_rw_average = 0.559281
GrpLevelPara = 2.105987 

BW Util details:
bwutil = 0.028286 
total_CMD = 10553992 
util_bw = 298528 
Wasted_Col = 365727 
Wasted_Row = 194573 
Idle = 9695164 

BW Util Bottlenecks: 
RCDc_limit = 277436 
RCDWRc_limit = 90098 
WTRc_limit = 109133 
RTWc_limit = 113726 
CCDLc_limit = 28175 
rwq = 0 
CCDLc_limit_alone = 17882 
WTRc_limit_alone = 103154 
RTWc_limit_alone = 109412 

Commands details: 
total_CMD = 10553992 
n_nop = 10436023 
Read = 14424 
Write = 0 
L2_Alloc = 0 
L2_WB = 60208 
n_act = 22329 
n_pre = 22313 
n_ref = 0 
n_req = 33469 
total_req = 74632 

Dual Bus Interface Util: 
issued_total_row = 44642 
issued_total_col = 74632 
Row_Bus_Util =  0.004230 
CoL_Bus_Util = 0.007071 
Either_Row_CoL_Bus_Util = 0.011178 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.011062 
queue_avg = 1.054086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05409
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10436702 n_act=22131 n_pre=22115 n_ref_event=0 n_req=33248 n_rd=14282 n_rd_L2_A=0 n_write=0 n_wr_bk=60076 bw_util=0.02818
n_activity=1073432 dram_eff=0.2771
bk0: 777a 10362976i bk1: 815a 10361785i bk2: 883a 10336714i bk3: 817a 10343964i bk4: 937a 10350068i bk5: 945a 10350746i bk6: 935a 10332526i bk7: 935a 10335417i bk8: 944a 10352984i bk9: 870a 10359992i bk10: 921a 10336517i bk11: 972a 10333077i bk12: 936a 10351220i bk13: 939a 10351166i bk14: 852a 10342849i bk15: 804a 10348557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.334366
Row_Buffer_Locality_read = 0.054964
Row_Buffer_Locality_write = 0.544764
Bank_Level_Parallism = 3.997197
Bank_Level_Parallism_Col = 4.063195
Bank_Level_Parallism_Ready = 4.793403
write_to_read_ratio_blp_rw_average = 0.559516
GrpLevelPara = 2.120049 

BW Util details:
bwutil = 0.028182 
total_CMD = 10553992 
util_bw = 297432 
Wasted_Col = 361447 
Wasted_Row = 191825 
Idle = 9703288 

BW Util Bottlenecks: 
RCDc_limit = 273962 
RCDWRc_limit = 89210 
WTRc_limit = 111491 
RTWc_limit = 114825 
CCDLc_limit = 28774 
rwq = 0 
CCDLc_limit_alone = 18056 
WTRc_limit_alone = 105129 
RTWc_limit_alone = 110469 

Commands details: 
total_CMD = 10553992 
n_nop = 10436702 
Read = 14282 
Write = 0 
L2_Alloc = 0 
L2_WB = 60076 
n_act = 22131 
n_pre = 22115 
n_ref = 0 
n_req = 33248 
total_req = 74358 

Dual Bus Interface Util: 
issued_total_row = 44246 
issued_total_col = 74358 
Row_Bus_Util =  0.004192 
CoL_Bus_Util = 0.007045 
Either_Row_CoL_Bus_Util = 0.011113 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.011203 
queue_avg = 1.061284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06128
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10437123 n_act=21987 n_pre=21971 n_ref_event=0 n_req=33102 n_rd=14185 n_rd_L2_A=0 n_write=0 n_wr_bk=60046 bw_util=0.02813
n_activity=1087705 dram_eff=0.273
bk0: 836a 10360861i bk1: 815a 10361447i bk2: 835a 10345816i bk3: 812a 10348363i bk4: 924a 10351513i bk5: 924a 10351286i bk6: 953a 10337603i bk7: 939a 10337391i bk8: 847a 10365364i bk9: 834a 10364412i bk10: 926a 10342257i bk11: 996a 10333694i bk12: 929a 10353415i bk13: 902a 10355821i bk14: 858a 10343350i bk15: 855a 10342099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.335780
Row_Buffer_Locality_read = 0.052520
Row_Buffer_Locality_write = 0.548184
Bank_Level_Parallism = 3.908092
Bank_Level_Parallism_Col = 3.996331
Bank_Level_Parallism_Ready = 4.751042
write_to_read_ratio_blp_rw_average = 0.561949
GrpLevelPara = 2.097088 

BW Util details:
bwutil = 0.028134 
total_CMD = 10553992 
util_bw = 296924 
Wasted_Col = 364752 
Wasted_Row = 197250 
Idle = 9695066 

BW Util Bottlenecks: 
RCDc_limit = 274330 
RCDWRc_limit = 88954 
WTRc_limit = 104040 
RTWc_limit = 114292 
CCDLc_limit = 28519 
rwq = 0 
CCDLc_limit_alone = 17941 
WTRc_limit_alone = 97861 
RTWc_limit_alone = 109893 

Commands details: 
total_CMD = 10553992 
n_nop = 10437123 
Read = 14185 
Write = 0 
L2_Alloc = 0 
L2_WB = 60046 
n_act = 21987 
n_pre = 21971 
n_ref = 0 
n_req = 33102 
total_req = 74231 

Dual Bus Interface Util: 
issued_total_row = 43958 
issued_total_col = 74231 
Row_Bus_Util =  0.004165 
CoL_Bus_Util = 0.007033 
Either_Row_CoL_Bus_Util = 0.011073 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.011295 
queue_avg = 1.057349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05735
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10434041 n_act=22918 n_pre=22902 n_ref_event=0 n_req=34090 n_rd=14730 n_rd_L2_A=0 n_write=0 n_wr_bk=60807 bw_util=0.02863
n_activity=1100431 dram_eff=0.2746
bk0: 816a 10360760i bk1: 789a 10361907i bk2: 855a 10339844i bk3: 870a 10338358i bk4: 946a 10344735i bk5: 968a 10345779i bk6: 991a 10328735i bk7: 990a 10332458i bk8: 912a 10355887i bk9: 872a 10356217i bk10: 1023a 10327208i bk11: 1082a 10325028i bk12: 881a 10354297i bk13: 906a 10352620i bk14: 877a 10341051i bk15: 952a 10335489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.327721
Row_Buffer_Locality_read = 0.054107
Row_Buffer_Locality_write = 0.535899
Bank_Level_Parallism = 3.941010
Bank_Level_Parallism_Col = 3.985249
Bank_Level_Parallism_Ready = 4.754294
write_to_read_ratio_blp_rw_average = 0.558508
GrpLevelPara = 2.090337 

BW Util details:
bwutil = 0.028629 
total_CMD = 10553992 
util_bw = 302148 
Wasted_Col = 375925 
Wasted_Row = 197790 
Idle = 9678129 

BW Util Bottlenecks: 
RCDc_limit = 282820 
RCDWRc_limit = 93349 
WTRc_limit = 110970 
RTWc_limit = 120009 
CCDLc_limit = 29658 
rwq = 0 
CCDLc_limit_alone = 18297 
WTRc_limit_alone = 104317 
RTWc_limit_alone = 115301 

Commands details: 
total_CMD = 10553992 
n_nop = 10434041 
Read = 14730 
Write = 0 
L2_Alloc = 0 
L2_WB = 60807 
n_act = 22918 
n_pre = 22902 
n_ref = 0 
n_req = 34090 
total_req = 75537 

Dual Bus Interface Util: 
issued_total_row = 45820 
issued_total_col = 75537 
Row_Bus_Util =  0.004341 
CoL_Bus_Util = 0.007157 
Either_Row_CoL_Bus_Util = 0.011365 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.011721 
queue_avg = 1.055770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05577
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10553992 n_nop=10438008 n_act=21669 n_pre=21653 n_ref_event=0 n_req=32801 n_rd=13996 n_rd_L2_A=0 n_write=0 n_wr_bk=59985 bw_util=0.02804
n_activity=1057581 dram_eff=0.2798
bk0: 786a 10364278i bk1: 781a 10361980i bk2: 851a 10346309i bk3: 760a 10351051i bk4: 928a 10348876i bk5: 911a 10350872i bk6: 957a 10330899i bk7: 911a 10337128i bk8: 884a 10360139i bk9: 832a 10364511i bk10: 1029a 10329230i bk11: 949a 10336793i bk12: 919a 10352525i bk13: 871a 10356353i bk14: 852a 10343065i bk15: 775a 10348806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.339380
Row_Buffer_Locality_read = 0.053658
Row_Buffer_Locality_write = 0.552034
Bank_Level_Parallism = 4.005654
Bank_Level_Parallism_Col = 4.076386
Bank_Level_Parallism_Ready = 4.811615
write_to_read_ratio_blp_rw_average = 0.563981
GrpLevelPara = 2.117465 

BW Util details:
bwutil = 0.028039 
total_CMD = 10553992 
util_bw = 295924 
Wasted_Col = 355830 
Wasted_Row = 188928 
Idle = 9713310 

BW Util Bottlenecks: 
RCDc_limit = 269465 
RCDWRc_limit = 87281 
WTRc_limit = 103254 
RTWc_limit = 111731 
CCDLc_limit = 27750 
rwq = 0 
CCDLc_limit_alone = 17755 
WTRc_limit_alone = 97538 
RTWc_limit_alone = 107452 

Commands details: 
total_CMD = 10553992 
n_nop = 10438008 
Read = 13996 
Write = 0 
L2_Alloc = 0 
L2_WB = 59985 
n_act = 21669 
n_pre = 21653 
n_ref = 0 
n_req = 32801 
total_req = 73981 

Dual Bus Interface Util: 
issued_total_row = 43322 
issued_total_col = 73981 
Row_Bus_Util =  0.004105 
CoL_Bus_Util = 0.007010 
Either_Row_CoL_Bus_Util = 0.010990 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.011372 
queue_avg = 1.063636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06364

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50315, Miss = 32936, Miss_rate = 0.655, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 51773, Miss = 33307, Miss_rate = 0.643, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[2]: Access = 50483, Miss = 32805, Miss_rate = 0.650, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 49583, Miss = 33218, Miss_rate = 0.670, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 49725, Miss = 32809, Miss_rate = 0.660, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 49561, Miss = 32895, Miss_rate = 0.664, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[6]: Access = 49185, Miss = 32963, Miss_rate = 0.670, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 48588, Miss = 32868, Miss_rate = 0.676, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[8]: Access = 50543, Miss = 33202, Miss_rate = 0.657, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 50458, Miss = 32993, Miss_rate = 0.654, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[10]: Access = 50148, Miss = 32936, Miss_rate = 0.657, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 48916, Miss = 32665, Miss_rate = 0.668, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[12]: Access = 52454, Miss = 32961, Miss_rate = 0.628, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[13]: Access = 51273, Miss = 33023, Miss_rate = 0.644, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 51607, Miss = 33142, Miss_rate = 0.642, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[15]: Access = 50338, Miss = 32884, Miss_rate = 0.653, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 52806, Miss = 32985, Miss_rate = 0.625, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[17]: Access = 50224, Miss = 32897, Miss_rate = 0.655, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[18]: Access = 50089, Miss = 32910, Miss_rate = 0.657, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[19]: Access = 49661, Miss = 32877, Miss_rate = 0.662, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 151788, Miss = 33101, Miss_rate = 0.218, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[21]: Access = 50569, Miss = 33229, Miss_rate = 0.657, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[22]: Access = 49184, Miss = 33006, Miss_rate = 0.671, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[23]: Access = 48822, Miss = 32590, Miss_rate = 0.668, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 1308093
L2_total_cache_misses = 791202
L2_total_cache_miss_rate = 0.6049
L2_total_cache_pending_hits = 312
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 487798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 62841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 312
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28781
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 464374
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 660143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 647950
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1308093
icnt_total_pkts_simt_to_mem=1308093
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1308093
Req_Network_cycles = 4115475
Req_Network_injected_packets_per_cycle =       0.3178 
Req_Network_conflicts_per_cycle =       0.0496
Req_Network_conflicts_per_cycle_util =       0.4744
Req_Bank_Level_Parallism =       3.0394
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0365
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0240

Reply_Network_injected_packets_num = 1308093
Reply_Network_cycles = 4115475
Reply_Network_injected_packets_per_cycle =        0.3178
Reply_Network_conflicts_per_cycle =        0.2365
Reply_Network_conflicts_per_cycle_util =       2.2353
Reply_Bank_Level_Parallism =       3.0039
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0603
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0106
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 59 sec (5399 sec)
gpgpu_simulation_rate = 12270 (inst/sec)
gpgpu_simulation_rate = 762 (cycle/sec)
gpgpu_silicon_slowdown = 1791338x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (397,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 9: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 9 
gpu_sim_cycle = 9398
gpu_sim_insn = 2335568
gpu_ipc =     248.5176
gpu_tot_sim_cycle = 4124873
gpu_tot_sim_insn = 68584794
gpu_tot_ipc =      16.6271
gpu_tot_issued_cta = 19356
gpu_occupancy = 82.0472% 
gpu_tot_occupancy = 27.0449% 
max_total_param_size = 0
gpu_stall_dramfull = 55312
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0375
partiton_level_parallism_total  =       0.3240
partiton_level_parallism_util =       7.8059
partiton_level_parallism_util_total  =       3.0794
L2_BW  =     132.6760 GB/Sec
L2_BW_total  =      14.1542 GB/Sec
gpu_total_sim_rate=12598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 21648, Miss = 21425, Miss_rate = 0.990, Pending_hits = 38, Reservation_fails = 12793
	L1D_cache_core[1]: Access = 21280, Miss = 21071, Miss_rate = 0.990, Pending_hits = 38, Reservation_fails = 12837
	L1D_cache_core[2]: Access = 21600, Miss = 21362, Miss_rate = 0.989, Pending_hits = 38, Reservation_fails = 13314
	L1D_cache_core[3]: Access = 21680, Miss = 21427, Miss_rate = 0.988, Pending_hits = 38, Reservation_fails = 13031
	L1D_cache_core[4]: Access = 21032, Miss = 20843, Miss_rate = 0.991, Pending_hits = 38, Reservation_fails = 13408
	L1D_cache_core[5]: Access = 146830, Miss = 76483, Miss_rate = 0.521, Pending_hits = 331, Reservation_fails = 22195
	L1D_cache_core[6]: Access = 131349, Miss = 73269, Miss_rate = 0.558, Pending_hits = 335, Reservation_fails = 23501
	L1D_cache_core[7]: Access = 127165, Miss = 69751, Miss_rate = 0.549, Pending_hits = 449, Reservation_fails = 23280
	L1D_cache_core[8]: Access = 99876, Miss = 60492, Miss_rate = 0.606, Pending_hits = 296, Reservation_fails = 19659
	L1D_cache_core[9]: Access = 94024, Miss = 56505, Miss_rate = 0.601, Pending_hits = 318, Reservation_fails = 19692
	L1D_cache_core[10]: Access = 101386, Miss = 54492, Miss_rate = 0.537, Pending_hits = 512, Reservation_fails = 18674
	L1D_cache_core[11]: Access = 92300, Miss = 53788, Miss_rate = 0.583, Pending_hits = 405, Reservation_fails = 20017
	L1D_cache_core[12]: Access = 77654, Miss = 45427, Miss_rate = 0.585, Pending_hits = 265, Reservation_fails = 15989
	L1D_cache_core[13]: Access = 38861, Miss = 26700, Miss_rate = 0.687, Pending_hits = 89, Reservation_fails = 13070
	L1D_cache_core[14]: Access = 21232, Miss = 21038, Miss_rate = 0.991, Pending_hits = 31, Reservation_fails = 13224
	L1D_cache_core[15]: Access = 21536, Miss = 21327, Miss_rate = 0.990, Pending_hits = 31, Reservation_fails = 13380
	L1D_cache_core[16]: Access = 21296, Miss = 21102, Miss_rate = 0.991, Pending_hits = 31, Reservation_fails = 13129
	L1D_cache_core[17]: Access = 21168, Miss = 20973, Miss_rate = 0.991, Pending_hits = 31, Reservation_fails = 13696
	L1D_cache_core[18]: Access = 21136, Miss = 20942, Miss_rate = 0.991, Pending_hits = 31, Reservation_fails = 13192
	L1D_cache_core[19]: Access = 21440, Miss = 21231, Miss_rate = 0.990, Pending_hits = 31, Reservation_fails = 13438
	L1D_cache_core[20]: Access = 21291, Miss = 21096, Miss_rate = 0.991, Pending_hits = 31, Reservation_fails = 13228
	L1D_cache_core[21]: Access = 21380, Miss = 21201, Miss_rate = 0.992, Pending_hits = 31, Reservation_fails = 13069
	L1D_cache_core[22]: Access = 21066, Miss = 20850, Miss_rate = 0.990, Pending_hits = 38, Reservation_fails = 13745
	L1D_cache_core[23]: Access = 21327, Miss = 20869, Miss_rate = 0.979, Pending_hits = 39, Reservation_fails = 13312
	L1D_cache_core[24]: Access = 21157, Miss = 20955, Miss_rate = 0.990, Pending_hits = 38, Reservation_fails = 13253
	L1D_cache_core[25]: Access = 30281, Miss = 23624, Miss_rate = 0.780, Pending_hits = 53, Reservation_fails = 12941
	L1D_cache_core[26]: Access = 21344, Miss = 21135, Miss_rate = 0.990, Pending_hits = 38, Reservation_fails = 13256
	L1D_cache_core[27]: Access = 21036, Miss = 20820, Miss_rate = 0.990, Pending_hits = 38, Reservation_fails = 13258
	L1D_cache_core[28]: Access = 21280, Miss = 21072, Miss_rate = 0.990, Pending_hits = 38, Reservation_fails = 13065
	L1D_cache_core[29]: Access = 21424, Miss = 21231, Miss_rate = 0.991, Pending_hits = 38, Reservation_fails = 13497
	L1D_total_cache_accesses = 1366079
	L1D_total_cache_misses = 962501
	L1D_total_cache_miss_rate = 0.7046
	L1D_total_cache_pending_hits = 3758
	L1D_total_cache_reservation_fails = 454143
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 389378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 275394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 66424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3758
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 387719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 482845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 702287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 663792

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 59157
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7267
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 387719
ctas_completed 19356, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2340, 2340, 2340, 2340, 2340, 2340, 2340, 2340, 2315, 2315, 2315, 2315, 2315, 2315, 2315, 2315, 2315, 2315, 2315, 2315, 2315, 2315, 2315, 2315, 
gpgpu_n_tot_thrd_icount = 95040960
gpgpu_n_tot_w_icount = 2970030
gpgpu_n_stall_shd_mem = 510818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 672847
gpgpu_n_mem_write_global = 663792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1347054
gpgpu_n_store_insn = 5054749
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10141190
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 212300
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 298518
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:490531	W0_Idle:28699995	W0_Scoreboard:19062712	W1:321746	W2:124806	W3:66781	W4:45162	W5:25903	W6:22119	W7:17881	W8:13492	W9:12424	W10:9912	W11:10266	W12:9383	W13:9039	W14:9466	W15:6875	W16:6991	W17:6195	W18:5377	W19:4429	W20:3991	W21:3747	W22:3332	W23:3194	W24:3223	W25:3267	W26:2495	W27:2732	W28:2402	W29:2228	W30:2204	W31:2373	W32:2206595
single_issue_nums: WS0:741076	WS1:793147	WS2:694959	WS3:740848	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2473208 {8:309151,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26551680 {40:663792,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14547840 {40:363696,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12366040 {40:309151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5310336 {8:663792,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14547840 {40:363696,}
maxmflatency = 2551 
max_icnt2mem_latency = 457 
maxmrqlatency = 1475 
max_icnt2sh_latency = 232 
averagemflatency = 296 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 129 
avg_icnt2sh_latency = 6 
mrq_lat_table:241199 	1666 	3143 	7033 	19800 	12389 	25615 	24427 	42447 	36726 	2943 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	579593 	746238 	9062 	1721 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	301615 	31110 	15251 	9462 	843526 	120877 	11945 	2853 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	878201 	211584 	119250 	74647 	41823 	10246 	888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2487 	1593 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        20        50        28        59        64        23        28        64        64        64        44        64        64        36        52 
dram[1]:        20        20        37        45        30        64        40        52        40        40        34        64        52        61        31        64 
dram[2]:        20        24        29        42        62        62        32        40        48        40        64        64        64        64        52        44 
dram[3]:        28        28        46        58        33        34        40        35        48        52        44        48        64        35        52        52 
dram[4]:        28        28        40        52        39        55        39        36        35        40        61        64        64        64        52        52 
dram[5]:        16        24        40        43        33        51        36        28        40        62        64        52        64        64        48        30 
dram[6]:        24        24        47        47        38        64        32        36        40        56        32        40        64        64        56        52 
dram[7]:        24        28        45        33        56        64        40        32        44        39        26        64        60        40        52        40 
dram[8]:        28        20        34        46        37        33        60        36        36        51        29        63        60        40        29        52 
dram[9]:        22        19        31        64        34        64        28        44        64        56        64        64        64        60        52        40 
dram[10]:        31        32        55        32        54        64        20        20        48        64        30        63        64        32        60        44 
dram[11]:        28        32        37        62        64        47        49        52        63        48        64        64        41        44        23        24 
maximum service time to same row:
dram[0]:    469592    322040    767653    472030    360507    417934    485070    264888    293794    298992    444698    277469    547550    290159    436199    417920 
dram[1]:    412141    233207    308934    367873    275494    264642    360859    330017    421697    360428    275573    501820    313244    398528    263033    376570 
dram[2]:    305543    742437    251769    502709    319721    315448    246054    405725    317668    499971    246968    444120    274357    326092    333968    596027 
dram[3]:    277199    425947    324136    279562    341322    434687    358220    388770    304294    317815    426644    276519    278114    190457    252315    375841 
dram[4]:    388417    314865    353523    305157    324527    256126    343556    302083    243901    276864    276516    308531    265347    274079    331064    311318 
dram[5]:    425558    535109    290218    305654    274602    475604    306040    294213    327214    415867    403649    245115    277036    242465    332559    401657 
dram[6]:    449854    321362    351635    531336    335333    321189    432522    404860    477029    322275    269877    293581    348343    593822    366346    329136 
dram[7]:    420358    310128    535466    379225    374003    275168    494461    280363    289380    484961    341568    210554    373954    387613    370547    333399 
dram[8]:    621572    306213    344117    407772    284856    291684    583395    221316    442222    312076    262597    415383    389688    356852    396859    308225 
dram[9]:    374498    305462    502378    308074    461806    361248    292506    303360    420156    323120    309427    379174    260734    361248    337120    356840 
dram[10]:    663102    280666    355060    348527    371936    349484    256846    260725    311732    370353    345580    248723    315997    244315    291087    314911 
dram[11]:    287047    356493    376769    361596    609684    305176    316967    359771    502652    479674    322352    353041    485060    316221    561177    260457 
average row accesses per activate:
dram[0]:  1.555903  1.516340  1.600614  1.541725  1.521195  1.500650  1.528581  1.489537  1.522961  1.512408  1.525185  1.498715  1.513861  1.512016  1.544379  1.562870 
dram[1]:  1.575320  1.540377  1.544687  1.537775  1.559322  1.495760  1.553254  1.522267  1.558565  1.500000  1.517126  1.492808  1.559359  1.539007  1.557280  1.554604 
dram[2]:  1.561868  1.537936  1.567350  1.569300  1.523174  1.521622  1.533016  1.548621  1.554261  1.520586  1.515911  1.507968  1.524808  1.540099  1.588145  1.534646 
dram[3]:  1.540702  1.539444  1.577412  1.567449  1.514286  1.503018  1.556835  1.535763  1.519204  1.526020  1.508564  1.534035  1.514797  1.508880  1.541126  1.583014 
dram[4]:  1.516358  1.535527  1.543897  1.576751  1.508486  1.515395  1.504654  1.541491  1.509712  1.542420  1.492604  1.533424  1.505663  1.517990  1.553532  1.611505 
dram[5]:  1.528980  1.595885  1.545772  1.547534  1.513405  1.541996  1.578009  1.561188  1.558256  1.541667  1.547686  1.535339  1.510782  1.527915  1.589009  1.552711 
dram[6]:  1.545799  1.539552  1.563663  1.535014  1.532646  1.521563  1.536090  1.518194  1.488614  1.523448  1.519140  1.546853  1.533751  1.506279  1.550000  1.570129 
dram[7]:  1.537380  1.554873  1.534256  1.597383  1.499011  1.501311  1.541667  1.548063  1.507333  1.519126  1.524075  1.525155  1.493395  1.508287  1.542918  1.575058 
dram[8]:  1.565561  1.539850  1.534276  1.601236  1.522388  1.505686  1.517382  1.535690  1.503351  1.537077  1.514716  1.517403  1.504755  1.517053  1.560178  1.596533 
dram[9]:  1.534277  1.552330  1.597095  1.594574  1.520576  1.511156  1.508994  1.510067  1.562593  1.549523  1.544813  1.488057  1.527739  1.513140  1.577010  1.547407 
dram[10]:  1.529722  1.545455  1.570904  1.546099  1.504630  1.500980  1.482562  1.501612  1.513717  1.526685  1.491374  1.482462  1.543262  1.520762  1.546705  1.529737 
dram[11]:  1.572342  1.560570  1.588499  1.612591  1.533654  1.539972  1.518767  1.521890  1.545455  1.552261  1.479443  1.545327  1.512943  1.530873  1.557280  1.604098 
average row locality = 417388/271977 = 1.534644
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       818       875       882      1003       970      1023      1018      1063       988      1003      1020      1070       996      1023       892       919 
dram[1]:       804       831       981      1014       969      1028       912       991       922      1003      1043      1113       939       963       911       955 
dram[2]:       811       822       944       904       962      1014       980       930       932       974      1012      1033       947       957       893       921 
dram[3]:       870       869       895       921       981      1012       945       975       977       930      1053       973       959       975       947       889 
dram[4]:       907       872       939       913       969      1029      1017       953      1008       985      1072      1013      1030      1009       932       885 
dram[5]:       887       789       987       950      1009       940       902       941       949       924       980       969      1008       949       886       879 
dram[6]:       864       878       913       983       994       994       952      1000      1012       967      1012       962       979      1040       912       879 
dram[7]:       885       844       991       898      1011      1029       959       944      1026       998       960       986      1018       968       954       885 
dram[8]:       809       851       947       881      1001      1009       999       999      1008       934       985      1036       996      1003       904       856 
dram[9]:       877       851       899       876       988       988      1017      1003       911       898       990      1060       993       966       910       895 
dram[10]:       852       837       919       934      1010      1032      1055      1054       976       936      1087      1146       945       966       937      1004 
dram[11]:       818       813       915       824       992       975      1021       975       948       896      1093      1013       983       935       908       819 
total dram reads = 183286
bank skew: 1146/789 = 1.45
chip skew: 15690/14928 = 1.05
number of total write accesses:
dram[0]:      3683      3739      3821      3869      3845      3921      3888      3955      3819      3847      3830      3866      3827      3853      3730      3748 
dram[1]:      3687      3734      3853      3873      3870      3898      3834      3910      3774      3883      3822      3895      3773      3807      3748      3799 
dram[2]:      3727      3732      3817      3808      3833      3881      3892      3851      3773      3790      3838      3854      3828      3816      3712      3723 
dram[3]:      3738      3725      3839      3813      3875      3867      3850      3878      3836      3816      3870      3798      3814      3805      3740      3720 
dram[4]:      3760      3728      3853      3812      3871      3885      3901      3892      3849      3794      3887      3845      3825      3821      3751      3705 
dram[5]:      3738      3657      3871      3851      3896      3838      3862      3875      3805      3801      3841      3827      3827      3781      3721      3732 
dram[6]:      3721      3721      3800      3847      3882      3912      3876      3893      3860      3828      3866      3850      3807      3842      3756      3742 
dram[7]:      3728      3713      3850      3798      3911      3914      3845      3824      3821      3805      3812      3807      3817      3786      3756      3708 
dram[8]:      3679      3703      3849      3813      3895      3885      3847      3838      3812      3760      3809      3829      3811      3821      3726      3711 
dram[9]:      3707      3706      3825      3788      3864      3908      3889      3879      3764      3773      3775      3861      3813      3800      3745      3734 
dram[10]:      3702      3710      3869      3878      3927      3940      3919      3916      3848      3822      3877      3918      3822      3850      3770      3780 
dram[11]:      3688      3682      3840      3785      3888      3859      3874      3830      3793      3754      3870      3806      3839      3798      3750      3651 
total dram writes = 732334
bank skew: 3955/3651 = 1.08
chip skew: 61548/60707 = 1.01
average mf latency per bank:
dram[0]:        429       424       459       481       430       439       433       426       429       413       424       433       424       452       429       434
dram[1]:        431       407       460       440       433       437       435       412       435       412       443       436       418       422       426       420
dram[2]:        427       437       452       454       463       443       442       451       440       429       445       436       430       441       444       448
dram[3]:        396       380       371       378       390       400       390       383       368       358       394       394       366       386       380       383
dram[4]:        426       466       424       437       440       446       415       426       408       413       420       428       423       443       427       435
dram[5]:        454       450       442       439       433       443       416       421       410       418       420       423       438       423       428       426
dram[6]:        391       370       389       383       369       370       389       375       371       359       360       355       379       368       354       364
dram[7]:        363       336       360       375       372       368       379       361       360       353       369       373       356       352       378       365
dram[8]:        509       404       421       428       407       416       425       421       403       402       422       425       428       419       392       410
dram[9]:        434       435       421       414       431       434       411       407       414       425       423       431       439       418       415       424
dram[10]:        381       361       373       366       385       379      4738       353       365       354       377       379       367       339       366       378
dram[11]:        401       404       407       408       403       402       392       415       397       405       398       419       404       412       400       406
maximum mf latency per bank:
dram[0]:       1888      1980      2120      2006      1317      2078      1935      1727      1896      2050      1505      1366      1699      2551      1738      1987
dram[1]:       1809      1352      2179      1698      1638      1845      1610      1857      1910      1280      1698      1639      1455      1536      1842      1756
dram[2]:       1975      1512      2090      1452      1906      1814      2143      1777      1967      1525      1916      1509      1760      2302      1426      1480
dram[3]:       1544      1439      1314      1468      1144      1563      1250      1239       949      1155      1606      1339      1071       982      1076      1108
dram[4]:       1589      1488      1127      1508      1245      1456      1341      1242       992      1722      1700      1611      1191      1781      1195      1429
dram[5]:       1246      1106      1024      1198      1650      1706      1275      1546      1918      1467      1237      1281      1270      1252      1643      1320
dram[6]:       1693      1548      1159      1814      1380      1048      1386      1527      1317      1417      1908      1393      1500      1695      1555      1362
dram[7]:       1923      1462      1286      1668      1656      1521      1551      1472      1370      1681      1230      1237      1437      1573      1745      1123
dram[8]:       1728      1624      1763      1423      1248      1062      1580      2031      1391      1401      1541      1395      1368      1386      1728      1742
dram[9]:       1799      1430      1818      1263      2016      1377      1922      1636      1091      1345      1628      1550      2042      1405      1639      2031
dram[10]:       1440      1809      1360      1442      1836      1689      1730      2220      1626      1546      1405      1353      1937      1384      1323      1442
dram[11]:       1888      2194      1440      1433      2019      1489      1905      1903      1473      1017      1921      2053      1438      1204      1896      1717

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 4124911 -   mf: uid=3689063, sid4294967295:w4294967295, part=0, addr=0xd6443000, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124815), 
Ready @ 4124915 -   mf: uid=3689065, sid4294967295:w4294967295, part=0, addr=0xd64d0c80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124819), 
Ready @ 4124924 -   mf: uid=3689071, sid4294967295:w4294967295, part=0, addr=0xd5361880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124828), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10456593 n_act=23112 n_pre=23096 n_ref_event=0 n_req=35283 n_rd=15563 n_rd_L2_A=0 n_write=0 n_wr_bk=61238 bw_util=0.02904
n_activity=1090641 dram_eff=0.2817
bk0: 818a 10380118i bk1: 875a 10375097i bk2: 882a 10359917i bk3: 1003a 10352092i bk4: 970a 10371765i bk5: 1023a 10362242i bk6: 1018a 10352448i bk7: 1063a 10345081i bk8: 988a 10375096i bk9: 1003a 10370713i bk10: 1020a 10350410i bk11: 1070a 10346952i bk12: 996a 10367313i bk13: 1023a 10364757i bk14: 892a 10359041i bk15: 919a 10360418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.344925
Row_Buffer_Locality_read = 0.109812
Row_Buffer_Locality_write = 0.530477
Bank_Level_Parallism = 4.079319
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 4.697388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029042 
total_CMD = 10578091 
util_bw = 307204 
Wasted_Col = 370267 
Wasted_Row = 191945 
Idle = 9708675 

BW Util Bottlenecks: 
RCDc_limit = 278606 
RCDWRc_limit = 93424 
WTRc_limit = 114942 
RTWc_limit = 124716 
CCDLc_limit = 30362 
rwq = 0 
CCDLc_limit_alone = 18592 
WTRc_limit_alone = 108469 
RTWc_limit_alone = 119419 

Commands details: 
total_CMD = 10578091 
n_nop = 10456593 
Read = 15563 
Write = 0 
L2_Alloc = 0 
L2_WB = 61238 
n_act = 23112 
n_pre = 23096 
n_ref = 0 
n_req = 35283 
total_req = 76801 

Dual Bus Interface Util: 
issued_total_row = 46208 
issued_total_col = 76801 
Row_Bus_Util =  0.004368 
CoL_Bus_Util = 0.007260 
Either_Row_CoL_Bus_Util = 0.011486 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.012436 
queue_avg = 1.107858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10786
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10457497 n_act=22733 n_pre=22718 n_ref_event=0 n_req=34934 n_rd=15379 n_rd_L2_A=0 n_write=0 n_wr_bk=61159 bw_util=0.02894
n_activity=1090751 dram_eff=0.2807
bk0: 804a 10381772i bk1: 831a 10380124i bk2: 981a 10353110i bk3: 1014a 10352003i bk4: 969a 10370469i bk5: 1028a 10364314i bk6: 912a 10361034i bk7: 991a 10351953i bk8: 922a 10383020i bk9: 1003a 10372024i bk10: 1043a 10353455i bk11: 1113a 10343565i bk12: 939a 10371462i bk13: 963a 10368880i bk14: 911a 10359442i bk15: 955a 10356404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.349230
Row_Buffer_Locality_read = 0.114117
Row_Buffer_Locality_write = 0.534135
Bank_Level_Parallism = 4.048919
Bank_Level_Parallism_Col = 4.083647
Bank_Level_Parallism_Ready = 4.710117
write_to_read_ratio_blp_rw_average = 0.565110
GrpLevelPara = 2.118057 

BW Util details:
bwutil = 0.028942 
total_CMD = 10578091 
util_bw = 306149 
Wasted_Col = 368447 
Wasted_Row = 193960 
Idle = 9709535 

BW Util Bottlenecks: 
RCDc_limit = 276438 
RCDWRc_limit = 91726 
WTRc_limit = 108689 
RTWc_limit = 125239 
CCDLc_limit = 31305 
rwq = 0 
CCDLc_limit_alone = 19156 
WTRc_limit_alone = 102562 
RTWc_limit_alone = 119217 

Commands details: 
total_CMD = 10578091 
n_nop = 10457497 
Read = 15379 
Write = 0 
L2_Alloc = 0 
L2_WB = 61159 
n_act = 22733 
n_pre = 22718 
n_ref = 0 
n_req = 34934 
total_req = 76538 

Dual Bus Interface Util: 
issued_total_row = 45451 
issued_total_col = 76538 
Row_Bus_Util =  0.004297 
CoL_Bus_Util = 0.007236 
Either_Row_CoL_Bus_Util = 0.011400 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.011568 
queue_avg = 1.103298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1033
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10458858 n_act=22359 n_pre=22345 n_ref_event=0 n_req=34430 n_rd=15036 n_rd_L2_A=0 n_write=0 n_wr_bk=60872 bw_util=0.0287
n_activity=1079770 dram_eff=0.2812
bk0: 811a 10380750i bk1: 822a 10377930i bk2: 944a 10358944i bk3: 904a 10361696i bk4: 962a 10373359i bk5: 1014a 10369985i bk6: 980a 10352975i bk7: 930a 10359773i bk8: 932a 10382475i bk9: 974a 10379001i bk10: 1012a 10358369i bk11: 1033a 10353237i bk12: 947a 10370606i bk13: 957a 10369925i bk14: 893a 10364610i bk15: 921a 10360656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.350537
Row_Buffer_Locality_read = 0.108074
Row_Buffer_Locality_write = 0.538517
Bank_Level_Parallism = 4.035270
Bank_Level_Parallism_Col = 4.072861
Bank_Level_Parallism_Ready = 4.673197
write_to_read_ratio_blp_rw_average = 0.566657
GrpLevelPara = 2.130830 

BW Util details:
bwutil = 0.028704 
total_CMD = 10578091 
util_bw = 303632 
Wasted_Col = 362390 
Wasted_Row = 192617 
Idle = 9719452 

BW Util Bottlenecks: 
RCDc_limit = 271845 
RCDWRc_limit = 90770 
WTRc_limit = 107914 
RTWc_limit = 118382 
CCDLc_limit = 29601 
rwq = 0 
CCDLc_limit_alone = 18522 
WTRc_limit_alone = 101898 
RTWc_limit_alone = 113319 

Commands details: 
total_CMD = 10578091 
n_nop = 10458858 
Read = 15036 
Write = 0 
L2_Alloc = 0 
L2_WB = 60872 
n_act = 22359 
n_pre = 22345 
n_ref = 0 
n_req = 34430 
total_req = 75908 

Dual Bus Interface Util: 
issued_total_row = 44704 
issued_total_col = 75908 
Row_Bus_Util =  0.004226 
CoL_Bus_Util = 0.007176 
Either_Row_CoL_Bus_Util = 0.011272 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.011566 
queue_avg = 1.101364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10136
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 4124890 -   mf: uid=3689052, sid4294967295:w4294967295, part=3, addr=0xd50ebb80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124794), 
Ready @ 4124903 -   mf: uid=3689058, sid4294967295:w4294967295, part=3, addr=0xd641ab80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124807), 
Ready @ 4124904 -   mf: uid=3689061, sid4294967295:w4294967295, part=3, addr=0xd6440380, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124808), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10458157 n_act=22608 n_pre=22592 n_ref_event=0 n_req=34700 n_rd=15171 n_rd_L2_A=0 n_write=0 n_wr_bk=60979 bw_util=0.0288
n_activity=1079559 dram_eff=0.2822
bk0: 870a 10378935i bk1: 869a 10377925i bk2: 895a 10357764i bk3: 921a 10355180i bk4: 981a 10368398i bk5: 1012a 10364214i bk6: 945a 10357652i bk7: 975a 10355073i bk8: 977a 10375663i bk9: 930a 10374515i bk10: 1053a 10353430i bk11: 973a 10359245i bk12: 959a 10370287i bk13: 975a 10372218i bk14: 947a 10356740i bk15: 889a 10360114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.348425
Row_Buffer_Locality_read = 0.110869
Row_Buffer_Locality_write = 0.532978
Bank_Level_Parallism = 4.091910
Bank_Level_Parallism_Col = 4.110883
Bank_Level_Parallism_Ready = 4.728615
write_to_read_ratio_blp_rw_average = 0.568555
GrpLevelPara = 2.140427 

BW Util details:
bwutil = 0.028795 
total_CMD = 10578091 
util_bw = 304600 
Wasted_Col = 360711 
Wasted_Row = 190614 
Idle = 9722166 

BW Util Bottlenecks: 
RCDc_limit = 272194 
RCDWRc_limit = 91548 
WTRc_limit = 110662 
RTWc_limit = 120501 
CCDLc_limit = 29682 
rwq = 0 
CCDLc_limit_alone = 18555 
WTRc_limit_alone = 104556 
RTWc_limit_alone = 115480 

Commands details: 
total_CMD = 10578091 
n_nop = 10458157 
Read = 15171 
Write = 0 
L2_Alloc = 0 
L2_WB = 60979 
n_act = 22608 
n_pre = 22592 
n_ref = 0 
n_req = 34700 
total_req = 76150 

Dual Bus Interface Util: 
issued_total_row = 45200 
issued_total_col = 76150 
Row_Bus_Util =  0.004273 
CoL_Bus_Util = 0.007199 
Either_Row_CoL_Bus_Util = 0.011338 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.011806 
queue_avg = 1.081396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 4124911 -   mf: uid=3689064, sid4294967295:w4294967295, part=4, addr=0xd5201480, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124815), 
Ready @ 4124915 -   mf: uid=3689066, sid4294967295:w4294967295, part=4, addr=0xd6579c00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124819), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10456956 n_act=22947 n_pre=22931 n_ref_event=0 n_req=35120 n_rd=15533 n_rd_L2_A=0 n_write=0 n_wr_bk=61176 bw_util=0.02901
n_activity=1081322 dram_eff=0.2838
bk0: 907a 10374017i bk1: 872a 10379504i bk2: 939a 10353772i bk3: 913a 10358332i bk4: 969a 10365997i bk5: 1029a 10363043i bk6: 1017a 10351113i bk7: 953a 10357445i bk8: 1008a 10371102i bk9: 985a 10378371i bk10: 1072a 10347844i bk11: 1013a 10354818i bk12: 1030a 10363818i bk13: 1009a 10366368i bk14: 932a 10357838i bk15: 885a 10365472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.346612
Row_Buffer_Locality_read = 0.112406
Row_Buffer_Locality_write = 0.532343
Bank_Level_Parallism = 4.106245
Bank_Level_Parallism_Col = 4.108256
Bank_Level_Parallism_Ready = 4.723397
write_to_read_ratio_blp_rw_average = 0.562155
GrpLevelPara = 2.133130 

BW Util details:
bwutil = 0.029007 
total_CMD = 10578091 
util_bw = 306836 
Wasted_Col = 364979 
Wasted_Row = 188190 
Idle = 9718086 

BW Util Bottlenecks: 
RCDc_limit = 276932 
RCDWRc_limit = 92582 
WTRc_limit = 115481 
RTWc_limit = 123493 
CCDLc_limit = 30829 
rwq = 0 
CCDLc_limit_alone = 18889 
WTRc_limit_alone = 108904 
RTWc_limit_alone = 118130 

Commands details: 
total_CMD = 10578091 
n_nop = 10456956 
Read = 15533 
Write = 0 
L2_Alloc = 0 
L2_WB = 61176 
n_act = 22947 
n_pre = 22931 
n_ref = 0 
n_req = 35120 
total_req = 76709 

Dual Bus Interface Util: 
issued_total_row = 45878 
issued_total_col = 76709 
Row_Bus_Util =  0.004337 
CoL_Bus_Util = 0.007252 
Either_Row_CoL_Bus_Util = 0.011451 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.011987 
queue_avg = 1.088948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08895
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4124885 -   mf: uid=3689051, sid4294967295:w4294967295, part=5, addr=0xd4ff3900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124789), 
Ready @ 4124903 -   mf: uid=3689059, sid4294967295:w4294967295, part=5, addr=0xd5058d00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124807), 
Ready @ 4124909 -   mf: uid=3689062, sid4294967295:w4294967295, part=5, addr=0xd57b8980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124813), 
Ready @ 4124944 -   mf: uid=3689077, sid4294967295:w4294967295, part=5, addr=0xd62a0180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124848), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10459226 n_act=22184 n_pre=22168 n_ref_event=0 n_req=34332 n_rd=14949 n_rd_L2_A=0 n_write=0 n_wr_bk=60922 bw_util=0.02869
n_activity=1076377 dram_eff=0.2819
bk0: 887a 10378792i bk1: 789a 10386265i bk2: 987a 10356609i bk3: 950a 10357890i bk4: 1009a 10368120i bk5: 940a 10373963i bk6: 902a 10359028i bk7: 941a 10357693i bk8: 949a 10380858i bk9: 924a 10380046i bk10: 980a 10360142i bk11: 969a 10360071i bk12: 1008a 10370328i bk13: 949a 10374508i bk14: 886a 10366135i bk15: 879a 10363585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.353810
Row_Buffer_Locality_read = 0.117132
Row_Buffer_Locality_write = 0.536346
Bank_Level_Parallism = 4.029000
Bank_Level_Parallism_Col = 4.080227
Bank_Level_Parallism_Ready = 4.722368
write_to_read_ratio_blp_rw_average = 0.570552
GrpLevelPara = 2.122578 

BW Util details:
bwutil = 0.028690 
total_CMD = 10578091 
util_bw = 303484 
Wasted_Col = 361025 
Wasted_Row = 190397 
Idle = 9723185 

BW Util Bottlenecks: 
RCDc_limit = 268375 
RCDWRc_limit = 91248 
WTRc_limit = 106096 
RTWc_limit = 119192 
CCDLc_limit = 29865 
rwq = 0 
CCDLc_limit_alone = 18541 
WTRc_limit_alone = 99820 
RTWc_limit_alone = 114144 

Commands details: 
total_CMD = 10578091 
n_nop = 10459226 
Read = 14949 
Write = 0 
L2_Alloc = 0 
L2_WB = 60922 
n_act = 22184 
n_pre = 22168 
n_ref = 0 
n_req = 34332 
total_req = 75871 

Dual Bus Interface Util: 
issued_total_row = 44352 
issued_total_col = 75871 
Row_Bus_Util =  0.004193 
CoL_Bus_Util = 0.007172 
Either_Row_CoL_Bus_Util = 0.011237 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.011425 
queue_avg = 1.084612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08461
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4124903 -   mf: uid=3689060, sid4294967295:w4294967295, part=6, addr=0xd6270280, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124807), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10457438 n_act=22816 n_pre=22800 n_ref_event=0 n_req=34963 n_rd=15341 n_rd_L2_A=0 n_write=0 n_wr_bk=61199 bw_util=0.02894
n_activity=1087981 dram_eff=0.2814
bk0: 864a 10379921i bk1: 878a 10377648i bk2: 913a 10362211i bk3: 983a 10352568i bk4: 994a 10370529i bk5: 994a 10366140i bk6: 952a 10352647i bk7: 1000a 10349830i bk8: 1012a 10370734i bk9: 967a 10375594i bk10: 1012a 10351188i bk11: 962a 10355001i bk12: 979a 10369426i bk13: 1040a 10365268i bk14: 912a 10361314i bk15: 879a 10361567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.347396
Row_Buffer_Locality_read = 0.110814
Row_Buffer_Locality_write = 0.532362
Bank_Level_Parallism = 4.059034
Bank_Level_Parallism_Col = 4.081518
Bank_Level_Parallism_Ready = 4.698234
write_to_read_ratio_blp_rw_average = 0.564350
GrpLevelPara = 2.125996 

BW Util details:
bwutil = 0.028943 
total_CMD = 10578091 
util_bw = 306158 
Wasted_Col = 366449 
Wasted_Row = 194090 
Idle = 9711394 

BW Util Bottlenecks: 
RCDc_limit = 275360 
RCDWRc_limit = 92719 
WTRc_limit = 111021 
RTWc_limit = 123994 
CCDLc_limit = 30936 
rwq = 0 
CCDLc_limit_alone = 18956 
WTRc_limit_alone = 104610 
RTWc_limit_alone = 118425 

Commands details: 
total_CMD = 10578091 
n_nop = 10457438 
Read = 15341 
Write = 0 
L2_Alloc = 0 
L2_WB = 61199 
n_act = 22816 
n_pre = 22800 
n_ref = 0 
n_req = 34963 
total_req = 76540 

Dual Bus Interface Util: 
issued_total_row = 45616 
issued_total_col = 76540 
Row_Bus_Util =  0.004312 
CoL_Bus_Util = 0.007236 
Either_Row_CoL_Bus_Util = 0.011406 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.012457 
queue_avg = 1.096351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09635
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 4124876 -   mf: uid=3689050, sid4294967295:w4294967295, part=7, addr=0xd6240f80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124780), 
Ready @ 4124923 -   mf: uid=3689069, sid4294967295:w4294967295, part=7, addr=0xd65e3b80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124827), 
Ready @ 4124927 -   mf: uid=3689072, sid4294967295:w4294967295, part=7, addr=0xd4ff1700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124831), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10457715 n_act=22758 n_pre=22742 n_ref_event=0 n_req=34831 n_rd=15356 n_rd_L2_A=0 n_write=0 n_wr_bk=60895 bw_util=0.02883
n_activity=1093456 dram_eff=0.2789
bk0: 885a 10374824i bk1: 844a 10380495i bk2: 991a 10353853i bk3: 898a 10364604i bk4: 1011a 10361478i bk5: 1029a 10361720i bk6: 959a 10354663i bk7: 944a 10358096i bk8: 1026a 10371450i bk9: 998a 10375454i bk10: 960a 10357237i bk11: 986a 10357603i bk12: 1018a 10365298i bk13: 968a 10369928i bk14: 954a 10354368i bk15: 885a 10364492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.346617
Row_Buffer_Locality_read = 0.109664
Row_Buffer_Locality_write = 0.533453
Bank_Level_Parallism = 4.049530
Bank_Level_Parallism_Col = 4.094291
Bank_Level_Parallism_Ready = 4.757371
write_to_read_ratio_blp_rw_average = 0.562366
GrpLevelPara = 2.120242 

BW Util details:
bwutil = 0.028834 
total_CMD = 10578091 
util_bw = 305004 
Wasted_Col = 368179 
Wasted_Row = 194801 
Idle = 9710107 

BW Util Bottlenecks: 
RCDc_limit = 277825 
RCDWRc_limit = 92096 
WTRc_limit = 110409 
RTWc_limit = 122772 
CCDLc_limit = 30322 
rwq = 0 
CCDLc_limit_alone = 18926 
WTRc_limit_alone = 104359 
RTWc_limit_alone = 117426 

Commands details: 
total_CMD = 10578091 
n_nop = 10457715 
Read = 15356 
Write = 0 
L2_Alloc = 0 
L2_WB = 60895 
n_act = 22758 
n_pre = 22742 
n_ref = 0 
n_req = 34831 
total_req = 76251 

Dual Bus Interface Util: 
issued_total_row = 45500 
issued_total_col = 76251 
Row_Bus_Util =  0.004301 
CoL_Bus_Util = 0.007208 
Either_Row_CoL_Bus_Util = 0.011380 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.011423 
queue_avg = 1.089821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08982
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 4124893 -   mf: uid=3689053, sid4294967295:w4294967295, part=8, addr=0xd66acc80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124797), 
Ready @ 4124898 -   mf: uid=3689055, sid4294967295:w4294967295, part=8, addr=0xd51a2400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124802), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10458340 n_act=22572 n_pre=22557 n_ref_event=0 n_req=34633 n_rd=15218 n_rd_L2_A=0 n_write=0 n_wr_bk=60784 bw_util=0.02874
n_activity=1082753 dram_eff=0.2808
bk0: 809a 10382521i bk1: 851a 10380317i bk2: 947a 10353563i bk3: 881a 10362251i bk4: 1001a 10368510i bk5: 1009a 10370093i bk6: 999a 10351339i bk7: 999a 10355501i bk8: 1008a 10371474i bk9: 934a 10378289i bk10: 985a 10354940i bk11: 1036a 10350848i bk12: 996a 10369034i bk13: 1003a 10370213i bk14: 904a 10359233i bk15: 856a 10364667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.348223
Row_Buffer_Locality_read = 0.110790
Row_Buffer_Locality_write = 0.534329
Bank_Level_Parallism = 4.065528
Bank_Level_Parallism_Col = 4.106782
Bank_Level_Parallism_Ready = 4.732879
write_to_read_ratio_blp_rw_average = 0.562707
GrpLevelPara = 2.135042 

BW Util details:
bwutil = 0.028739 
total_CMD = 10578091 
util_bw = 304008 
Wasted_Col = 363886 
Wasted_Row = 192095 
Idle = 9718102 

BW Util Bottlenecks: 
RCDc_limit = 274290 
RCDWRc_limit = 91222 
WTRc_limit = 112844 
RTWc_limit = 123850 
CCDLc_limit = 31095 
rwq = 0 
CCDLc_limit_alone = 18944 
WTRc_limit_alone = 106363 
RTWc_limit_alone = 118180 

Commands details: 
total_CMD = 10578091 
n_nop = 10458340 
Read = 15218 
Write = 0 
L2_Alloc = 0 
L2_WB = 60784 
n_act = 22572 
n_pre = 22557 
n_ref = 0 
n_req = 34633 
total_req = 76002 

Dual Bus Interface Util: 
issued_total_row = 45129 
issued_total_col = 76002 
Row_Bus_Util =  0.004266 
CoL_Bus_Util = 0.007185 
Either_Row_CoL_Bus_Util = 0.011321 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.011524 
queue_avg = 1.097525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09753
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 4124919 -   mf: uid=3689068, sid4294967295:w4294967295, part=9, addr=0xd4ff1980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124823), 
Ready @ 4124933 -   mf: uid=3689074, sid4294967295:w4294967295, part=9, addr=0xd6270500, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124837), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10458694 n_act=22417 n_pre=22401 n_ref_event=0 n_req=34486 n_rd=15122 n_rd_L2_A=0 n_write=0 n_wr_bk=60831 bw_util=0.02872
n_activity=1096994 dram_eff=0.2769
bk0: 877a 10378764i bk1: 851a 10377912i bk2: 899a 10363806i bk3: 876a 10367656i bk4: 988a 10370570i bk5: 988a 10370533i bk6: 1017a 10355886i bk7: 1003a 10356616i bk8: 911a 10383158i bk9: 898a 10382616i bk10: 990a 10361861i bk11: 1060a 10351087i bk12: 993a 10371716i bk13: 966a 10374841i bk14: 910a 10361374i bk15: 895a 10358938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.349968
Row_Buffer_Locality_read = 0.109113
Row_Buffer_Locality_write = 0.538060
Bank_Level_Parallism = 3.976640
Bank_Level_Parallism_Col = 4.041863
Bank_Level_Parallism_Ready = 4.688248
write_to_read_ratio_blp_rw_average = 0.564373
GrpLevelPara = 2.113476 

BW Util details:
bwutil = 0.028721 
total_CMD = 10578091 
util_bw = 303812 
Wasted_Col = 366788 
Wasted_Row = 197537 
Idle = 9709954 

BW Util Bottlenecks: 
RCDc_limit = 274647 
RCDWRc_limit = 90857 
WTRc_limit = 105876 
RTWc_limit = 119446 
CCDLc_limit = 29927 
rwq = 0 
CCDLc_limit_alone = 18685 
WTRc_limit_alone = 99548 
RTWc_limit_alone = 114532 

Commands details: 
total_CMD = 10578091 
n_nop = 10458694 
Read = 15122 
Write = 0 
L2_Alloc = 0 
L2_WB = 60831 
n_act = 22417 
n_pre = 22401 
n_ref = 0 
n_req = 34486 
total_req = 75953 

Dual Bus Interface Util: 
issued_total_row = 44818 
issued_total_col = 75953 
Row_Bus_Util =  0.004237 
CoL_Bus_Util = 0.007180 
Either_Row_CoL_Bus_Util = 0.011287 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.011508 
queue_avg = 1.092246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09225
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4124893 -   mf: uid=3689054, sid4294967295:w4294967295, part=10, addr=0xd55b0600, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124797), 
Ready @ 4124915 -   mf: uid=3689067, sid4294967295:w4294967295, part=10, addr=0xd50eb600, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124819), 
Ready @ 4124928 -   mf: uid=3689073, sid4294967295:w4294967295, part=10, addr=0xd6307280, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124832), 
Ready @ 4124934 -   mf: uid=3689075, sid4294967295:w4294967295, part=10, addr=0xd5200e80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124838), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10455631 n_act=23357 n_pre=23341 n_ref_event=0 n_req=35496 n_rd=15690 n_rd_L2_A=0 n_write=0 n_wr_bk=61547 bw_util=0.02921
n_activity=1109764 dram_eff=0.2784
bk0: 852a 10378082i bk1: 837a 10380575i bk2: 919a 10356772i bk3: 934a 10356226i bk4: 1010a 10361602i bk5: 1032a 10364284i bk6: 1055a 10346205i bk7: 1054a 10349235i bk8: 976a 10373479i bk9: 936a 10375753i bk10: 1087a 10345955i bk11: 1146a 10342130i bk12: 945a 10372436i bk13: 966a 10369751i bk14: 937a 10359040i bk15: 1004a 10353038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.341954
Row_Buffer_Locality_read = 0.109560
Row_Buffer_Locality_write = 0.526053
Bank_Level_Parallism = 4.017370
Bank_Level_Parallism_Col = 4.039170
Bank_Level_Parallism_Ready = 4.697052
write_to_read_ratio_blp_rw_average = 0.561060
GrpLevelPara = 2.107021 

BW Util details:
bwutil = 0.029206 
total_CMD = 10578091 
util_bw = 308948 
Wasted_Col = 378136 
Wasted_Row = 198053 
Idle = 9692954 

BW Util Bottlenecks: 
RCDc_limit = 283191 
RCDWRc_limit = 95292 
WTRc_limit = 113299 
RTWc_limit = 127347 
CCDLc_limit = 31667 
rwq = 0 
CCDLc_limit_alone = 19092 
WTRc_limit_alone = 106492 
RTWc_limit_alone = 121579 

Commands details: 
total_CMD = 10578091 
n_nop = 10455631 
Read = 15690 
Write = 0 
L2_Alloc = 0 
L2_WB = 61547 
n_act = 23357 
n_pre = 23341 
n_ref = 0 
n_req = 35496 
total_req = 77237 

Dual Bus Interface Util: 
issued_total_row = 46698 
issued_total_col = 77237 
Row_Bus_Util =  0.004415 
CoL_Bus_Util = 0.007302 
Either_Row_CoL_Bus_Util = 0.011577 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.012045 
queue_avg = 1.091747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09175
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 4124898 -   mf: uid=3689056, sid4294967295:w4294967295, part=11, addr=0xd6475380, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124802), 
Ready @ 4124902 -   mf: uid=3689057, sid4294967295:w4294967295, part=11, addr=0xd6271f00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124806), 
Ready @ 4124923 -   mf: uid=3689070, sid4294967295:w4294967295, part=11, addr=0xd6611b80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124827), 
Ready @ 4124938 -   mf: uid=3689076, sid4294967295:w4294967295, part=11, addr=0xd5059300, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4124842), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10578091 n_nop=10459637 n_act=22105 n_pre=22089 n_ref_event=0 n_req=34181 n_rd=14928 n_rd_L2_A=0 n_write=0 n_wr_bk=60706 bw_util=0.0286
n_activity=1066900 dram_eff=0.2836
bk0: 818a 10382197i bk1: 813a 10381327i bk2: 915a 10363874i bk3: 824a 10369477i bk4: 992a 10368163i bk5: 975a 10368133i bk6: 1021a 10347734i bk7: 975a 10353891i bk8: 948a 10376623i bk9: 896a 10384067i bk10: 1093a 10347816i bk11: 1013a 10354110i bk12: 983a 10370496i bk13: 935a 10374569i bk14: 908a 10361129i bk15: 819a 10367401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.353296
Row_Buffer_Locality_read = 0.110665
Row_Buffer_Locality_write = 0.541422
Bank_Level_Parallism = 4.079913
Bank_Level_Parallism_Col = 4.121353
Bank_Level_Parallism_Ready = 4.748803
write_to_read_ratio_blp_rw_average = 0.566891
GrpLevelPara = 2.131603 

BW Util details:
bwutil = 0.028600 
total_CMD = 10578091 
util_bw = 302534 
Wasted_Col = 358016 
Wasted_Row = 189343 
Idle = 9728198 

BW Util Bottlenecks: 
RCDc_limit = 269789 
RCDWRc_limit = 89334 
WTRc_limit = 104774 
RTWc_limit = 117290 
CCDLc_limit = 29129 
rwq = 0 
CCDLc_limit_alone = 18399 
WTRc_limit_alone = 98945 
RTWc_limit_alone = 112389 

Commands details: 
total_CMD = 10578091 
n_nop = 10459637 
Read = 14928 
Write = 0 
L2_Alloc = 0 
L2_WB = 60706 
n_act = 22105 
n_pre = 22089 
n_ref = 0 
n_req = 34181 
total_req = 75634 

Dual Bus Interface Util: 
issued_total_row = 44194 
issued_total_col = 75634 
Row_Bus_Util =  0.004178 
CoL_Bus_Util = 0.007150 
Either_Row_CoL_Bus_Util = 0.011198 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.011599 
queue_avg = 1.098666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09867

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51503, Miss = 33912, Miss_rate = 0.658, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 52961, Miss = 34307, Miss_rate = 0.648, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[2]: Access = 51671, Miss = 33809, Miss_rate = 0.654, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 50771, Miss = 34226, Miss_rate = 0.674, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 50913, Miss = 33809, Miss_rate = 0.664, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 50749, Miss = 33883, Miss_rate = 0.668, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[6]: Access = 50373, Miss = 33955, Miss_rate = 0.674, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 49776, Miss = 33872, Miss_rate = 0.680, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[8]: Access = 51731, Miss = 34202, Miss_rate = 0.661, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 51646, Miss = 33985, Miss_rate = 0.658, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[10]: Access = 51337, Miss = 33933, Miss_rate = 0.661, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 50105, Miss = 33662, Miss_rate = 0.672, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[12]: Access = 53642, Miss = 33957, Miss_rate = 0.633, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[13]: Access = 52461, Miss = 34019, Miss_rate = 0.648, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 52795, Miss = 34134, Miss_rate = 0.647, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[15]: Access = 51526, Miss = 33880, Miss_rate = 0.658, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 53994, Miss = 33977, Miss_rate = 0.629, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[17]: Access = 51412, Miss = 33897, Miss_rate = 0.659, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[18]: Access = 51279, Miss = 33915, Miss_rate = 0.661, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[19]: Access = 50849, Miss = 33865, Miss_rate = 0.666, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 153006, Miss = 34109, Miss_rate = 0.223, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[21]: Access = 51757, Miss = 34237, Miss_rate = 0.661, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[22]: Access = 50372, Miss = 34006, Miss_rate = 0.675, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[23]: Access = 50010, Miss = 33578, Miss_rate = 0.671, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 1336639
L2_total_cache_misses = 815129
L2_total_cache_miss_rate = 0.6098
L2_total_cache_pending_hits = 312
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 489249
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 71281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 312
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 157965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 473878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 672847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 663792
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1336639
icnt_total_pkts_simt_to_mem=1336639
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1336639
Req_Network_cycles = 4124873
Req_Network_injected_packets_per_cycle =       0.3240 
Req_Network_conflicts_per_cycle =       0.0526
Req_Network_conflicts_per_cycle_util =       0.5003
Req_Bank_Level_Parallism =       3.0796
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0390
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0242

Reply_Network_injected_packets_num = 1336639
Reply_Network_cycles = 4124873
Reply_Network_injected_packets_per_cycle =        0.3240
Reply_Network_conflicts_per_cycle =        0.2391
Reply_Network_conflicts_per_cycle_util =       2.2464
Reply_Bank_Level_Parallism =       3.0441
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0611
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0108
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 44 sec (5444 sec)
gpgpu_simulation_rate = 12598 (inst/sec)
gpgpu_simulation_rate = 757 (cycle/sec)
gpgpu_silicon_slowdown = 1803170x
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (397,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 10: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 15107080
gpu_sim_insn = 87206425
gpu_ipc =       5.7726
gpu_tot_sim_cycle = 19231953
gpu_tot_sim_insn = 155791219
gpu_tot_ipc =       8.1006
gpu_tot_issued_cta = 19753
gpu_occupancy = 68.8058% 
gpu_tot_occupancy = 66.0806% 
max_total_param_size = 0
gpu_stall_dramfull = 9298627
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5249
partiton_level_parallism_total  =       1.2673
partiton_level_parallism_util =       4.8113
partiton_level_parallism_util_total  =       4.6674
L2_BW  =      66.6078 GB/Sec
L2_BW_total  =      55.3575 GB/Sec
gpu_total_sim_rate=3349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 815585, Miss = 553680, Miss_rate = 0.679, Pending_hits = 3228, Reservation_fails = 895140
	L1D_cache_core[1]: Access = 863399, Miss = 613115, Miss_rate = 0.710, Pending_hits = 3418, Reservation_fails = 832728
	L1D_cache_core[2]: Access = 901307, Miss = 639068, Miss_rate = 0.709, Pending_hits = 4045, Reservation_fails = 987084
	L1D_cache_core[3]: Access = 834250, Miss = 566248, Miss_rate = 0.679, Pending_hits = 3519, Reservation_fails = 873980
	L1D_cache_core[4]: Access = 771458, Miss = 556266, Miss_rate = 0.721, Pending_hits = 3381, Reservation_fails = 799210
	L1D_cache_core[5]: Access = 967153, Miss = 634892, Miss_rate = 0.656, Pending_hits = 3492, Reservation_fails = 914599
	L1D_cache_core[6]: Access = 924645, Miss = 598761, Miss_rate = 0.648, Pending_hits = 3616, Reservation_fails = 914686
	L1D_cache_core[7]: Access = 982438, Miss = 667010, Miss_rate = 0.679, Pending_hits = 4027, Reservation_fails = 938166
	L1D_cache_core[8]: Access = 904032, Miss = 625880, Miss_rate = 0.692, Pending_hits = 3554, Reservation_fails = 856195
	L1D_cache_core[9]: Access = 918315, Miss = 628258, Miss_rate = 0.684, Pending_hits = 3919, Reservation_fails = 897246
	L1D_cache_core[10]: Access = 944521, Miss = 650544, Miss_rate = 0.689, Pending_hits = 4232, Reservation_fails = 896002
	L1D_cache_core[11]: Access = 919209, Miss = 608949, Miss_rate = 0.662, Pending_hits = 3831, Reservation_fails = 914282
	L1D_cache_core[12]: Access = 824298, Miss = 566837, Miss_rate = 0.688, Pending_hits = 3283, Reservation_fails = 779163
	L1D_cache_core[13]: Access = 848686, Miss = 590213, Miss_rate = 0.695, Pending_hits = 3281, Reservation_fails = 891089
	L1D_cache_core[14]: Access = 878233, Miss = 625156, Miss_rate = 0.712, Pending_hits = 3817, Reservation_fails = 897102
	L1D_cache_core[15]: Access = 691422, Miss = 491673, Miss_rate = 0.711, Pending_hits = 2676, Reservation_fails = 816022
	L1D_cache_core[16]: Access = 800715, Miss = 555129, Miss_rate = 0.693, Pending_hits = 3422, Reservation_fails = 858938
	L1D_cache_core[17]: Access = 878830, Miss = 630259, Miss_rate = 0.717, Pending_hits = 3800, Reservation_fails = 837176
	L1D_cache_core[18]: Access = 798790, Miss = 572181, Miss_rate = 0.716, Pending_hits = 3414, Reservation_fails = 928714
	L1D_cache_core[19]: Access = 786003, Miss = 552064, Miss_rate = 0.702, Pending_hits = 2934, Reservation_fails = 869061
	L1D_cache_core[20]: Access = 836926, Miss = 586928, Miss_rate = 0.701, Pending_hits = 3790, Reservation_fails = 836278
	L1D_cache_core[21]: Access = 810121, Miss = 564490, Miss_rate = 0.697, Pending_hits = 3542, Reservation_fails = 782603
	L1D_cache_core[22]: Access = 810509, Miss = 571104, Miss_rate = 0.705, Pending_hits = 3328, Reservation_fails = 878161
	L1D_cache_core[23]: Access = 847185, Miss = 586581, Miss_rate = 0.692, Pending_hits = 3638, Reservation_fails = 842500
	L1D_cache_core[24]: Access = 878272, Miss = 619714, Miss_rate = 0.706, Pending_hits = 3870, Reservation_fails = 823139
	L1D_cache_core[25]: Access = 811793, Miss = 555807, Miss_rate = 0.685, Pending_hits = 3288, Reservation_fails = 827565
	L1D_cache_core[26]: Access = 780340, Miss = 509507, Miss_rate = 0.653, Pending_hits = 3441, Reservation_fails = 857699
	L1D_cache_core[27]: Access = 819229, Miss = 563506, Miss_rate = 0.688, Pending_hits = 3555, Reservation_fails = 706164
	L1D_cache_core[28]: Access = 867057, Miss = 570727, Miss_rate = 0.658, Pending_hits = 3099, Reservation_fails = 906570
	L1D_cache_core[29]: Access = 832167, Miss = 596136, Miss_rate = 0.716, Pending_hits = 3330, Reservation_fails = 923143
	L1D_total_cache_accesses = 25546888
	L1D_total_cache_misses = 17650683
	L1D_total_cache_miss_rate = 0.6909
	L1D_total_cache_pending_hits = 105770
	L1D_total_cache_reservation_fails = 25980405
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.082
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7732256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 105770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15624073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25578414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 561084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 105770
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 676055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 401991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 789471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24023183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1523705

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1010100
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1351742
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23216572
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11587
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 390404
ctas_completed 19753, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17379, 24507, 23456, 23488, 22865, 23544, 23761, 16659, 32477, 19484, 20209, 18624, 17066, 24365, 30555, 15676, 24976, 29856, 19863, 22714, 28393, 29588, 21361, 29053, 23379, 23377, 16361, 17270, 27598, 15217, 22450, 25472, 
gpgpu_n_tot_thrd_icount = 729454816
gpgpu_n_tot_w_icount = 22795463
gpgpu_n_stall_shd_mem = 17965100
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22849779
gpgpu_n_mem_write_global = 1523705
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31812534
gpgpu_n_store_insn = 6229654
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11157510
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12766080
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5199020
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2976206	W0_Idle:116696720	W0_Scoreboard:642465099	W1:8623720	W2:3238914	W3:1827403	W4:1176374	W5:821607	W6:628080	W7:510376	W8:415724	W9:355441	W10:294643	W11:253327	W12:233792	W13:198746	W14:180256	W15:159974	W16:141634	W17:126674	W18:113216	W19:101912	W20:95879	W21:89865	W22:91811	W23:91187	W24:86872	W25:83080	W26:81617	W27:81591	W28:82144	W29:81242	W30:78761	W31:72020	W32:2377581
single_issue_nums: WS0:5946706	WS1:5638092	WS2:5606378	WS3:5604287	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129481256 {8:16185157,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60948200 {40:1523705,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 266584880 {40:6664622,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 647406280 {40:16185157,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12189640 {8:1523705,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 266584880 {40:6664622,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 2359 
max_icnt2sh_latency = 232 
averagemflatency = 781 
avg_icnt2mem_latency = 306 
avg_mrq_latency = 165 
avg_icnt2sh_latency = 2 
mrq_lat_table:3418278 	85931 	173517 	391122 	820335 	1311501 	1947487 	2610306 	2657242 	951601 	32901 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9240148 	5760797 	3700386 	3493456 	1784618 	392973 	1106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4399934 	500696 	101511 	54256 	12219878 	600338 	619304 	1121450 	2217869 	1823213 	615496 	99535 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21091280 	2420552 	620115 	176106 	53773 	10769 	889 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7147 	9844 	665 	1103 	425 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        20        50        28        59        64        23        28        64        64        64        44        64        64        36        52 
dram[1]:        20        20        37        45        30        64        40        52        40        40        34        64        52        61        31        64 
dram[2]:        20        24        29        42        62        62        32        40        48        40        64        64        64        64        52        44 
dram[3]:        28        28        46        58        33        34        40        35        48        52        44        48        64        35        52        52 
dram[4]:        28        28        40        52        39        55        39        36        35        40        61        64        64        64        52        52 
dram[5]:        16        24        40        43        33        51        36        28        40        62        64        52        64        64        48        30 
dram[6]:        24        24        47        47        38        64        32        36        40        56        32        40        64        64        56        52 
dram[7]:        24        28        45        33        56        64        40        32        44        39        26        64        60        40        52        40 
dram[8]:        28        20        34        46        37        33        60        36        36        51        29        63        60        40        29        52 
dram[9]:        22        19        31        64        34        64        28        44        64        56        64        64        64        60        52        40 
dram[10]:        31        32        55        32        54        64        20        20        48        64        30        63        64        32        60        44 
dram[11]:        28        32        37        62        64        47        49        52        63        48        64        64        41        44        23        24 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    650166    659813    906253    772564    864537    547550    415634   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    588265   1144884    803520    779936    843115    851161    530175   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    565231    844840    784067    848913    555011    971833    534305    564093    655547    596027 
dram[3]:   1123775   1437275    804071   1243923    620295    627662    854088    774159    897727    814473    636887    868686    929106    699244   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    522155    733217    914978    623554    616091    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    772493    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    598518   1468475    797576    791212    925492    489567    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    730434    833630    590721    822895    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    642074   1153639    675628    583395    728527    588991   1045765    818143   1021695    548381    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    591293    950872   1102152    469697 
dram[10]:   1345202    969750   1439093    716282    768035    465272    740124    779834    854938    586916   1023743    839764    619616    539496   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1116538    822964    684097    903850   1154330    971831    561178    721552    482018    721806   1144790 
average row accesses per activate:
dram[0]:  1.078848  1.079947  1.084700  1.092969  1.092118  1.091410  1.093133  1.097745  1.091571  1.083861  1.095870  1.088893  1.085308  1.085696  1.079193  1.080141 
dram[1]:  1.086918  1.083601  1.113526  1.096066  1.115917  1.102676  1.115614  1.099984  1.099847  1.098783  1.121207  1.099236  1.108709  1.092591  1.101453  1.086560 
dram[2]:  1.078787  1.069597  1.083091  1.079090  1.079715  1.087935  1.092921  1.085852  1.077827  1.081387  1.086319  1.082470  1.080485  1.081233  1.073825  1.075481 
dram[3]:  1.072065  1.073113  1.082234  1.087753  1.087627  1.096124  1.089510  1.092875  1.088434  1.084219  1.091303  1.093108  1.082719  1.086406  1.076899  1.076744 
dram[4]:  1.081530  1.073620  1.094581  1.086102  1.091077  1.097399  1.098127  1.089445  1.083488  1.072799  1.103703  1.099564  1.082745  1.084213  1.081620  1.072906 
dram[5]:  1.072351  1.073538  1.090891  1.087732  1.095227  1.095890  1.086235  1.088812  1.076959  1.083172  1.094050  1.095120  1.077729  1.073246  1.082559  1.081423 
dram[6]:  1.077528  1.079705  1.085261  1.095482  1.101456  1.084202  1.089838  1.096291  1.082824  1.082308  1.090253  1.102740  1.083639  1.088868  1.076476  1.078482 
dram[7]:  1.075424  1.070193  1.086493  1.081212  1.090127  1.089567  1.089998  1.092361  1.086008  1.076315  1.090742  1.091315  1.085712  1.084210  1.082315  1.084335 
dram[8]:  1.077210  1.075586  1.086523  1.096490  1.103977  1.106408  1.095806  1.101776  1.085696  1.087271  1.094101  1.103433  1.101321  1.091745  1.080248  1.082629 
dram[9]:  1.071916  1.069173  1.084060  1.079800  1.082977  1.086174  1.094175  1.095618  1.079190  1.081978  1.092389  1.089641  1.083539  1.080522  1.080061  1.076482 
dram[10]:  1.080787  1.073776  1.096444  1.086345  1.117287  1.112505  1.121913  1.097604  1.105698  1.083540  1.104943  1.105394  1.098357  1.084364  1.088932  1.082612 
dram[11]:  1.072153  1.073562  1.080860  1.075885  1.095667  1.095456  1.090287  1.085779  1.086675  1.087317  1.104274  1.090209  1.083756  1.082591  1.084661  1.076111 
average row locality = 14400232/13233588 = 1.088158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53290     53661     53071     56281     56491     56928     55964     57175     57221     56507     58072     56497     58148     57176     54485     55289 
dram[1]:     54842     54741     59328     55726     60319     57878     58899     57202     57425     57515     60826     58074     59645     57275     58571     55744 
dram[2]:     54616     51811     54311     53413     54974     57254     56310     55942     54665     55366     57083     56985     55886     57081     53933     54670 
dram[3]:     52737     53495     52763     55606     56336     58407     55033     56805     56719     56794     57804     58471     57813     58609     54059     54307 
dram[4]:     55642     53430     55933     54981     57448     58764     58041     56990     57047     54012     60830     59084     58233     58101     56210     53521 
dram[5]:     53398     52561     56739     55084     57802     57655     55746     56362     54999     55790     58630     59467     56449     55237     55294     56214 
dram[6]:     53722     54555     54438     56656     58142     56226     57193     57718     56659     55930     57792     59802     56622     58802     55141     55989 
dram[7]:     54105     52278     54698     53214     57815     57421     56184     56378     56984     54478     58317     59012     58754     57066     55138     55329 
dram[8]:     53478     52862     55224     54965     58886     59415     56825     57844     56093     55317     58452     58925     59643     57955     54157     54774 
dram[9]:     52412     50592     54380     53546     56086     56444     57698     57183     54103     54385     57562     56768     57458     56075     54787     55023 
dram[10]:     55115     53818     58212     56030     60915     61124     61707     59195     59343     56370     60665     61372     61113     58373     58340     57432 
dram[11]:     52501     52682     54238     51789     57421     56654     56177     54583     55642     55612     60751     57623     57846     56875     56906     53854 
total dram reads = 10828171
bank skew: 61707/50592 = 1.22
chip skew: 939124/884300 = 1.06
number of total write accesses:
dram[0]:     23651     23957     24813     25402     26678     25772     27399     27081     25925     24988     25295     24152     24778     24121     23399     23993 
dram[1]:     24412     23973     26195     25245     26695     26298     27117     26836     25606     25663     25061     24528     25780     24916     24943     24620 
dram[2]:     23739     23304     24724     24268     24785     26657     26679     26453     25353     25896     24980     23783     24842     24836     23986     24119 
dram[3]:     23946     23929     24606     25668     26224     27307     26529     26870     25724     25594     24092     23348     25140     26066     23490     23989 
dram[4]:     24577     23664     25463     25346     26177     26744     26485     26194     24821     24708     25201     24517     25478     26124     24115     23516 
dram[5]:     24157     23244     25434     24862     26262     26499     26350     26532     24462     25079     24234     25007     25398     23946     24537     24774 
dram[6]:     23142     23105     25378     26198     26496     25582     26418     27453     25215     25586     24293     25518     24529     25424     23429     24163 
dram[7]:     22814     22255     25498     24237     25062     26152     26877     26746     25860     24607     24495     24172     25208     25240     24459     24764 
dram[8]:     23586     23522     24229     24788     26906     26522     27570     27744     24956     24955     24493     24518     25555     24757     24502     24361 
dram[9]:     23341     23055     24370     24863     25924     25513     27866     27087     25112     25697     23948     23711     24529     24477     24193     24005 
dram[10]:     23579     23619     25854     25725     27099     28122     27405     26639     27279     25448     24395     25072     25425     25482     24319     24411 
dram[11]:     23100     23632     24551     23798     26952     26712     26387     26855     26000     25469     25602     24472     24727     24567     24410     24192 
total dram writes = 4826454
bank skew: 28122/22255 = 1.26
chip skew: 409873/397691 = 1.03
average mf latency per bank:
dram[0]:        992       984      1017      1054       987      1013       999      1055      1011       994      1019      1046       989      1018       992       997
dram[1]:       1599      1028      1766      1064      1725      1068      1832      1091      1679      1073      1863      1107      1725      1055      1714      1048
dram[2]:        991       930       980       962       992       947      1036      1003       979       927      1005      1002       955       933       978       924
dram[3]:        983      1015      1015      1050       998      1042      1066      1084      1047      1058      1104      1224      1012      1029      1020      1029
dram[4]:       1244      1101      1328      1157      1309      1132      1424      1200      1367      1097      1459      1256      1230      1079      1266      1084
dram[5]:        980      1083      1067      1116      1047      1160      1059      1167      1029      1098      1113      1243       967      1061       994      1062
dram[6]:       1295      1110      1227      1098      1292      1166      1319      1124      1309      1110      1427      1228      1257      1107      1200      1048
dram[7]:       1056       968      1009      1014      1091       983      1072       996      1019       967      1150      1064      1005       957       989       979
dram[8]:       8683      1072      1176      1171      1143      1139      1128      1145      1097      1137      1187      1214      1134      1165      1085      1096
dram[9]:        959       992      1034      1002      1013      1024       992      1082       987       997      1055      1097      1036      1005      1004      1017
dram[10]:       2703      1139      2723      1157      2661      1193      2953      1213      2806      1147      3038      1263      2699      1100      2769      1196
dram[11]:        948       978       960       972       937       983       987       972       927      1009       996      1021       950       963       978       958
maximum mf latency per bank:
dram[0]:       6940      6354      6830      5998      6435      6176      6337      6373      6792      5836      6201      5831      6080      5923      6109      5879
dram[1]:       5653      5914      5732      6007      5909      5499      5761      5630      5420      6213      5728      5788      6469      5627      5576      5571
dram[2]:       6126      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5811      6258      5792      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5813      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7636      6725      7443      5904      7885      6065      7412      5995      7970      5932      7319      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      6090      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      5946      6201      6317      6673      6316      6452      5999      6469      6112      6701      5838      6472      5529      6207      5640
dram[9]:       6565      5941      6449      6940      6435      6002      6061      6604      6032      6766      6213      6277      6198      6587      6307      6295
dram[10]:      10667      7002     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      5943      6276      5864      5990      6174      5883      6251      5817      6051      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46089371 n_act=1097141 n_pre=1097125 n_ref_event=0 n_req=1193349 n_rd=896256 n_rd_L2_A=0 n_write=0 n_wr_bk=401404 bw_util=0.1052
n_activity=15026307 dram_eff=0.3454
bk0: 53290a 39581900i bk1: 53661a 39522879i bk2: 53071a 39608503i bk3: 56281a 39146058i bk4: 56491a 38959601i bk5: 56928a 38933720i bk6: 55964a 38984728i bk7: 57175a 38901732i bk8: 57221a 38904565i bk9: 56507a 39043729i bk10: 58072a 38901601i bk11: 56497a 39211516i bk12: 58148a 38847642i bk13: 57176a 39065468i bk14: 54485a 39464731i bk15: 55289a 39300266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080620
Row_Buffer_Locality_read = 0.073909
Row_Buffer_Locality_write = 0.100867
Bank_Level_Parallism = 11.229601
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.498569
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105245 
total_CMD = 49319725 
util_bw = 5190640 
Wasted_Col = 8982563 
Wasted_Row = 444840 
Idle = 34701682 

BW Util Bottlenecks: 
RCDc_limit = 13049357 
RCDWRc_limit = 2377200 
WTRc_limit = 8382821 
RTWc_limit = 6265922 
CCDLc_limit = 1022248 
rwq = 0 
CCDLc_limit_alone = 597287 
WTRc_limit_alone = 8156851 
RTWc_limit_alone = 6066931 

Commands details: 
total_CMD = 49319725 
n_nop = 46089371 
Read = 896256 
Write = 0 
L2_Alloc = 0 
L2_WB = 401404 
n_act = 1097141 
n_pre = 1097125 
n_ref = 0 
n_req = 1193349 
total_req = 1297660 

Dual Bus Interface Util: 
issued_total_row = 2194266 
issued_total_col = 1297660 
Row_Bus_Util =  0.044491 
CoL_Bus_Util = 0.026311 
Either_Row_CoL_Bus_Util = 0.065498 
Issued_on_Two_Bus_Simul_Util = 0.005304 
issued_two_Eff = 0.080973 
queue_avg = 10.056251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0563
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46033003 n_act=1113847 n_pre=1113831 n_ref_event=0 n_req=1227023 n_rd=924010 n_rd_L2_A=0 n_write=0 n_wr_bk=407888 bw_util=0.108
n_activity=15058487 dram_eff=0.3538
bk0: 54842a 38730525i bk1: 54741a 38811965i bk2: 59328a 38076283i bk3: 55726a 38596520i bk4: 60319a 37870061i bk5: 57878a 38184124i bk6: 58899a 38040633i bk7: 57202a 38219829i bk8: 57425a 38252313i bk9: 57515a 38312628i bk10: 60826a 38014708i bk11: 58074a 38342162i bk12: 59645a 38027485i bk13: 57275a 38395814i bk14: 58571a 38262660i bk15: 55744a 38605880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092236
Row_Buffer_Locality_read = 0.085536
Row_Buffer_Locality_write = 0.112668
Bank_Level_Parallism = 12.131428
Bank_Level_Parallism_Col = 2.924976
Bank_Level_Parallism_Ready = 1.507563
write_to_read_ratio_blp_rw_average = 0.298592
GrpLevelPara = 2.357211 

BW Util details:
bwutil = 0.108022 
total_CMD = 49319725 
util_bw = 5327592 
Wasted_Col = 8931025 
Wasted_Row = 404316 
Idle = 34656792 

BW Util Bottlenecks: 
RCDc_limit = 13123426 
RCDWRc_limit = 2363722 
WTRc_limit = 8518856 
RTWc_limit = 6532236 
CCDLc_limit = 1054294 
rwq = 0 
CCDLc_limit_alone = 613759 
WTRc_limit_alone = 8289207 
RTWc_limit_alone = 6321350 

Commands details: 
total_CMD = 49319725 
n_nop = 46033003 
Read = 924010 
Write = 0 
L2_Alloc = 0 
L2_WB = 407888 
n_act = 1113847 
n_pre = 1113831 
n_ref = 0 
n_req = 1227023 
total_req = 1331898 

Dual Bus Interface Util: 
issued_total_row = 2227678 
issued_total_col = 1331898 
Row_Bus_Util =  0.045168 
CoL_Bus_Util = 0.027005 
Either_Row_CoL_Bus_Util = 0.066641 
Issued_on_Two_Bus_Simul_Util = 0.005532 
issued_two_Eff = 0.083017 
queue_avg = 13.041302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0413
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46111172 n_act=1090278 n_pre=1090262 n_ref_event=0 n_req=1178697 n_rd=884300 n_rd_L2_A=0 n_write=0 n_wr_bk=398404 bw_util=0.104
n_activity=15030201 dram_eff=0.3414
bk0: 54616a 39693546i bk1: 51811a 40024404i bk2: 54311a 39689959i bk3: 53413a 39823974i bk4: 54974a 39560212i bk5: 57254a 39170971i bk6: 56310a 39304572i bk7: 55942a 39327989i bk8: 54665a 39545261i bk9: 55366a 39397885i bk10: 57083a 39309188i bk11: 56985a 39485494i bk12: 55886a 39472022i bk13: 57081a 39303355i bk14: 53933a 39743403i bk15: 54670a 39673364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075014
Row_Buffer_Locality_read = 0.068027
Row_Buffer_Locality_write = 0.096003
Bank_Level_Parallism = 10.801070
Bank_Level_Parallism_Col = 2.821304
Bank_Level_Parallism_Ready = 1.488623
write_to_read_ratio_blp_rw_average = 0.293017
GrpLevelPara = 2.282270 

BW Util details:
bwutil = 0.104032 
total_CMD = 49319725 
util_bw = 5130816 
Wasted_Col = 9025936 
Wasted_Row = 467528 
Idle = 34695445 

BW Util Bottlenecks: 
RCDc_limit = 13041229 
RCDWRc_limit = 2384853 
WTRc_limit = 8325957 
RTWc_limit = 6140040 
CCDLc_limit = 1010861 
rwq = 0 
CCDLc_limit_alone = 590153 
WTRc_limit_alone = 8099448 
RTWc_limit_alone = 5945841 

Commands details: 
total_CMD = 49319725 
n_nop = 46111172 
Read = 884300 
Write = 0 
L2_Alloc = 0 
L2_WB = 398404 
n_act = 1090278 
n_pre = 1090262 
n_ref = 0 
n_req = 1178697 
total_req = 1282704 

Dual Bus Interface Util: 
issued_total_row = 2180540 
issued_total_col = 1282704 
Row_Bus_Util =  0.044212 
CoL_Bus_Util = 0.026008 
Either_Row_CoL_Bus_Util = 0.065056 
Issued_on_Two_Bus_Simul_Util = 0.005164 
issued_two_Eff = 0.079379 
queue_avg = 8.870826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.87083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46083782 n_act=1100070 n_pre=1100054 n_ref_event=0 n_req=1193809 n_rd=895758 n_rd_L2_A=0 n_write=0 n_wr_bk=402522 bw_util=0.1053
n_activity=15044122 dram_eff=0.3452
bk0: 52737a 39676117i bk1: 53495a 39582950i bk2: 52763a 39644779i bk3: 55606a 39212897i bk4: 56336a 39057326i bk5: 58407a 38754557i bk6: 55033a 39191920i bk7: 56805a 38969715i bk8: 56719a 39011130i bk9: 56794a 39004644i bk10: 57804a 39095950i bk11: 58471a 39084053i bk12: 57813a 38904965i bk13: 58609a 38759885i bk14: 54059a 39569800i bk15: 54307a 39507452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078521
Row_Buffer_Locality_read = 0.071756
Row_Buffer_Locality_write = 0.098852
Bank_Level_Parallism = 11.170257
Bank_Level_Parallism_Col = 2.848025
Bank_Level_Parallism_Ready = 1.494904
write_to_read_ratio_blp_rw_average = 0.294463
GrpLevelPara = 2.300273 

BW Util details:
bwutil = 0.105295 
total_CMD = 49319725 
util_bw = 5193120 
Wasted_Col = 9010979 
Wasted_Row = 432416 
Idle = 34683210 

BW Util Bottlenecks: 
RCDc_limit = 13087568 
RCDWRc_limit = 2395094 
WTRc_limit = 8399439 
RTWc_limit = 6240353 
CCDLc_limit = 1026086 
rwq = 0 
CCDLc_limit_alone = 599208 
WTRc_limit_alone = 8171601 
RTWc_limit_alone = 6041313 

Commands details: 
total_CMD = 49319725 
n_nop = 46083782 
Read = 895758 
Write = 0 
L2_Alloc = 0 
L2_WB = 402522 
n_act = 1100070 
n_pre = 1100054 
n_ref = 0 
n_req = 1193809 
total_req = 1298280 

Dual Bus Interface Util: 
issued_total_row = 2200124 
issued_total_col = 1298280 
Row_Bus_Util =  0.044609 
CoL_Bus_Util = 0.026324 
Either_Row_CoL_Bus_Util = 0.065612 
Issued_on_Two_Bus_Simul_Util = 0.005322 
issued_two_Eff = 0.081108 
queue_avg = 9.888292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.88829
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46055974 n_act=1109746 n_pre=1109730 n_ref_event=0 n_req=1206553 n_rd=908267 n_rd_L2_A=0 n_write=0 n_wr_bk=403130 bw_util=0.1064
n_activity=15095509 dram_eff=0.3475
bk0: 55642a 39256294i bk1: 53430a 39573207i bk2: 55933a 39263030i bk3: 54981a 39321037i bk4: 57448a 38881177i bk5: 58764a 38682799i bk6: 58041a 38792594i bk7: 56990a 38916310i bk8: 57047a 39071976i bk9: 54012a 39439141i bk10: 60830a 38716723i bk11: 59084a 38958246i bk12: 58233a 38848334i bk13: 58101a 38815799i bk14: 56210a 39251753i bk15: 53521a 39664793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080234
Row_Buffer_Locality_read = 0.073990
Row_Buffer_Locality_write = 0.099247
Bank_Level_Parallism = 11.227887
Bank_Level_Parallism_Col = 2.858213
Bank_Level_Parallism_Ready = 1.495669
write_to_read_ratio_blp_rw_average = 0.293316
GrpLevelPara = 2.307763 

BW Util details:
bwutil = 0.106359 
total_CMD = 49319725 
util_bw = 5245588 
Wasted_Col = 9053327 
Wasted_Row = 403888 
Idle = 34616922 

BW Util Bottlenecks: 
RCDc_limit = 13207118 
RCDWRc_limit = 2390893 
WTRc_limit = 8474774 
RTWc_limit = 6298225 
CCDLc_limit = 1039828 
rwq = 0 
CCDLc_limit_alone = 609065 
WTRc_limit_alone = 8244929 
RTWc_limit_alone = 6097307 

Commands details: 
total_CMD = 49319725 
n_nop = 46055974 
Read = 908267 
Write = 0 
L2_Alloc = 0 
L2_WB = 403130 
n_act = 1109746 
n_pre = 1109730 
n_ref = 0 
n_req = 1206553 
total_req = 1311397 

Dual Bus Interface Util: 
issued_total_row = 2219476 
issued_total_col = 1311397 
Row_Bus_Util =  0.045002 
CoL_Bus_Util = 0.026590 
Either_Row_CoL_Bus_Util = 0.066175 
Issued_on_Two_Bus_Simul_Util = 0.005416 
issued_two_Eff = 0.081845 
queue_avg = 9.897303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.8973
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46085664 n_act=1100503 n_pre=1100487 n_ref_event=0 n_req=1193842 n_rd=897427 n_rd_L2_A=0 n_write=0 n_wr_bk=400777 bw_util=0.1053
n_activity=15040473 dram_eff=0.3453
bk0: 53398a 39530352i bk1: 52561a 39713515i bk2: 56739a 39119352i bk3: 55084a 39360524i bk4: 57802a 38905985i bk5: 57655a 38881719i bk6: 55746a 39086345i bk7: 56362a 39009133i bk8: 54999a 39321210i bk9: 55790a 39215579i bk10: 58630a 39018375i bk11: 59467a 38837132i bk12: 56449a 39033482i bk13: 55237a 39329000i bk14: 55294a 39310100i bk15: 56214a 39183649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078184
Row_Buffer_Locality_read = 0.071599
Row_Buffer_Locality_write = 0.098119
Bank_Level_Parallism = 11.180544
Bank_Level_Parallism_Col = 2.845321
Bank_Level_Parallism_Ready = 1.493166
write_to_read_ratio_blp_rw_average = 0.293579
GrpLevelPara = 2.299566 

BW Util details:
bwutil = 0.105289 
total_CMD = 49319725 
util_bw = 5192816 
Wasted_Col = 9014109 
Wasted_Row = 431532 
Idle = 34681268 

BW Util Bottlenecks: 
RCDc_limit = 13112152 
RCDWRc_limit = 2383602 
WTRc_limit = 8394239 
RTWc_limit = 6229500 
CCDLc_limit = 1024576 
rwq = 0 
CCDLc_limit_alone = 600180 
WTRc_limit_alone = 8167801 
RTWc_limit_alone = 6031542 

Commands details: 
total_CMD = 49319725 
n_nop = 46085664 
Read = 897427 
Write = 0 
L2_Alloc = 0 
L2_WB = 400777 
n_act = 1100503 
n_pre = 1100487 
n_ref = 0 
n_req = 1193842 
total_req = 1298204 

Dual Bus Interface Util: 
issued_total_row = 2200990 
issued_total_col = 1298204 
Row_Bus_Util =  0.044627 
CoL_Bus_Util = 0.026322 
Either_Row_CoL_Bus_Util = 0.065573 
Issued_on_Two_Bus_Simul_Util = 0.005376 
issued_two_Eff = 0.081981 
queue_avg = 9.776901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.7769
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46066342 n_act=1106488 n_pre=1106472 n_ref_event=0 n_req=1203134 n_rd=905387 n_rd_L2_A=0 n_write=0 n_wr_bk=401929 bw_util=0.106
n_activity=15085322 dram_eff=0.3466
bk0: 53722a 39492341i bk1: 54555a 39422346i bk2: 54438a 39277989i bk3: 56656a 38960756i bk4: 58142a 38735841i bk5: 56226a 38932426i bk6: 57193a 38799170i bk7: 57718a 38680072i bk8: 56659a 38941431i bk9: 55930a 38983416i bk10: 57792a 38921090i bk11: 59802a 38628795i bk12: 56622a 39036446i bk13: 58802a 38737097i bk14: 55141a 39286276i bk15: 55989a 39142403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080329
Row_Buffer_Locality_read = 0.073689
Row_Buffer_Locality_write = 0.100518
Bank_Level_Parallism = 11.348055
Bank_Level_Parallism_Col = 2.861158
Bank_Level_Parallism_Ready = 1.495172
write_to_read_ratio_blp_rw_average = 0.293744
GrpLevelPara = 2.312325 

BW Util details:
bwutil = 0.106028 
total_CMD = 49319725 
util_bw = 5229264 
Wasted_Col = 9022171 
Wasted_Row = 427312 
Idle = 34640978 

BW Util Bottlenecks: 
RCDc_limit = 13167643 
RCDWRc_limit = 2380741 
WTRc_limit = 8440728 
RTWc_limit = 6295117 
CCDLc_limit = 1030345 
rwq = 0 
CCDLc_limit_alone = 603717 
WTRc_limit_alone = 8214448 
RTWc_limit_alone = 6094769 

Commands details: 
total_CMD = 49319725 
n_nop = 46066342 
Read = 905387 
Write = 0 
L2_Alloc = 0 
L2_WB = 401929 
n_act = 1106488 
n_pre = 1106472 
n_ref = 0 
n_req = 1203134 
total_req = 1307316 

Dual Bus Interface Util: 
issued_total_row = 2212960 
issued_total_col = 1307316 
Row_Bus_Util =  0.044870 
CoL_Bus_Util = 0.026507 
Either_Row_CoL_Bus_Util = 0.065965 
Issued_on_Two_Bus_Simul_Util = 0.005411 
issued_two_Eff = 0.082036 
queue_avg = 10.188448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1884
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46088063 n_act=1098595 n_pre=1098579 n_ref_event=0 n_req=1191880 n_rd=897171 n_rd_L2_A=0 n_write=0 n_wr_bk=398446 bw_util=0.1051
n_activity=15083034 dram_eff=0.3436
bk0: 54105a 39645727i bk1: 52278a 39908337i bk2: 54698a 39402022i bk3: 53214a 39660489i bk4: 57815a 39069503i bk5: 57421a 38992294i bk6: 56184a 39059039i bk7: 56378a 39087827i bk8: 56984a 39084600i bk9: 54478a 39429516i bk10: 58317a 39053607i bk11: 59012a 38988734i bk12: 58754a 38910669i bk13: 57066a 39092108i bk14: 55138a 39398654i bk15: 55329a 39385057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078267
Row_Buffer_Locality_read = 0.071766
Row_Buffer_Locality_write = 0.098059
Bank_Level_Parallism = 11.068914
Bank_Level_Parallism_Col = 2.838886
Bank_Level_Parallism_Ready = 1.495050
write_to_read_ratio_blp_rw_average = 0.292476
GrpLevelPara = 2.295043 

BW Util details:
bwutil = 0.105079 
total_CMD = 49319725 
util_bw = 5182468 
Wasted_Col = 9036297 
Wasted_Row = 448925 
Idle = 34652035 

BW Util Bottlenecks: 
RCDc_limit = 13126549 
RCDWRc_limit = 2374648 
WTRc_limit = 8351899 
RTWc_limit = 6215666 
CCDLc_limit = 1021300 
rwq = 0 
CCDLc_limit_alone = 598527 
WTRc_limit_alone = 8127152 
RTWc_limit_alone = 6017640 

Commands details: 
total_CMD = 49319725 
n_nop = 46088063 
Read = 897171 
Write = 0 
L2_Alloc = 0 
L2_WB = 398446 
n_act = 1098595 
n_pre = 1098579 
n_ref = 0 
n_req = 1191880 
total_req = 1295617 

Dual Bus Interface Util: 
issued_total_row = 2197174 
issued_total_col = 1295617 
Row_Bus_Util =  0.044550 
CoL_Bus_Util = 0.026270 
Either_Row_CoL_Bus_Util = 0.065525 
Issued_on_Two_Bus_Simul_Util = 0.005295 
issued_two_Eff = 0.080803 
queue_avg = 9.628806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.62881
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46072876 n_act=1101316 n_pre=1101300 n_ref_event=0 n_req=1202779 n_rd=904815 n_rd_L2_A=0 n_write=0 n_wr_bk=402964 bw_util=0.1061
n_activity=15048042 dram_eff=0.3476
bk0: 53478a 39392394i bk1: 52862a 39428502i bk2: 55224a 39172276i bk3: 54965a 39140703i bk4: 58886a 38548959i bk5: 59415a 38518061i bk6: 56825a 38713527i bk7: 57844a 38595978i bk8: 56093a 38940178i bk9: 55317a 39079927i bk10: 58452a 38758347i bk11: 58925a 38730711i bk12: 59643a 38524603i bk13: 57955a 38772679i bk14: 54157a 39279768i bk15: 54774a 39189894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084357
Row_Buffer_Locality_read = 0.077897
Row_Buffer_Locality_write = 0.103976
Bank_Level_Parallism = 11.463560
Bank_Level_Parallism_Col = 2.874931
Bank_Level_Parallism_Ready = 1.500468
write_to_read_ratio_blp_rw_average = 0.294926
GrpLevelPara = 2.320111 

BW Util details:
bwutil = 0.106065 
total_CMD = 49319725 
util_bw = 5231116 
Wasted_Col = 8968033 
Wasted_Row = 436712 
Idle = 34683864 

BW Util Bottlenecks: 
RCDc_limit = 13070399 
RCDWRc_limit = 2367307 
WTRc_limit = 8421513 
RTWc_limit = 6314981 
CCDLc_limit = 1033196 
rwq = 0 
CCDLc_limit_alone = 602612 
WTRc_limit_alone = 8192397 
RTWc_limit_alone = 6113513 

Commands details: 
total_CMD = 49319725 
n_nop = 46072876 
Read = 904815 
Write = 0 
L2_Alloc = 0 
L2_WB = 402964 
n_act = 1101316 
n_pre = 1101300 
n_ref = 0 
n_req = 1202779 
total_req = 1307779 

Dual Bus Interface Util: 
issued_total_row = 2202616 
issued_total_col = 1307779 
Row_Bus_Util =  0.044660 
CoL_Bus_Util = 0.026516 
Either_Row_CoL_Bus_Util = 0.065833 
Issued_on_Two_Bus_Simul_Util = 0.005344 
issued_two_Eff = 0.081170 
queue_avg = 11.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0001
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46120053 n_act=1087360 n_pre=1087344 n_ref_event=0 n_req=1177767 n_rd=884502 n_rd_L2_A=0 n_write=0 n_wr_bk=397691 bw_util=0.104
n_activity=15015508 dram_eff=0.3416
bk0: 52412a 39929613i bk1: 50592a 40205108i bk2: 54380a 39672662i bk3: 53546a 39691505i bk4: 56086a 39286500i bk5: 56444a 39294415i bk6: 57698a 39042861i bk7: 57183a 39106585i bk8: 54103a 39535215i bk9: 54385a 39499225i bk10: 57562a 39351948i bk11: 56768a 39443782i bk12: 57458a 39278652i bk13: 56075a 39406025i bk14: 54787a 39544737i bk15: 55023a 39555348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076761
Row_Buffer_Locality_read = 0.069926
Row_Buffer_Locality_write = 0.097376
Bank_Level_Parallism = 10.867518
Bank_Level_Parallism_Col = 2.824711
Bank_Level_Parallism_Ready = 1.491158
write_to_read_ratio_blp_rw_average = 0.293114
GrpLevelPara = 2.284336 

BW Util details:
bwutil = 0.103990 
total_CMD = 49319725 
util_bw = 5128772 
Wasted_Col = 8994299 
Wasted_Row = 475572 
Idle = 34721082 

BW Util Bottlenecks: 
RCDc_limit = 12997868 
RCDWRc_limit = 2369501 
WTRc_limit = 8277988 
RTWc_limit = 6128756 
CCDLc_limit = 1012910 
rwq = 0 
CCDLc_limit_alone = 593061 
WTRc_limit_alone = 8052411 
RTWc_limit_alone = 5934484 

Commands details: 
total_CMD = 49319725 
n_nop = 46120053 
Read = 884502 
Write = 0 
L2_Alloc = 0 
L2_WB = 397691 
n_act = 1087360 
n_pre = 1087344 
n_ref = 0 
n_req = 1177767 
total_req = 1282193 

Dual Bus Interface Util: 
issued_total_row = 2174704 
issued_total_col = 1282193 
Row_Bus_Util =  0.044094 
CoL_Bus_Util = 0.025998 
Either_Row_CoL_Bus_Util = 0.064876 
Issued_on_Two_Bus_Simul_Util = 0.005215 
issued_two_Eff = 0.080391 
queue_avg = 9.081565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.08156
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=45984701 n_act=1133860 n_pre=1133844 n_ref_event=0 n_req=1243390 n_rd=939124 n_rd_L2_A=0 n_write=0 n_wr_bk=409873 bw_util=0.1094
n_activity=15192255 dram_eff=0.3552
bk0: 55115a 38898148i bk1: 53818a 39053616i bk2: 58212a 38335934i bk3: 56030a 38592233i bk4: 60915a 37950039i bk5: 61124a 37806048i bk6: 61707a 37766148i bk7: 59195a 38130471i bk8: 59343a 38093447i bk9: 56370a 38554628i bk10: 60665a 38276055i bk11: 61372a 38159505i bk12: 61113a 38026907i bk13: 58373a 38341600i bk14: 58340a 38444150i bk15: 57432a 38569502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088090
Row_Buffer_Locality_read = 0.082040
Row_Buffer_Locality_write = 0.106762
Bank_Level_Parallism = 11.995139
Bank_Level_Parallism_Col = 2.920020
Bank_Level_Parallism_Ready = 1.502000
write_to_read_ratio_blp_rw_average = 0.296028
GrpLevelPara = 2.352949 

BW Util details:
bwutil = 0.109408 
total_CMD = 49319725 
util_bw = 5395988 
Wasted_Col = 9056733 
Wasted_Row = 355584 
Idle = 34511420 

BW Util Bottlenecks: 
RCDc_limit = 13395620 
RCDWRc_limit = 2385359 
WTRc_limit = 8656865 
RTWc_limit = 6580514 
CCDLc_limit = 1072142 
rwq = 0 
CCDLc_limit_alone = 626618 
WTRc_limit_alone = 8423215 
RTWc_limit_alone = 6368640 

Commands details: 
total_CMD = 49319725 
n_nop = 45984701 
Read = 939124 
Write = 0 
L2_Alloc = 0 
L2_WB = 409873 
n_act = 1133860 
n_pre = 1133844 
n_ref = 0 
n_req = 1243390 
total_req = 1348997 

Dual Bus Interface Util: 
issued_total_row = 2267704 
issued_total_col = 1348997 
Row_Bus_Util =  0.045980 
CoL_Bus_Util = 0.027352 
Either_Row_CoL_Bus_Util = 0.067620 
Issued_on_Two_Bus_Simul_Util = 0.005711 
issued_two_Eff = 0.084460 
queue_avg = 12.248672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2487
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49319725 n_nop=46099129 n_act=1094384 n_pre=1094368 n_ref_event=0 n_req=1188009 n_rd=891154 n_rd_L2_A=0 n_write=0 n_wr_bk=401426 bw_util=0.1048
n_activity=14994297 dram_eff=0.3448
bk0: 52501a 39756327i bk1: 52682a 39726339i bk2: 54238a 39467164i bk3: 51789a 39718104i bk4: 57421a 38893666i bk5: 56654a 38999783i bk6: 56177a 39007797i bk7: 54583a 39149663i bk8: 55642a 39093452i bk9: 55612a 39127865i bk10: 60751a 38634238i bk11: 57623a 39025450i bk12: 57846a 38935987i bk13: 56875a 39067657i bk14: 56906a 39103231i bk15: 53854a 39431508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078808
Row_Buffer_Locality_read = 0.071909
Row_Buffer_Locality_write = 0.099520
Bank_Level_Parallism = 11.201459
Bank_Level_Parallism_Col = 2.847907
Bank_Level_Parallism_Ready = 1.497484
write_to_read_ratio_blp_rw_average = 0.294444
GrpLevelPara = 2.302238 

BW Util details:
bwutil = 0.104833 
total_CMD = 49319725 
util_bw = 5170320 
Wasted_Col = 8968694 
Wasted_Row = 447234 
Idle = 34733477 

BW Util Bottlenecks: 
RCDc_limit = 13015393 
RCDWRc_limit = 2383753 
WTRc_limit = 8361115 
RTWc_limit = 6210171 
CCDLc_limit = 1016523 
rwq = 0 
CCDLc_limit_alone = 594405 
WTRc_limit_alone = 8134890 
RTWc_limit_alone = 6014278 

Commands details: 
total_CMD = 49319725 
n_nop = 46099129 
Read = 891154 
Write = 0 
L2_Alloc = 0 
L2_WB = 401426 
n_act = 1094384 
n_pre = 1094368 
n_ref = 0 
n_req = 1188009 
total_req = 1292580 

Dual Bus Interface Util: 
issued_total_row = 2188752 
issued_total_col = 1292580 
Row_Bus_Util =  0.044379 
CoL_Bus_Util = 0.026208 
Either_Row_CoL_Bus_Util = 0.065300 
Issued_on_Two_Bus_Simul_Util = 0.005287 
issued_two_Eff = 0.080959 
queue_avg = 9.875360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.87536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 962069, Miss = 479190, Miss_rate = 0.498, Pending_hits = 2055, Reservation_fails = 3530
L2_cache_bank[1]: Access = 970344, Miss = 481962, Miss_rate = 0.497, Pending_hits = 2136, Reservation_fails = 2359
L2_cache_bank[2]: Access = 990365, Miss = 502303, Miss_rate = 0.507, Pending_hits = 3463, Reservation_fails = 1841
L2_cache_bank[3]: Access = 958914, Miss = 486603, Miss_rate = 0.507, Pending_hits = 2451, Reservation_fails = 431
L2_cache_bank[4]: Access = 942116, Miss = 474226, Miss_rate = 0.503, Pending_hits = 1793, Reservation_fails = 1227
L2_cache_bank[5]: Access = 944900, Miss = 474970, Miss_rate = 0.503, Pending_hits = 1768, Reservation_fails = 2370
L2_cache_bank[6]: Access = 934325, Miss = 475712, Miss_rate = 0.509, Pending_hits = 1987, Reservation_fails = 124
L2_cache_bank[7]: Access = 967871, Miss = 484942, Miss_rate = 0.501, Pending_hits = 2122, Reservation_fails = 1541
L2_cache_bank[8]: Access = 969763, Miss = 491832, Miss_rate = 0.507, Pending_hits = 2646, Reservation_fails = 2202
L2_cache_bank[9]: Access = 972986, Miss = 481329, Miss_rate = 0.495, Pending_hits = 2301, Reservation_fails = 3366
L2_cache_bank[10]: Access = 955616, Miss = 481498, Miss_rate = 0.504, Pending_hits = 2157, Reservation_fails = 2581
L2_cache_bank[11]: Access = 958928, Miss = 480807, Miss_rate = 0.501, Pending_hits = 2110, Reservation_fails = 1757
L2_cache_bank[12]: Access = 972182, Miss = 482144, Miss_rate = 0.496, Pending_hits = 2247, Reservation_fails = 2444
L2_cache_bank[13]: Access = 979170, Miss = 488110, Miss_rate = 0.498, Pending_hits = 2304, Reservation_fails = 1347
L2_cache_bank[14]: Access = 965386, Miss = 484445, Miss_rate = 0.502, Pending_hits = 2175, Reservation_fails = 3764
L2_cache_bank[15]: Access = 962667, Miss = 477624, Miss_rate = 0.496, Pending_hits = 2075, Reservation_fails = 2466
L2_cache_bank[16]: Access = 2127925, Miss = 485206, Miss_rate = 0.228, Pending_hits = 2433, Reservation_fails = 3052
L2_cache_bank[17]: Access = 967305, Miss = 484505, Miss_rate = 0.501, Pending_hits = 2570, Reservation_fails = 1901
L2_cache_bank[18]: Access = 955802, Miss = 476936, Miss_rate = 0.499, Pending_hits = 1968, Reservation_fails = 3129
L2_cache_bank[19]: Access = 950720, Miss = 472464, Miss_rate = 0.497, Pending_hits = 1922, Reservation_fails = 2630
L2_cache_bank[20]: Access = 1089306, Miss = 507862, Miss_rate = 0.466, Pending_hits = 3106, Reservation_fails = 1200
L2_cache_bank[21]: Access = 983370, Miss = 496162, Miss_rate = 0.505, Pending_hits = 2670, Reservation_fails = 2532
L2_cache_bank[22]: Access = 948697, Miss = 483930, Miss_rate = 0.510, Pending_hits = 1996, Reservation_fails = 1929
L2_cache_bank[23]: Access = 942757, Miss = 472120, Miss_rate = 0.501, Pending_hits = 1921, Reservation_fails = 1599
L2_total_cache_accesses = 24373484
L2_total_cache_misses = 11606882
L2_total_cache_miss_rate = 0.4762
L2_total_cache_pending_hits = 54376
L2_total_cache_reservation_fails = 51322
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11967232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8585935
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2242236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 54376
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 744994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 194682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 584029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22849779
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1523705
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6513
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44450
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=24373484
icnt_total_pkts_simt_to_mem=24373484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24373484
Req_Network_cycles = 19231953
Req_Network_injected_packets_per_cycle =       1.2673 
Req_Network_conflicts_per_cycle =       2.0673
Req_Network_conflicts_per_cycle_util =       6.7836
Req_Bank_Level_Parallism =       4.1588
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       7.5476
Req_Network_out_buffer_full_per_cycle =       0.0600
Req_Network_out_buffer_avg_util =       4.5221

Reply_Network_injected_packets_num = 24373484
Reply_Network_cycles = 19231953
Reply_Network_injected_packets_per_cycle =        1.2673
Reply_Network_conflicts_per_cycle =        0.4453
Reply_Network_conflicts_per_cycle_util =       1.4751
Reply_Bank_Level_Parallism =       4.1983
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0466
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0422
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 12 hrs, 55 min, 7 sec (46507 sec)
gpgpu_simulation_rate = 3349 (inst/sec)
gpgpu_simulation_rate = 413 (cycle/sec)
gpgpu_silicon_slowdown = 3305084x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (4590,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 11 
gpu_sim_cycle = 45014
gpu_sim_insn = 27024840
gpu_ipc =     600.3652
gpu_tot_sim_cycle = 19276967
gpu_tot_sim_insn = 182816059
gpu_tot_ipc =       9.4837
gpu_tot_issued_cta = 24343
gpu_occupancy = 90.9914% 
gpu_tot_occupancy = 66.2316% 
max_total_param_size = 0
gpu_stall_dramfull = 9298627
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.3416
partiton_level_parallism_total  =       1.2815
partiton_level_parallism_util =       8.4135
partiton_level_parallism_util_total  =       4.6953
L2_BW  =     320.6794 GB/Sec
L2_BW_total  =      55.9771 GB/Sec
gpu_total_sim_rate=3895

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 827825, Miss = 563614, Miss_rate = 0.681, Pending_hits = 3259, Reservation_fails = 899211
	L1D_cache_core[1]: Access = 875639, Miss = 623056, Miss_rate = 0.712, Pending_hits = 3449, Reservation_fails = 836479
	L1D_cache_core[2]: Access = 913467, Miss = 648942, Miss_rate = 0.710, Pending_hits = 4076, Reservation_fails = 991243
	L1D_cache_core[3]: Access = 846250, Miss = 575994, Miss_rate = 0.681, Pending_hits = 3550, Reservation_fails = 877588
	L1D_cache_core[4]: Access = 784018, Miss = 566469, Miss_rate = 0.723, Pending_hits = 3412, Reservation_fails = 802575
	L1D_cache_core[5]: Access = 979313, Miss = 644766, Miss_rate = 0.658, Pending_hits = 3523, Reservation_fails = 918786
	L1D_cache_core[6]: Access = 936725, Miss = 608568, Miss_rate = 0.650, Pending_hits = 3647, Reservation_fails = 918576
	L1D_cache_core[7]: Access = 994758, Miss = 677019, Miss_rate = 0.681, Pending_hits = 4058, Reservation_fails = 941875
	L1D_cache_core[8]: Access = 916192, Miss = 635753, Miss_rate = 0.694, Pending_hits = 3585, Reservation_fails = 859893
	L1D_cache_core[9]: Access = 930315, Miss = 637996, Miss_rate = 0.686, Pending_hits = 3950, Reservation_fails = 902086
	L1D_cache_core[10]: Access = 956841, Miss = 660546, Miss_rate = 0.690, Pending_hits = 4263, Reservation_fails = 899866
	L1D_cache_core[11]: Access = 931609, Miss = 619023, Miss_rate = 0.664, Pending_hits = 3862, Reservation_fails = 917457
	L1D_cache_core[12]: Access = 836458, Miss = 576713, Miss_rate = 0.689, Pending_hits = 3314, Reservation_fails = 782712
	L1D_cache_core[13]: Access = 861006, Miss = 600222, Miss_rate = 0.697, Pending_hits = 3312, Reservation_fails = 894767
	L1D_cache_core[14]: Access = 890873, Miss = 635426, Miss_rate = 0.713, Pending_hits = 3848, Reservation_fails = 900135
	L1D_cache_core[15]: Access = 703662, Miss = 501619, Miss_rate = 0.713, Pending_hits = 2707, Reservation_fails = 819940
	L1D_cache_core[16]: Access = 813275, Miss = 565329, Miss_rate = 0.695, Pending_hits = 3453, Reservation_fails = 862653
	L1D_cache_core[17]: Access = 890990, Miss = 640135, Miss_rate = 0.718, Pending_hits = 3831, Reservation_fails = 841177
	L1D_cache_core[18]: Access = 811190, Miss = 582248, Miss_rate = 0.718, Pending_hits = 3445, Reservation_fails = 932241
	L1D_cache_core[19]: Access = 798243, Miss = 562003, Miss_rate = 0.704, Pending_hits = 2965, Reservation_fails = 872633
	L1D_cache_core[20]: Access = 849209, Miss = 596900, Miss_rate = 0.703, Pending_hits = 3821, Reservation_fails = 839639
	L1D_cache_core[21]: Access = 822281, Miss = 574363, Miss_rate = 0.698, Pending_hits = 3573, Reservation_fails = 786697
	L1D_cache_core[22]: Access = 822749, Miss = 581045, Miss_rate = 0.706, Pending_hits = 3359, Reservation_fails = 881458
	L1D_cache_core[23]: Access = 859185, Miss = 596321, Miss_rate = 0.694, Pending_hits = 3669, Reservation_fails = 846848
	L1D_cache_core[24]: Access = 890272, Miss = 629452, Miss_rate = 0.707, Pending_hits = 3901, Reservation_fails = 826678
	L1D_cache_core[25]: Access = 824193, Miss = 565878, Miss_rate = 0.687, Pending_hits = 3319, Reservation_fails = 830901
	L1D_cache_core[26]: Access = 792660, Miss = 519511, Miss_rate = 0.655, Pending_hits = 3472, Reservation_fails = 861709
	L1D_cache_core[27]: Access = 831309, Miss = 573317, Miss_rate = 0.690, Pending_hits = 3586, Reservation_fails = 710427
	L1D_cache_core[28]: Access = 879137, Miss = 580537, Miss_rate = 0.660, Pending_hits = 3130, Reservation_fails = 910364
	L1D_cache_core[29]: Access = 844407, Miss = 606075, Miss_rate = 0.718, Pending_hits = 3361, Reservation_fails = 926750
	L1D_total_cache_accesses = 25914051
	L1D_total_cache_misses = 17948840
	L1D_total_cache_miss_rate = 0.6926
	L1D_total_cache_pending_hits = 106700
	L1D_total_cache_reservation_fails = 26093364
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.083
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7768016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15660819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25676386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 671232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 106700
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 416978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 899619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24206767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1707284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1010100
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1449714
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23216572
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11587
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 405391
ctas_completed 24343, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18329, 25457, 24406, 24438, 23815, 24494, 24711, 17609, 33427, 20434, 21159, 19574, 18016, 25315, 31505, 16626, 25951, 30831, 20838, 23689, 29368, 30563, 22336, 30028, 24329, 24327, 17311, 18220, 28548, 16167, 23400, 26422, 
gpgpu_n_tot_thrd_icount = 758829536
gpgpu_n_tot_w_icount = 23713423
gpgpu_n_stall_shd_mem = 18001815
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22996673
gpgpu_n_mem_write_global = 1707284
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 34162479
gpgpu_n_store_insn = 7404559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15857670
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12766080
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5235735
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3399355	W0_Idle:116899209	W0_Scoreboard:645708841	W1:8623720	W2:3238914	W3:1827403	W4:1176374	W5:821607	W6:628080	W7:510376	W8:415724	W9:355441	W10:294643	W11:253327	W12:233792	W13:198746	W14:180256	W15:159974	W16:141634	W17:126674	W18:113216	W19:101912	W20:95879	W21:89865	W22:91811	W23:91187	W24:86872	W25:83090	W26:81617	W27:81591	W28:82144	W29:81242	W30:78761	W31:72020	W32:3295531
single_issue_nums: WS0:6176196	WS1:5867582	WS2:5835868	WS3:5833777	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 130656408 {8:16332051,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68291360 {40:1707284,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 266584880 {40:6664622,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 653282040 {40:16332051,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13658272 {8:1707284,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 266584880 {40:6664622,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 2359 
max_icnt2sh_latency = 232 
averagemflatency = 776 
avg_icnt2mem_latency = 303 
avg_mrq_latency = 164 
avg_icnt2sh_latency = 3 
mrq_lat_table:3434350 	87368 	176388 	397628 	836129 	1344780 	2009552 	2643461 	2674492 	952922 	32901 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9344167 	5927108 	3760171 	3493814 	1784618 	392973 	1106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4399934 	500696 	101511 	54256 	12502365 	646629 	620999 	1121450 	2217869 	1823213 	615496 	99535 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21236458 	2469791 	658324 	213534 	89391 	34425 	2034 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7147 	9885 	665 	1103 	425 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    650166    659813    906253    772564    864537    547550    415634   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    588265   1144884    803520    779936    843115    851161    530175   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    565231    844840    784067    848913    555011    971833    534305    564093    655547    596027 
dram[3]:   1123775   1437275    804071   1243923    620295    627662    854088    774159    897727    814473    636887    868686    929106    699244   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    522155    733217    914978    623554    616091    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    772493    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    598518   1468475    797576    791212    925492    489567    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    730434    833630    590721    822895    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    642074   1153639    675628    583395    728527    588991   1045765    818143   1021695    548381    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    591293    950872   1102152    469697 
dram[10]:   1345202    969750   1439093    716282    768035    465272    740124    779834    854938    586916   1023743    839764    619616    539496   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1116538    822964    684097    903850   1154330    971831    561178    721552    482018    721806   1144790 
average row accesses per activate:
dram[0]:  1.092175  1.093167  1.097962  1.105722  1.104511  1.103846  1.105788  1.110173  1.104285  1.096603  1.108045  1.101430  1.097600  1.098173  1.092462  1.093119 
dram[1]:  1.100003  1.096758  1.125839  1.109006  1.127963  1.114973  1.127924  1.112422  1.112500  1.111444  1.133237  1.111570  1.120755  1.105124  1.113965  1.099343 
dram[2]:  1.091817  1.083157  1.096179  1.092357  1.092563  1.100216  1.105395  1.098418  1.090720  1.094239  1.098666  1.094926  1.093028  1.093711  1.087042  1.088556 
dram[3]:  1.085373  1.086288  1.095565  1.100407  1.100102  1.108237  1.102292  1.105317  1.101140  1.096818  1.103596  1.105373  1.094965  1.098406  1.090131  1.089875 
dram[4]:  1.094363  1.086890  1.107377  1.099072  1.103422  1.109495  1.110523  1.101957  1.096152  1.085956  1.115678  1.111782  1.094949  1.096429  1.094501  1.086292 
dram[5]:  1.085454  1.087007  1.103485  1.100789  1.107495  1.108128  1.098750  1.101358  1.089974  1.096013  1.106227  1.107077  1.090115  1.085995  1.095524  1.094182 
dram[6]:  1.090781  1.092858  1.098281  1.108140  1.113688  1.096605  1.102214  1.108602  1.095439  1.094949  1.102446  1.114665  1.096233  1.101049  1.089514  1.091273 
dram[7]:  1.088695  1.083749  1.099398  1.094580  1.102404  1.101851  1.102590  1.105010  1.098555  1.089449  1.102915  1.103398  1.097976  1.096643  1.095320  1.097303 
dram[8]:  1.090502  1.088901  1.099525  1.109500  1.116107  1.118573  1.108261  1.113994  1.098521  1.100247  1.106220  1.115546  1.113468  1.104122  1.093483  1.095693 
dram[9]:  1.085255  1.082903  1.097084  1.092930  1.095510  1.098650  1.106470  1.108060  1.092248  1.094910  1.104782  1.102089  1.096081  1.093185  1.093005  1.089425 
dram[10]:  1.093706  1.087025  1.108812  1.099012  1.129248  1.124347  1.133758  1.109733  1.117896  1.096187  1.116908  1.117155  1.110310  1.096615  1.101453  1.095257 
dram[11]:  1.085634  1.086994  1.094063  1.089426  1.107848  1.107970  1.102868  1.098601  1.099473  1.100173  1.116039  1.102483  1.096087  1.095157  1.097408  1.089203 
average row locality = 14589982/13253990 = 1.100799
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     54058     54429     53839     57049     57259     57696     56732     57943     57989     57275     58820     57245     58912     57940     55253     56057 
dram[1]:     55610     55509     60096     56494     61087     58646     59667     57970     58193     58283     61574     58822     60409     58039     59339     56512 
dram[2]:     55384     52579     55079     54181     55742     58022     57078     56710     55433     56134     57831     57733     56650     57845     54701     55438 
dram[3]:     53505     54263     53531     56374     57104     59175     55801     57573     57487     57562     58552     59219     58577     59373     54827     55075 
dram[4]:     56410     54198     56701     55749     58216     59532     58809     57758     57815     54780     61578     59832     58997     58865     56978     54289 
dram[5]:     54166     53329     57507     55852     58570     58423     56514     57130     55767     56558     59374     60211     57213     56001     56062     56982 
dram[6]:     54490     55323     55206     57424     58910     56994     57961     58486     57427     56698     58536     60546     57386     59566     55909     56757 
dram[7]:     54873     53046     55466     53982     58583     58189     56952     57146     57752     55246     59061     59756     59522     57834     55906     56097 
dram[8]:     54246     53630     55992     55733     59654     60183     57593     58612     56861     56085     59196     59669     60411     58723     54925     55542 
dram[9]:     53180     51360     55148     54314     56854     57212     58466     57951     54871     55153     58306     57512     58226     56843     55555     55791 
dram[10]:     55883     54586     58980     56798     61683     61892     62475     59963     60111     57138     61409     62116     61881     59141     59108     58200 
dram[11]:     53269     53450     55006     52557     58189     57422     56945     55351     56410     56380     61495     58367     58614     57643     57674     54622 
total dram reads = 10975035
bank skew: 62475/51360 = 1.22
chip skew: 951364/896540 = 1.06
number of total write accesses:
dram[0]:     24298     24618     25481     26073     27288     26387     28077     27745     26621     25693     25995     24830     25394     24747     24093     24692 
dram[1]:     25087     24625     26864     25906     27319     26910     27748     27495     26321     26356     25756     25199     26405     25533     25637     25307 
dram[2]:     24389     23950     25397     24941     25413     27276     27354     27118     26044     26604     25679     24451     25446     25449     24681     24804 
dram[3]:     24606     24599     25268     26330     26859     27926     27188     27556     26428     26291     24770     24025     25756     26682     24164     24670 
dram[4]:     25255     24332     26138     26031     26803     27370     27159     26846     25538     25421     25873     25186     26092     26722     24788     24233 
dram[5]:     24835     23921     26075     25538     26901     27112     27022     27211     25150     25770     24896     25692     26006     24559     25227     25480 
dram[6]:     23819     23772     26051     26883     27114     26184     27102     28121     25898     26280     24975     26187     25143     26030     24132     24854 
dram[7]:     23485     22916     26189     24908     25668     26775     27557     27444     26547     25310     25169     24851     25854     25849     25154     25458 
dram[8]:     24242     24182     24895     25475     27513     27139     28233     28432     25663     25665     25185     25182     26185     25356     25227     25061 
dram[9]:     24005     23714     25016     25540     26549     26131     28549     27760     25780     26377     24613     24370     25149     25077     24885     24696 
dram[10]:     24226     24283     26527     26403     27704     28735     28093     27322     27982     26133     25068     25749     26062     26110     25011     25099 
dram[11]:     23749     24295     25225     24459     27567     27352     27064     27534     26683     26159     26292     25135     25334     25165     25116     24876 
total dram writes = 4953833
bank skew: 28735/22916 = 1.25
chip skew: 420507/408211 = 1.03
average mf latency per bank:
dram[0]:        983       975      1007      1043       978      1004       989      1045      1001       984      1009      1036       980      1009       981       987
dram[1]:       1578      1018      1744      1054      1706      1059      1810      1080      1657      1062      1839      1096      1705      1045      1692      1038
dram[2]:        982       921       970       952       983       939      1026       994       969       918       995       992       947       925       968       916
dram[3]:        974      1005      1005      1040       989      1033      1055      1073      1036      1047      1093      1211      1003      1020      1009      1018
dram[4]:       1230      1089      1312      1144      1296      1121      1408      1187      1351      1084      1443      1243      1218      1069      1251      1072
dram[5]:        970      1071      1057      1103      1037      1149      1048      1154      1018      1086      1101      1229       958      1051       984      1051
dram[6]:       1279      1098      1213      1087      1279      1154      1304      1113      1294      1098      1410      1215      1243      1097      1186      1038
dram[7]:       1045       958       999      1003      1081       975      1061       986      1009       957      1138      1053       996       949       979       969
dram[8]:       8534      1061      1162      1158      1132      1128      1116      1133      1085      1124      1175      1202      1123      1154      1073      1084
dram[9]:        949       982      1023       992      1004      1014       983      1071       978       987      1044      1086      1027       996       994      1007
dram[10]:       2664      1127      2685      1144      2628      1182      2912      1200      2766      1134      2995      1250      2663      1090      2729      1183
dram[11]:        939       968       951       962       930       974       977       963       919       998       987      1011       942       955       969       948
maximum mf latency per bank:
dram[0]:       6940      6354      6830      5998      6435      6176      6337      6373      6792      5836      6201      5831      6080      5923      6109      5879
dram[1]:       5653      5914      5732      6007      5909      5499      5761      5630      5420      6213      5728      5788      6469      5627      5576      5571
dram[2]:       6126      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5811      6258      5792      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5813      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7636      6725      7443      5904      7885      6065      7412      5995      7970      5932      7319      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      6090      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      5946      6201      6317      6673      6316      6452      5999      6469      6112      6701      5838      6472      5529      6207      5640
dram[9]:       6565      5941      6449      6940      6435      6002      6061      6604      6032      6766      6213      6277      6198      6587      6307      6295
dram[10]:      10667      7002     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      5943      6276      5864      5990      6174      5883      6251      5817      6051      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 19276970 -   mf: uid=61855107, sid4294967295:w4294967295, part=0, addr=0xd7781080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276874), 
Ready @ 19276971 -   mf: uid=61855108, sid4294967295:w4294967295, part=0, addr=0xd7781000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276875), 
Ready @ 19276987 -   mf: uid=61855122, sid4294967295:w4294967295, part=0, addr=0xd7780480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276891), 
Ready @ 19276988 -   mf: uid=61855124, sid4294967295:w4294967295, part=0, addr=0xd7780400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276892), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46178830 n_act=1098832 n_pre=1098816 n_ref_event=0 n_req=1209168 n_rd=908496 n_rd_L2_A=0 n_write=0 n_wr_bk=412019 bw_util=0.1068
n_activity=15126971 dram_eff=0.3492
bk0: 54058a 39656892i bk1: 54429a 39592717i bk2: 53839a 39680005i bk3: 57049a 39214765i bk4: 57259a 39034645i bk5: 57696a 39010656i bk6: 56732a 39054393i bk7: 57943a 38968253i bk8: 57989a 38980248i bk9: 57275a 39117538i bk10: 58820a 38970023i bk11: 57245a 39279530i bk12: 58912a 38918871i bk13: 57940a 39134666i bk14: 55253a 39531014i bk15: 56057a 39370090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091248
Row_Buffer_Locality_read = 0.086112
Row_Buffer_Locality_write = 0.106768
Bank_Level_Parallism = 11.202084
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.509066
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106848 
total_CMD = 49435160 
util_bw = 5282057 
Wasted_Col = 8991689 
Wasted_Row = 444943 
Idle = 34716471 

BW Util Bottlenecks: 
RCDc_limit = 13050522 
RCDWRc_limit = 2382813 
WTRc_limit = 8392529 
RTWc_limit = 6298080 
CCDLc_limit = 1030972 
rwq = 0 
CCDLc_limit_alone = 601026 
WTRc_limit_alone = 8165665 
RTWc_limit_alone = 6094998 

Commands details: 
total_CMD = 49435160 
n_nop = 46178830 
Read = 908496 
Write = 0 
L2_Alloc = 0 
L2_WB = 412019 
n_act = 1098832 
n_pre = 1098816 
n_ref = 0 
n_req = 1209168 
total_req = 1320515 

Dual Bus Interface Util: 
issued_total_row = 2197648 
issued_total_col = 1320515 
Row_Bus_Util =  0.044455 
CoL_Bus_Util = 0.026712 
Either_Row_CoL_Bus_Util = 0.065871 
Issued_on_Two_Bus_Simul_Util = 0.005296 
issued_two_Eff = 0.080407 
queue_avg = 10.127930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1279
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 19276982 -   mf: uid=61855116, sid4294967295:w4294967295, part=1, addr=0xd7781d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276886), 
Ready @ 19276983 -   mf: uid=61855117, sid4294967295:w4294967295, part=1, addr=0xd7781d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276887), 
Ready @ 19276987 -   mf: uid=61855123, sid4294967295:w4294967295, part=1, addr=0xd7781180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276891), 
Ready @ 19276990 -   mf: uid=61855125, sid4294967295:w4294967295, part=1, addr=0xd7781100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276894), 
Ready @ 19277000 -   mf: uid=61855127, sid4294967295:w4294967295, part=1, addr=0xd7780500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276904), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46122526 n_act=1115535 n_pre=1115519 n_ref_event=0 n_req=1242834 n_rd=936250 n_rd_L2_A=0 n_write=0 n_wr_bk=418445 bw_util=0.1096
n_activity=15159012 dram_eff=0.3575
bk0: 55610a 38802412i bk1: 55509a 38887878i bk2: 60096a 38146062i bk3: 56494a 38667668i bk4: 61087a 37946890i bk5: 58646a 38260366i bk6: 59667a 38114944i bk7: 57970a 38290000i bk8: 58193a 38322110i bk9: 58283a 38383648i bk10: 61574a 38083295i bk11: 58822a 38414903i bk12: 60409a 38098850i bk13: 58039a 38468532i bk14: 59339a 38333794i bk15: 56512a 38675885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.102423
Row_Buffer_Locality_read = 0.097225
Row_Buffer_Locality_write = 0.118296
Bank_Level_Parallism = 12.096852
Bank_Level_Parallism_Col = 2.947184
Bank_Level_Parallism_Ready = 1.517666
write_to_read_ratio_blp_rw_average = 0.300870
GrpLevelPara = 2.365024 

BW Util details:
bwutil = 0.109614 
total_CMD = 49435160 
util_bw = 5418778 
Wasted_Col = 8939960 
Wasted_Row = 404566 
Idle = 34671856 

BW Util Bottlenecks: 
RCDc_limit = 13124699 
RCDWRc_limit = 2369534 
WTRc_limit = 8527773 
RTWc_limit = 6560597 
CCDLc_limit = 1061172 
rwq = 0 
CCDLc_limit_alone = 617064 
WTRc_limit_alone = 8297510 
RTWc_limit_alone = 6346752 

Commands details: 
total_CMD = 49435160 
n_nop = 46122526 
Read = 936250 
Write = 0 
L2_Alloc = 0 
L2_WB = 418445 
n_act = 1115535 
n_pre = 1115519 
n_ref = 0 
n_req = 1242834 
total_req = 1354695 

Dual Bus Interface Util: 
issued_total_row = 2231054 
issued_total_col = 1354695 
Row_Bus_Util =  0.045131 
CoL_Bus_Util = 0.027403 
Either_Row_CoL_Bus_Util = 0.067010 
Issued_on_Two_Bus_Simul_Util = 0.005525 
issued_two_Eff = 0.082446 
queue_avg = 13.103627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1036
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 19276967 -   mf: uid=61855104, sid4294967295:w4294967295, part=2, addr=0xd7782a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276871), 
Ready @ 19276968 -   mf: uid=61855106, sid4294967295:w4294967295, part=2, addr=0xd7782a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276872), 
Ready @ 19276971 -   mf: uid=61855109, sid4294967295:w4294967295, part=2, addr=0xd7778280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276875), 
Ready @ 19276974 -   mf: uid=61855111, sid4294967295:w4294967295, part=2, addr=0xd7778200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276878), 
Ready @ 19276985 -   mf: uid=61855119, sid4294967295:w4294967295, part=2, addr=0xd7781e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276889), 
Ready @ 19276986 -   mf: uid=61855121, sid4294967295:w4294967295, part=2, addr=0xd7781e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276890), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46200713 n_act=1091952 n_pre=1091936 n_ref_event=0 n_req=1194498 n_rd=896540 n_rd_L2_A=0 n_write=0 n_wr_bk=408944 bw_util=0.1056
n_activity=15130477 dram_eff=0.3451
bk0: 55384a 39767803i bk1: 52579a 40097290i bk2: 55079a 39759350i bk3: 54181a 39890440i bk4: 55742a 39636814i bk5: 58022a 39247864i bk6: 57078a 39371113i bk7: 56710a 39395690i bk8: 55433a 39618110i bk9: 56134a 39470003i bk10: 57831a 39379341i bk11: 57733a 39556658i bk12: 56650a 39547456i bk13: 57845a 39379805i bk14: 54701a 39813364i bk15: 55438a 39744659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085840
Row_Buffer_Locality_read = 0.080467
Row_Buffer_Locality_write = 0.102008
Bank_Level_Parallism = 10.775966
Bank_Level_Parallism_Col = 2.844735
Bank_Level_Parallism_Ready = 1.498709
write_to_read_ratio_blp_rw_average = 0.295360
GrpLevelPara = 2.290495 

BW Util details:
bwutil = 0.105632 
total_CMD = 49435160 
util_bw = 5221934 
Wasted_Col = 9034765 
Wasted_Row = 467637 
Idle = 34710824 

BW Util Bottlenecks: 
RCDc_limit = 13042554 
RCDWRc_limit = 2390232 
WTRc_limit = 8334080 
RTWc_limit = 6171273 
CCDLc_limit = 1018324 
rwq = 0 
CCDLc_limit_alone = 593492 
WTRc_limit_alone = 8106862 
RTWc_limit_alone = 5973659 

Commands details: 
total_CMD = 49435160 
n_nop = 46200713 
Read = 896540 
Write = 0 
L2_Alloc = 0 
L2_WB = 408944 
n_act = 1091952 
n_pre = 1091936 
n_ref = 0 
n_req = 1194498 
total_req = 1305484 

Dual Bus Interface Util: 
issued_total_row = 2183888 
issued_total_col = 1305484 
Row_Bus_Util =  0.044177 
CoL_Bus_Util = 0.026408 
Either_Row_CoL_Bus_Util = 0.065428 
Issued_on_Two_Bus_Simul_Util = 0.005157 
issued_two_Eff = 0.078816 
queue_avg = 8.939130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.93913
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 19276981 -   mf: uid=61855114, sid4294967295:w4294967295, part=3, addr=0xd7782b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276885), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46173221 n_act=1101802 n_pre=1101786 n_ref_event=0 n_req=1209644 n_rd=907998 n_rd_L2_A=0 n_write=0 n_wr_bk=413085 bw_util=0.1069
n_activity=15144653 dram_eff=0.3489
bk0: 53505a 39748720i bk1: 54263a 39655414i bk2: 53531a 39713190i bk3: 56374a 39281759i bk4: 57104a 39131421i bk5: 59175a 38829939i bk6: 55801a 39263206i bk7: 57573a 39038451i bk8: 57487a 39082363i bk9: 57562a 39077725i bk10: 58552a 39166609i bk11: 59219a 39153249i bk12: 58577a 38980439i bk13: 59373a 38835172i bk14: 54827a 39639698i bk15: 55075a 39579971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089147
Row_Buffer_Locality_read = 0.083977
Row_Buffer_Locality_write = 0.104711
Bank_Level_Parallism = 11.142430
Bank_Level_Parallism_Col = 2.870609
Bank_Level_Parallism_Ready = 1.505154
write_to_read_ratio_blp_rw_average = 0.296766
GrpLevelPara = 2.308767 

BW Util details:
bwutil = 0.106894 
total_CMD = 49435160 
util_bw = 5284330 
Wasted_Col = 9020075 
Wasted_Row = 432550 
Idle = 34698205 

BW Util Bottlenecks: 
RCDc_limit = 13089026 
RCDWRc_limit = 2400730 
WTRc_limit = 8409081 
RTWc_limit = 6271270 
CCDLc_limit = 1034429 
rwq = 0 
CCDLc_limit_alone = 603009 
WTRc_limit_alone = 8180384 
RTWc_limit_alone = 6068547 

Commands details: 
total_CMD = 49435160 
n_nop = 46173221 
Read = 907998 
Write = 0 
L2_Alloc = 0 
L2_WB = 413085 
n_act = 1101802 
n_pre = 1101786 
n_ref = 0 
n_req = 1209644 
total_req = 1321083 

Dual Bus Interface Util: 
issued_total_row = 2203588 
issued_total_col = 1321083 
Row_Bus_Util =  0.044575 
CoL_Bus_Util = 0.026724 
Either_Row_CoL_Bus_Util = 0.065984 
Issued_on_Two_Bus_Simul_Util = 0.005315 
issued_two_Eff = 0.080545 
queue_avg = 9.956142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.95614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46145427 n_act=1111426 n_pre=1111410 n_ref_event=0 n_req=1222399 n_rd=920507 n_rd_L2_A=0 n_write=0 n_wr_bk=413756 bw_util=0.108
n_activity=15196047 dram_eff=0.3512
bk0: 56410a 39326660i bk1: 54198a 39645785i bk2: 56701a 39329846i bk3: 55749a 39387291i bk4: 58216a 38953973i bk5: 59532a 38756699i bk6: 58809a 38862875i bk7: 57758a 38987199i bk8: 57815a 39143960i bk9: 54780a 39509310i bk10: 61578a 38788275i bk11: 59832a 39026682i bk12: 58997a 38921227i bk13: 58865a 38887798i bk14: 56978a 39320969i bk15: 54289a 39731806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090778
Row_Buffer_Locality_read = 0.086049
Row_Buffer_Locality_write = 0.105199
Bank_Level_Parallism = 11.201229
Bank_Level_Parallism_Col = 2.882092
Bank_Level_Parallism_Ready = 1.506044
write_to_read_ratio_blp_rw_average = 0.295617
GrpLevelPara = 2.316243 

BW Util details:
bwutil = 0.107961 
total_CMD = 49435160 
util_bw = 5337052 
Wasted_Col = 9062250 
Wasted_Row = 404003 
Idle = 34631855 

BW Util Bottlenecks: 
RCDc_limit = 13208153 
RCDWRc_limit = 2396355 
WTRc_limit = 8483779 
RTWc_limit = 6331788 
CCDLc_limit = 1048684 
rwq = 0 
CCDLc_limit_alone = 612643 
WTRc_limit_alone = 8253233 
RTWc_limit_alone = 6126293 

Commands details: 
total_CMD = 49435160 
n_nop = 46145427 
Read = 920507 
Write = 0 
L2_Alloc = 0 
L2_WB = 413756 
n_act = 1111426 
n_pre = 1111410 
n_ref = 0 
n_req = 1222399 
total_req = 1334263 

Dual Bus Interface Util: 
issued_total_row = 2222836 
issued_total_col = 1334263 
Row_Bus_Util =  0.044965 
CoL_Bus_Util = 0.026990 
Either_Row_CoL_Bus_Util = 0.066546 
Issued_on_Two_Bus_Simul_Util = 0.005408 
issued_two_Eff = 0.081273 
queue_avg = 9.973859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.97386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 19276981 -   mf: uid=61855115, sid4294967295:w4294967295, part=5, addr=0xd7782100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276885), 
Ready @ 19276997 -   mf: uid=61855126, sid4294967295:w4294967295, part=5, addr=0xd7782d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276901), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46175121 n_act=1102196 n_pre=1102180 n_ref_event=0 n_req=1209631 n_rd=909659 n_rd_L2_A=0 n_write=0 n_wr_bk=411381 bw_util=0.1069
n_activity=15140783 dram_eff=0.349
bk0: 54166a 39600416i bk1: 53329a 39787705i bk2: 57507a 39192575i bk3: 55852a 39429838i bk4: 58570a 38982766i bk5: 58423a 38960674i bk6: 56514a 39156330i bk7: 57130a 39079884i bk8: 55767a 39398358i bk9: 56558a 39290560i bk10: 59374a 39092270i bk11: 60211a 38906804i bk12: 57213a 39110166i bk13: 56001a 39403377i bk14: 56062a 39381798i bk15: 56982a 39253252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088815
Row_Buffer_Locality_read = 0.083795
Row_Buffer_Locality_write = 0.104037
Bank_Level_Parallism = 11.151277
Bank_Level_Parallism_Col = 2.866997
Bank_Level_Parallism_Ready = 1.502983
write_to_read_ratio_blp_rw_average = 0.295813
GrpLevelPara = 2.307593 

BW Util details:
bwutil = 0.106891 
total_CMD = 49435160 
util_bw = 5284157 
Wasted_Col = 9022803 
Wasted_Row = 431743 
Idle = 34696457 

BW Util Bottlenecks: 
RCDc_limit = 13113567 
RCDWRc_limit = 2388771 
WTRc_limit = 8402518 
RTWc_limit = 6257244 
CCDLc_limit = 1031278 
rwq = 0 
CCDLc_limit_alone = 603162 
WTRc_limit_alone = 8175339 
RTWc_limit_alone = 6056307 

Commands details: 
total_CMD = 49435160 
n_nop = 46175121 
Read = 909659 
Write = 0 
L2_Alloc = 0 
L2_WB = 411381 
n_act = 1102196 
n_pre = 1102180 
n_ref = 0 
n_req = 1209631 
total_req = 1321040 

Dual Bus Interface Util: 
issued_total_row = 2204376 
issued_total_col = 1321040 
Row_Bus_Util =  0.044591 
CoL_Bus_Util = 0.026723 
Either_Row_CoL_Bus_Util = 0.065946 
Issued_on_Two_Bus_Simul_Util = 0.005368 
issued_two_Eff = 0.081403 
queue_avg = 9.838415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.83842
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46155792 n_act=1108214 n_pre=1108198 n_ref_event=0 n_req=1218960 n_rd=917619 n_rd_L2_A=0 n_write=0 n_wr_bk=412496 bw_util=0.1076
n_activity=15185602 dram_eff=0.3504
bk0: 54490a 39562616i bk1: 55323a 39495201i bk2: 55206a 39351241i bk3: 57424a 39031168i bk4: 58910a 38812742i bk5: 56994a 39006472i bk6: 57961a 38871096i bk7: 58486a 38749352i bk8: 57427a 39013478i bk9: 56698a 39055827i bk10: 58536a 38990958i bk11: 60546a 38698593i bk12: 57386a 39112312i bk13: 59566a 38811217i bk14: 55909a 39353947i bk15: 56757a 39211556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090845
Row_Buffer_Locality_read = 0.085758
Row_Buffer_Locality_write = 0.106338
Bank_Level_Parallism = 11.319197
Bank_Level_Parallism_Col = 2.883779
Bank_Level_Parallism_Ready = 1.506023
write_to_read_ratio_blp_rw_average = 0.296078
GrpLevelPara = 2.320778 

BW Util details:
bwutil = 0.107625 
total_CMD = 49435160 
util_bw = 5320460 
Wasted_Col = 9030975 
Wasted_Row = 427546 
Idle = 34656179 

BW Util Bottlenecks: 
RCDc_limit = 13169003 
RCDWRc_limit = 2386577 
WTRc_limit = 8449814 
RTWc_limit = 6323750 
CCDLc_limit = 1037348 
rwq = 0 
CCDLc_limit_alone = 606769 
WTRc_limit_alone = 8222917 
RTWc_limit_alone = 6120068 

Commands details: 
total_CMD = 49435160 
n_nop = 46155792 
Read = 917619 
Write = 0 
L2_Alloc = 0 
L2_WB = 412496 
n_act = 1108214 
n_pre = 1108198 
n_ref = 0 
n_req = 1218960 
total_req = 1330115 

Dual Bus Interface Util: 
issued_total_row = 2216412 
issued_total_col = 1330115 
Row_Bus_Util =  0.044835 
CoL_Bus_Util = 0.026906 
Either_Row_CoL_Bus_Util = 0.066337 
Issued_on_Two_Bus_Simul_Util = 0.005404 
issued_two_Eff = 0.081467 
queue_avg = 10.258224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2582
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 10): 
Ready @ 19276967 -   mf: uid=61855105, sid4294967295:w4294967295, part=7, addr=0xd7782380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276871), 
Ready @ 19276971 -   mf: uid=61855110, sid4294967295:w4294967295, part=7, addr=0xd7780b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276875), 
Ready @ 19276978 -   mf: uid=61855112, sid4294967295:w4294967295, part=7, addr=0xd7780b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276882), 
Ready @ 19276978 -   mf: uid=61855113, sid4294967295:w4294967295, part=7, addr=0xd777ff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276882), 
Ready @ 19276983 -   mf: uid=61855118, sid4294967295:w4294967295, part=7, addr=0xd7782300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276887), 
Ready @ 19276985 -   mf: uid=61855120, sid4294967295:w4294967295, part=7, addr=0xd7789b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276889), 
Ready @ 19277004 -   mf: uid=61855128, sid4294967295:w4294967295, part=7, addr=0xd7782f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276908), 
Ready @ 19277012 -   mf: uid=61855129, sid4294967295:w4294967295, part=7, addr=0xd7782f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276916), 
Ready @ 19277024 -   mf: uid=61855130, sid4294967295:w4294967295, part=7, addr=0xd7783b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276928), 
Ready @ 19277032 -   mf: uid=61855131, sid4294967295:w4294967295, part=7, addr=0xd7783b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (19276936), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46177411 n_act=1100296 n_pre=1100280 n_ref_event=0 n_req=1207707 n_rd=909411 n_rd_L2_A=0 n_write=0 n_wr_bk=409134 bw_util=0.1067
n_activity=15183448 dram_eff=0.3474
bk0: 54873a 39717307i bk1: 53046a 39979993i bk2: 55466a 39465863i bk3: 53982a 39728416i bk4: 58583a 39144402i bk5: 58189a 39067928i bk6: 56952a 39127524i bk7: 57146a 39154991i bk8: 57752a 39158856i bk9: 55246a 39500752i bk10: 59061a 39122980i bk11: 59756a 39060118i bk12: 59522a 38980623i bk13: 57834a 39165398i bk14: 55906a 39468895i bk15: 56097a 39452896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088938
Row_Buffer_Locality_read = 0.083988
Row_Buffer_Locality_write = 0.104028
Bank_Level_Parallism = 11.043419
Bank_Level_Parallism_Col = 2.862915
Bank_Level_Parallism_Ready = 1.504246
write_to_read_ratio_blp_rw_average = 0.294792
GrpLevelPara = 2.303147 

BW Util details:
bwutil = 0.106689 
total_CMD = 49435160 
util_bw = 5274180 
Wasted_Col = 9044709 
Wasted_Row = 449002 
Idle = 34667269 

BW Util Bottlenecks: 
RCDc_limit = 13127593 
RCDWRc_limit = 2379881 
WTRc_limit = 8360391 
RTWc_limit = 6247157 
CCDLc_limit = 1029405 
rwq = 0 
CCDLc_limit_alone = 601891 
WTRc_limit_alone = 8134878 
RTWc_limit_alone = 6045156 

Commands details: 
total_CMD = 49435160 
n_nop = 46177411 
Read = 909411 
Write = 0 
L2_Alloc = 0 
L2_WB = 409134 
n_act = 1100296 
n_pre = 1100280 
n_ref = 0 
n_req = 1207707 
total_req = 1318545 

Dual Bus Interface Util: 
issued_total_row = 2200576 
issued_total_col = 1318545 
Row_Bus_Util =  0.044514 
CoL_Bus_Util = 0.026672 
Either_Row_CoL_Bus_Util = 0.065899 
Issued_on_Two_Bus_Simul_Util = 0.005287 
issued_two_Eff = 0.080231 
queue_avg = 9.698817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.69882
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46162238 n_act=1103034 n_pre=1103018 n_ref_event=0 n_req=1218601 n_rd=917055 n_rd_L2_A=0 n_write=0 n_wr_bk=413611 bw_util=0.1077
n_activity=15148377 dram_eff=0.3514
bk0: 54246a 39467578i bk1: 53630a 39502739i bk2: 55992a 39241187i bk3: 55733a 39205174i bk4: 59654a 38627214i bk5: 60183a 38594272i bk6: 57593a 38782965i bk7: 58612a 38665077i bk8: 56861a 39014669i bk9: 56085a 39155270i bk10: 59196a 38827315i bk11: 59669a 38801035i bk12: 60411a 38597824i bk13: 58723a 38849676i bk14: 54925a 39348323i bk15: 55542a 39259180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.094833
Row_Buffer_Locality_read = 0.089926
Row_Buffer_Locality_write = 0.109756
Bank_Level_Parallism = 11.433624
Bank_Level_Parallism_Col = 2.897615
Bank_Level_Parallism_Ready = 1.510574
write_to_read_ratio_blp_rw_average = 0.297163
GrpLevelPara = 2.328204 

BW Util details:
bwutil = 0.107670 
total_CMD = 49435160 
util_bw = 5322662 
Wasted_Col = 8976604 
Wasted_Row = 436824 
Idle = 34699070 

BW Util Bottlenecks: 
RCDc_limit = 13071616 
RCDWRc_limit = 2372811 
WTRc_limit = 8430776 
RTWc_limit = 6340645 
CCDLc_limit = 1039526 
rwq = 0 
CCDLc_limit_alone = 605606 
WTRc_limit_alone = 8200899 
RTWc_limit_alone = 6136602 

Commands details: 
total_CMD = 49435160 
n_nop = 46162238 
Read = 917055 
Write = 0 
L2_Alloc = 0 
L2_WB = 413611 
n_act = 1103034 
n_pre = 1103018 
n_ref = 0 
n_req = 1218601 
total_req = 1330666 

Dual Bus Interface Util: 
issued_total_row = 2206052 
issued_total_col = 1330666 
Row_Bus_Util =  0.044625 
CoL_Bus_Util = 0.026917 
Either_Row_CoL_Bus_Util = 0.066206 
Issued_on_Two_Bus_Simul_Util = 0.005336 
issued_two_Eff = 0.080600 
queue_avg = 11.059667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0597
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46209567 n_act=1089077 n_pre=1089061 n_ref_event=0 n_req=1193565 n_rd=896742 n_rd_L2_A=0 n_write=0 n_wr_bk=408194 bw_util=0.1056
n_activity=15115848 dram_eff=0.3453
bk0: 53180a 40002044i bk1: 51360a 40277063i bk2: 55148a 39743807i bk3: 54314a 39758865i bk4: 56854a 39365064i bk5: 57212a 39370942i bk6: 58466a 39111480i bk7: 57951a 39174019i bk8: 54871a 39614814i bk9: 55153a 39574866i bk10: 58306a 39424893i bk11: 57512a 39516058i bk12: 58226a 39352949i bk13: 56843a 39481669i bk14: 55555a 39611645i bk15: 55791a 39624202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087540
Row_Buffer_Locality_read = 0.082322
Row_Buffer_Locality_write = 0.103305
Bank_Level_Parallism = 10.841088
Bank_Level_Parallism_Col = 2.846997
Bank_Level_Parallism_Ready = 1.500797
write_to_read_ratio_blp_rw_average = 0.295396
GrpLevelPara = 2.292542 

BW Util details:
bwutil = 0.105588 
total_CMD = 49435160 
util_bw = 5219744 
Wasted_Col = 9003318 
Wasted_Row = 475817 
Idle = 34736281 

BW Util Bottlenecks: 
RCDc_limit = 12999474 
RCDWRc_limit = 2375181 
WTRc_limit = 8287361 
RTWc_limit = 6158064 
CCDLc_limit = 1020208 
rwq = 0 
CCDLc_limit_alone = 596222 
WTRc_limit_alone = 8061040 
RTWc_limit_alone = 5960399 

Commands details: 
total_CMD = 49435160 
n_nop = 46209567 
Read = 896742 
Write = 0 
L2_Alloc = 0 
L2_WB = 408194 
n_act = 1089077 
n_pre = 1089061 
n_ref = 0 
n_req = 1193565 
total_req = 1304936 

Dual Bus Interface Util: 
issued_total_row = 2178138 
issued_total_col = 1304936 
Row_Bus_Util =  0.044061 
CoL_Bus_Util = 0.026397 
Either_Row_CoL_Bus_Util = 0.065249 
Issued_on_Two_Bus_Simul_Util = 0.005208 
issued_two_Eff = 0.079824 
queue_avg = 9.147494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.14749
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46074202 n_act=1135537 n_pre=1135521 n_ref_event=0 n_req=1259196 n_rd=951364 n_rd_L2_A=0 n_write=0 n_wr_bk=420486 bw_util=0.111
n_activity=15292648 dram_eff=0.3588
bk0: 55883a 38975898i bk1: 54586a 39125357i bk2: 58980a 38403624i bk3: 56798a 38658444i bk4: 61683a 38028224i bk5: 61892a 37881832i bk6: 62475a 37833642i bk7: 59963a 38199726i bk8: 60111a 38170408i bk9: 57138a 38629779i bk10: 61409a 38345934i bk11: 62116a 38227707i bk12: 61881a 38098763i bk13: 59141a 38412782i bk14: 59108a 38512774i bk15: 58200a 38638962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.098202
Row_Buffer_Locality_read = 0.093584
Row_Buffer_Locality_write = 0.112475
Bank_Level_Parallism = 11.962426
Bank_Level_Parallism_Col = 2.942366
Bank_Level_Parallism_Ready = 1.512085
write_to_read_ratio_blp_rw_average = 0.298226
GrpLevelPara = 2.360756 

BW Util details:
bwutil = 0.111002 
total_CMD = 49435160 
util_bw = 5487398 
Wasted_Col = 9065449 
Wasted_Row = 355765 
Idle = 34526548 

BW Util Bottlenecks: 
RCDc_limit = 13396990 
RCDWRc_limit = 2390507 
WTRc_limit = 8665340 
RTWc_limit = 6611287 
CCDLc_limit = 1079903 
rwq = 0 
CCDLc_limit_alone = 629860 
WTRc_limit_alone = 8430965 
RTWc_limit_alone = 6395619 

Commands details: 
total_CMD = 49435160 
n_nop = 46074202 
Read = 951364 
Write = 0 
L2_Alloc = 0 
L2_WB = 420486 
n_act = 1135537 
n_pre = 1135521 
n_ref = 0 
n_req = 1259196 
total_req = 1371850 

Dual Bus Interface Util: 
issued_total_row = 2271058 
issued_total_col = 1371850 
Row_Bus_Util =  0.045940 
CoL_Bus_Util = 0.027750 
Either_Row_CoL_Bus_Util = 0.067987 
Issued_on_Two_Bus_Simul_Util = 0.005703 
issued_two_Eff = 0.083890 
queue_avg = 12.307709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3077
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=49435160 n_nop=46188645 n_act=1096089 n_pre=1096073 n_ref_event=0 n_req=1203838 n_rd=903394 n_rd_L2_A=0 n_write=0 n_wr_bk=411975 bw_util=0.1064
n_activity=15094721 dram_eff=0.3486
bk0: 53269a 39827150i bk1: 53450a 39796710i bk2: 55006a 39537369i bk3: 52557a 39790444i bk4: 58189a 38970748i bk5: 57422a 39073876i bk6: 56945a 39076238i bk7: 55351a 39221328i bk8: 56410a 39166928i bk9: 56380a 39201585i bk10: 61495a 38701970i bk11: 58367a 39096389i bk12: 58614a 39009297i bk13: 57643a 39141938i bk14: 57674a 39172655i bk15: 54622a 39499270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089500
Row_Buffer_Locality_read = 0.084206
Row_Buffer_Locality_write = 0.105419
Bank_Level_Parallism = 11.173588
Bank_Level_Parallism_Col = 2.870821
Bank_Level_Parallism_Ready = 1.507002
write_to_read_ratio_blp_rw_average = 0.296806
GrpLevelPara = 2.310509 

BW Util details:
bwutil = 0.106432 
total_CMD = 49435160 
util_bw = 5261475 
Wasted_Col = 8977725 
Wasted_Row = 447436 
Idle = 34748524 

BW Util Bottlenecks: 
RCDc_limit = 13016719 
RCDWRc_limit = 2389607 
WTRc_limit = 8369944 
RTWc_limit = 6240850 
CCDLc_limit = 1024513 
rwq = 0 
CCDLc_limit_alone = 597714 
WTRc_limit_alone = 8143018 
RTWc_limit_alone = 6040977 

Commands details: 
total_CMD = 49435160 
n_nop = 46188645 
Read = 903394 
Write = 0 
L2_Alloc = 0 
L2_WB = 411975 
n_act = 1096089 
n_pre = 1096073 
n_ref = 0 
n_req = 1203838 
total_req = 1315369 

Dual Bus Interface Util: 
issued_total_row = 2192162 
issued_total_col = 1315369 
Row_Bus_Util =  0.044344 
CoL_Bus_Util = 0.026608 
Either_Row_CoL_Bus_Util = 0.065672 
Issued_on_Two_Bus_Simul_Util = 0.005280 
issued_two_Eff = 0.080399 
queue_avg = 9.944901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.9449

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975839, Miss = 491430, Miss_rate = 0.504, Pending_hits = 2055, Reservation_fails = 3530
L2_cache_bank[1]: Access = 984114, Miss = 494202, Miss_rate = 0.502, Pending_hits = 2136, Reservation_fails = 2359
L2_cache_bank[2]: Access = 1004135, Miss = 514543, Miss_rate = 0.512, Pending_hits = 3463, Reservation_fails = 1841
L2_cache_bank[3]: Access = 972684, Miss = 498843, Miss_rate = 0.513, Pending_hits = 2451, Reservation_fails = 431
L2_cache_bank[4]: Access = 955886, Miss = 486466, Miss_rate = 0.509, Pending_hits = 1793, Reservation_fails = 1227
L2_cache_bank[5]: Access = 958670, Miss = 487210, Miss_rate = 0.508, Pending_hits = 1768, Reservation_fails = 2370
L2_cache_bank[6]: Access = 948095, Miss = 487952, Miss_rate = 0.515, Pending_hits = 1987, Reservation_fails = 124
L2_cache_bank[7]: Access = 981636, Miss = 497178, Miss_rate = 0.506, Pending_hits = 2122, Reservation_fails = 1541
L2_cache_bank[8]: Access = 983528, Miss = 504068, Miss_rate = 0.513, Pending_hits = 2646, Reservation_fails = 2202
L2_cache_bank[9]: Access = 986751, Miss = 493565, Miss_rate = 0.500, Pending_hits = 2301, Reservation_fails = 3366
L2_cache_bank[10]: Access = 969377, Miss = 493730, Miss_rate = 0.509, Pending_hits = 2157, Reservation_fails = 2581
L2_cache_bank[11]: Access = 972693, Miss = 493043, Miss_rate = 0.507, Pending_hits = 2110, Reservation_fails = 1757
L2_cache_bank[12]: Access = 985948, Miss = 494380, Miss_rate = 0.501, Pending_hits = 2247, Reservation_fails = 2444
L2_cache_bank[13]: Access = 992936, Miss = 500346, Miss_rate = 0.504, Pending_hits = 2304, Reservation_fails = 1347
L2_cache_bank[14]: Access = 979156, Miss = 496685, Miss_rate = 0.507, Pending_hits = 2175, Reservation_fails = 3764
L2_cache_bank[15]: Access = 976437, Miss = 489864, Miss_rate = 0.502, Pending_hits = 2075, Reservation_fails = 2466
L2_cache_bank[16]: Access = 2141725, Miss = 497446, Miss_rate = 0.232, Pending_hits = 2433, Reservation_fails = 3052
L2_cache_bank[17]: Access = 981075, Miss = 496745, Miss_rate = 0.506, Pending_hits = 2570, Reservation_fails = 1901
L2_cache_bank[18]: Access = 969572, Miss = 489176, Miss_rate = 0.505, Pending_hits = 1968, Reservation_fails = 3129
L2_cache_bank[19]: Access = 964490, Miss = 484704, Miss_rate = 0.503, Pending_hits = 1922, Reservation_fails = 2630
L2_cache_bank[20]: Access = 1103076, Miss = 520102, Miss_rate = 0.472, Pending_hits = 3106, Reservation_fails = 1200
L2_cache_bank[21]: Access = 997140, Miss = 508402, Miss_rate = 0.510, Pending_hits = 2670, Reservation_fails = 2532
L2_cache_bank[22]: Access = 962467, Miss = 496170, Miss_rate = 0.516, Pending_hits = 1996, Reservation_fails = 1929
L2_cache_bank[23]: Access = 956527, Miss = 484360, Miss_rate = 0.506, Pending_hits = 1921, Reservation_fails = 1599
L2_total_cache_accesses = 24703957
L2_total_cache_misses = 11900610
L2_total_cache_miss_rate = 0.4817
L2_total_cache_pending_hits = 54376
L2_total_cache_reservation_fails = 51322
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11967262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8622651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2352384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 54376
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 781709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231398
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 694177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22996673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1707284
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6513
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 44450
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=24703957
icnt_total_pkts_simt_to_mem=24703957
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24703957
Req_Network_cycles = 19276967
Req_Network_injected_packets_per_cycle =       1.2815 
Req_Network_conflicts_per_cycle =       2.0684
Req_Network_conflicts_per_cycle_util =       6.7579
Req_Bank_Level_Parallism =       4.1871
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       7.5333
Req_Network_out_buffer_full_per_cycle =       0.0599
Req_Network_out_buffer_avg_util =       4.5123

Reply_Network_injected_packets_num = 24703957
Reply_Network_cycles = 19276967
Reply_Network_injected_packets_per_cycle =        1.2815
Reply_Network_conflicts_per_cycle =        0.4565
Reply_Network_conflicts_per_cycle_util =       1.5059
Reply_Bank_Level_Parallism =       4.2276
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0573
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0427
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 2 min, 10 sec (46930 sec)
gpgpu_simulation_rate = 3895 (inst/sec)
gpgpu_simulation_rate = 410 (cycle/sec)
gpgpu_silicon_slowdown = 3329268x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (4590,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 12: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 21723167
gpu_sim_insn = 447434675
gpu_ipc =      20.5971
gpu_tot_sim_cycle = 41000134
gpu_tot_sim_insn = 630250734
gpu_tot_ipc =      15.3719
gpu_tot_issued_cta = 28933
gpu_occupancy = 57.7856% 
gpu_tot_occupancy = 60.0032% 
max_total_param_size = 0
gpu_stall_dramfull = 13271897
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7537
partiton_level_parallism_total  =       2.5913
partiton_level_parallism_util =       4.5699
partiton_level_parallism_util_total  =       4.5984
L2_BW  =     163.9599 GB/Sec
L2_BW_total  =     113.1898 GB/Sec
gpu_total_sim_rate=3899

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4742884, Miss = 2900478, Miss_rate = 0.612, Pending_hits = 34876, Reservation_fails = 1550289
	L1D_cache_core[1]: Access = 4828178, Miss = 2923352, Miss_rate = 0.605, Pending_hits = 35326, Reservation_fails = 1461046
	L1D_cache_core[2]: Access = 4223410, Miss = 2428140, Miss_rate = 0.575, Pending_hits = 30429, Reservation_fails = 1436137
	L1D_cache_core[3]: Access = 4863867, Miss = 2935265, Miss_rate = 0.603, Pending_hits = 36826, Reservation_fails = 1534413
	L1D_cache_core[4]: Access = 4979922, Miss = 3033771, Miss_rate = 0.609, Pending_hits = 37306, Reservation_fails = 1475188
	L1D_cache_core[5]: Access = 4526580, Miss = 2595611, Miss_rate = 0.573, Pending_hits = 31830, Reservation_fails = 1415789
	L1D_cache_core[6]: Access = 5047592, Miss = 3037276, Miss_rate = 0.602, Pending_hits = 37256, Reservation_fails = 1531037
	L1D_cache_core[7]: Access = 5004921, Miss = 3029367, Miss_rate = 0.605, Pending_hits = 37037, Reservation_fails = 1574875
	L1D_cache_core[8]: Access = 4971935, Miss = 3025726, Miss_rate = 0.609, Pending_hits = 36931, Reservation_fails = 1450661
	L1D_cache_core[9]: Access = 4851270, Miss = 2916519, Miss_rate = 0.601, Pending_hits = 35408, Reservation_fails = 1506406
	L1D_cache_core[10]: Access = 5047610, Miss = 3036051, Miss_rate = 0.601, Pending_hits = 37939, Reservation_fails = 1538218
	L1D_cache_core[11]: Access = 4971825, Miss = 2957745, Miss_rate = 0.595, Pending_hits = 36917, Reservation_fails = 1530343
	L1D_cache_core[12]: Access = 4623822, Miss = 2772915, Miss_rate = 0.600, Pending_hits = 33968, Reservation_fails = 1377305
	L1D_cache_core[13]: Access = 4862793, Miss = 2948076, Miss_rate = 0.606, Pending_hits = 35912, Reservation_fails = 1498353
	L1D_cache_core[14]: Access = 4838736, Miss = 2894361, Miss_rate = 0.598, Pending_hits = 36396, Reservation_fails = 1455355
	L1D_cache_core[15]: Access = 4575896, Miss = 2714936, Miss_rate = 0.593, Pending_hits = 34280, Reservation_fails = 1386676
	L1D_cache_core[16]: Access = 4280787, Miss = 2464975, Miss_rate = 0.576, Pending_hits = 31486, Reservation_fails = 1354035
	L1D_cache_core[17]: Access = 4797632, Miss = 2905833, Miss_rate = 0.606, Pending_hits = 35353, Reservation_fails = 1404944
	L1D_cache_core[18]: Access = 4791610, Miss = 2894445, Miss_rate = 0.604, Pending_hits = 35546, Reservation_fails = 1492439
	L1D_cache_core[19]: Access = 4742665, Miss = 2880219, Miss_rate = 0.607, Pending_hits = 35231, Reservation_fails = 1495684
	L1D_cache_core[20]: Access = 5031479, Miss = 3042562, Miss_rate = 0.605, Pending_hits = 38158, Reservation_fails = 1491407
	L1D_cache_core[21]: Access = 4954917, Miss = 2975014, Miss_rate = 0.600, Pending_hits = 36941, Reservation_fails = 1438125
	L1D_cache_core[22]: Access = 4813775, Miss = 2907806, Miss_rate = 0.604, Pending_hits = 35225, Reservation_fails = 1500139
	L1D_cache_core[23]: Access = 4860088, Miss = 2927779, Miss_rate = 0.602, Pending_hits = 35959, Reservation_fails = 1471507
	L1D_cache_core[24]: Access = 4705191, Miss = 2803927, Miss_rate = 0.596, Pending_hits = 34409, Reservation_fails = 1377493
	L1D_cache_core[25]: Access = 4758412, Miss = 2863025, Miss_rate = 0.602, Pending_hits = 35803, Reservation_fails = 1463740
	L1D_cache_core[26]: Access = 4765206, Miss = 2807606, Miss_rate = 0.589, Pending_hits = 35021, Reservation_fails = 1475836
	L1D_cache_core[27]: Access = 4916840, Miss = 2981559, Miss_rate = 0.606, Pending_hits = 36569, Reservation_fails = 1392319
	L1D_cache_core[28]: Access = 4778088, Miss = 2846068, Miss_rate = 0.596, Pending_hits = 34634, Reservation_fails = 1550485
	L1D_cache_core[29]: Access = 4947454, Miss = 3033951, Miss_rate = 0.613, Pending_hits = 37232, Reservation_fails = 1613146
	L1D_total_cache_accesses = 144105385
	L1D_total_cache_misses = 86484358
	L1D_total_cache_miss_rate = 0.6001
	L1D_total_cache_pending_hits = 1066204
	L1D_total_cache_reservation_fails = 44243390
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.111
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56306192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1066204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 79025410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 43822454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4319134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1066205
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1795547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 420936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1344267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 140716940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3388445

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1789737
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10380956
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31651761
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 405459
ctas_completed 28933, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
135928, 110179, 140236, 143934, 152166, 128285, 150969, 125423, 138614, 135960, 109172, 129377, 125892, 132300, 130312, 98965, 134170, 143808, 123666, 154147, 153912, 147669, 109097, 140697, 130105, 138859, 130891, 126172, 132492, 141169, 127404, 124396, 
gpgpu_n_tot_thrd_icount = 4117591168
gpgpu_n_tot_w_icount = 128674724
gpgpu_n_stall_shd_mem = 63211225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102856909
gpgpu_n_mem_write_global = 3388445
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 166317082
gpgpu_n_store_insn = 9571274
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27608070
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 49763350
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13447875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6379917	W0_Idle:213672008	W0_Scoreboard:-1635998553	W1:61779651	W2:18913259	W3:9464692	W4:5771732	W5:3950494	W6:2889607	W7:2268509	W8:1858461	W9:1578607	W10:1341817	W11:1183188	W12:1078928	W13:987684	W14:926540	W15:851520	W16:794541	W17:736310	W18:682409	W19:634368	W20:607994	W21:596254	W22:608060	W23:603632	W24:600921	W25:576452	W26:532957	W27:476668	W28:427559	W29:379881	W30:361603	W31:324808	W32:4885618
single_issue_nums: WS0:32348676	WS1:31959833	WS2:32196246	WS3:32169969	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 666756344 {8:83344543,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 135537800 {40:3388445,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 780494640 {40:19512366,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3333781720 {40:83344543,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27107560 {8:3388445,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 780494640 {40:19512366,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 2359 
max_icnt2sh_latency = 232 
averagemflatency = 488 
avg_icnt2mem_latency = 117 
avg_mrq_latency = 112 
avg_icnt2sh_latency = 3 
mrq_lat_table:19089363 	489324 	1012571 	2206854 	4487248 	6563309 	8414026 	8978006 	6939505 	2113383 	75687 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48573189 	35143626 	14230609 	5426906 	2278274 	591644 	1106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15982622 	1422045 	156386 	67277 	76844385 	2438208 	1260342 	1882625 	3088486 	2099162 	896293 	107519 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	87655829 	13377359 	3924631 	998949 	235740 	50333 	2513 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8742 	28912 	970 	1878 	442 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.054210  1.053649  1.061235  1.063978  1.061864  1.060492  1.057900  1.059069  1.058758  1.056829  1.060532  1.058813  1.059990  1.059533  1.059986  1.056985 
dram[1]:  1.057832  1.059754  1.069362  1.066072  1.068820  1.066079  1.066067  1.062667  1.061290  1.063868  1.068283  1.061093  1.065013  1.062711  1.063361  1.060318 
dram[2]:  1.056240  1.052293  1.059508  1.060475  1.057283  1.060688  1.059911  1.057663  1.056142  1.057179  1.056795  1.060704  1.057139  1.059028  1.057089  1.059039 
dram[3]:  1.053098  1.055077  1.058437  1.061570  1.060997  1.064653  1.056475  1.059243  1.058989  1.057567  1.061840  1.062496  1.057782  1.059244  1.059244  1.058007 
dram[4]:  1.058155  1.053980  1.062911  1.062043  1.060380  1.063519  1.059464  1.057688  1.057677  1.055100  1.066188  1.064478  1.057131  1.058441  1.059854  1.056274 
dram[5]:  1.052053  1.055369  1.064867  1.061822  1.061583  1.063514  1.056641  1.057797  1.055882  1.058252  1.061556  1.063826  1.054466  1.055093  1.058604  1.057604 
dram[6]:  1.057299  1.055840  1.061223  1.063992  1.061844  1.058981  1.059285  1.062064  1.057627  1.057160  1.059676  1.062253  1.058373  1.061110  1.058184  1.060533 
dram[7]:  1.054878  1.053893  1.062293  1.062828  1.062384  1.061099  1.057257  1.056252  1.058532  1.056502  1.062735  1.062346  1.062222  1.060337  1.060038  1.059271 
dram[8]:  1.054960  1.054754  1.067277  1.064883  1.065595  1.067565  1.058425  1.060104  1.059237  1.059530  1.064458  1.066557  1.064180  1.062583  1.057035  1.059088 
dram[9]:  1.053654  1.052312  1.064357  1.061515  1.060001  1.058906  1.059997  1.060377  1.054856  1.055258  1.065580  1.062154  1.060418  1.059450  1.058605  1.056749 
dram[10]:  1.055047  1.053462  1.062396  1.062298  1.065795  1.065668  1.066100  1.060939  1.062424  1.057777  1.065015  1.065999  1.063124  1.058445  1.058885  1.059043 
dram[11]:  1.053199  1.052662  1.058361  1.054424  1.058130  1.060615  1.058652  1.054843  1.056799  1.056170  1.062726  1.059572  1.058856  1.056442  1.058450  1.055368 
average row locality = 60369287/56964990 = 1.059761
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    250170    245693    255921    262637    262613    261171    248884    252399    256388    255444    257537    255519    261711    259356    264511    260940 
dram[1]:    252536    252958    269780    266707    266533    264118    260752    256952    256125    262421    261652    255156    264534    263068    264601    263552 
dram[2]:    253227    247406    258587    258762    259428    262880    253402    255796    256166    254466    251041    261933    258213    262676    260144    264476 
dram[3]:    247812    249401    255292    263132    264435    267260    252877    252787    254598    259150    259688    263078    256976    258706    263230    260483 
dram[4]:    251851    250360    263034    266390    260025    265081    253369    253844    257830    255387    262383    261073    257024    257906    262864    256986 
dram[5]:    249323    250170    270202    262448    265552    266894    254836    252678    256133    257929    260358    264798    253119    255215    260259    259280 
dram[6]:    254580    253818    260436    265588    262842    262793    254188    259759    254584    254259    257004    259446    256059    262420    263374    267158 
dram[7]:    250880    249540    266255    264856    266484    263034    250507    249273    255711    253805    261771    263198    264187    259977    262264    261841 
dram[8]:    252462    249480    269672    262315    265985    267701    252287    255525    256538    254417    265343    266045    265244    264482    256231    260731 
dram[9]:    248831    245148    268490    264105    261960    258930    255948    256341    250182    251146    265585    259870    259634    258565    259583    257376 
dram[10]:    249496    249871    261809    264344    261278    266546    259997    258514    258226    258343    263303    265622    266253    259195    261136    264176 
dram[11]:    250359    248964    259401    251838    256922    262773    254512    248185    252683    253207    261831    259788    261724    255958    262028    257676 
total dram reads = 49658449
bank skew: 270202/245148 = 1.10
chip skew: 4181445/4097849 = 1.02
number of total write accesses:
dram[0]:     67466     67908     69315     68133     68093     67038     68230     68957     68695     67777     68243     67803     68046     67157     71033     71526 
dram[1]:     70186     69725     71136     70958     67103     67005     69139     67408     68890     68711     68340     68383     71072     69540     71860     73132 
dram[2]:     70505     70313     69573     68299     66940     68980     68164     68721     67606     69472     67620     67213     69588     69019     72908     72778 
dram[3]:     70512     68988     70065     70059     66654     68241     69280     67332     67108     69103     66776     67134     67290     67727     72254     72999 
dram[4]:     69627     69900     69078     70923     67146     68675     66824     66328     67414     67415     68034     68937     69456     68765     70982     71599 
dram[5]:     70943     69253     70015     70105     67404     67835     68244     67212     68205     67261     69493     68871     68239     68373     71724     71406 
dram[6]:     69442     67867     68313     69496     67966     67918     67335     69595     65422     66400     68290     68564     70359     68980     72618     72764 
dram[7]:     67843     68821     70210     69266     67068     67348     68422     67957     67175     68741     68078     67051     68954     70091     72469     72551 
dram[8]:     69398     69205     69685     70559     67586     68012     69660     68897     68989     68884     68992     69011     69580     69185     72097     71238 
dram[9]:     68855     68944     71483     69966     67358     67485     67874     68024     68996     67228     68587     68393     67590     68464     72760     71999 
dram[10]:     68805     69303     68936     67592     69087     69675     68380     68227     68578     68448     68270     68004     67942     66885     71046     71970 
dram[11]:     69252     69135     67761     68023     68256     68675     67661     67912     68158     67791     68238     67131     69232     67196     70396     73056 
total dram writes = 13240294
bank skew: 73132/65422 = 1.12
chip skew: 1112588/1095420 = 1.02
average mf latency per bank:
dram[0]:        725       731       739       762       735       743       727       744       739       732       738       737       727       738       722       719
dram[1]:        965      1024      1018       999      1022      1035      1038      1018       980      1003      1049      1016       993       995       979       975
dram[2]:        742       709       739       732       733       719       736       725       724       698       727       731       711       704       710       702
dram[3]:        735       765       729       741       735       752       737       747       743       743       753       784       727       743       724       722
dram[4]:        808       754       821       801       817       766       838       786       837       757       856       794       787       754       782       734
dram[5]:        757       856       817       869       792       890       792       890       791       867       810       911       753       844       761       838
dram[6]:        841       793       833       796       843       796       854       795       854       784       873       814       824       787       786       751
dram[7]:        767       734       754       758       760       734       748       717       734       718       777       753       740       726       723       710
dram[8]:       2595       762       808       789       790       785       767       773       771       768       794       799       777       778       742       750
dram[9]:        809       786       821       799       815       810       819       838       788       790       837       832       824       800       795       771
dram[10]:       1169       769      1205       794      1192       798      2756       792      1231       769      1272       808      1193       765      1173       771
dram[11]:        718       717       722       717       709       729       724       707       710       730       726       732       711       714       714       702
maximum mf latency per bank:
dram[0]:       6940      6354      6830      5998      6435      6192      6337      6373      6792      5836      6201      5831      6080      5923      6109      6085
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      6848      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      5792      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5813      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      6090      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6282      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6576      6449      6940      6435      6103      6061      6604      6032      6766      6213      6742      6463      6587      6307      6295
dram[10]:      10667      7002     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91799017 n_act=4718017 n_pre=4718001 n_ref_event=0 n_req=4996445 n_rd=4110894 n_rd_L2_A=0 n_write=0 n_wr_bk=1095420 bw_util=0.1981
n_activity=61761542 dram_eff=0.3372
bk0: 250170a 66737685i bk1: 245693a 67250749i bk2: 255921a 66333918i bk3: 262637a 65554685i bk4: 262613a 65491364i bk5: 261171a 65665073i bk6: 248884a 67059381i bk7: 252399a 66666285i bk8: 256388a 66132995i bk9: 255444a 66206766i bk10: 257537a 65907664i bk11: 255519a 66255105i bk12: 261711a 65474172i bk13: 259356a 65791182i bk14: 264511a 64816184i bk15: 260940a 65151034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055725
Row_Buffer_Locality_read = 0.056703
Row_Buffer_Locality_write = 0.051188
Bank_Level_Parallism = 10.302871
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.269218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.198065 
total_CMD = 105143543 
util_bw = 20825256 
Wasted_Col = 39308045 
Wasted_Row = 1055901 
Idle = 43954341 

BW Util Bottlenecks: 
RCDc_limit = 62259117 
RCDWRc_limit = 7485380 
WTRc_limit = 30002968 
RTWc_limit = 21293098 
CCDLc_limit = 4068837 
rwq = 0 
CCDLc_limit_alone = 2653096 
WTRc_limit_alone = 29270966 
RTWc_limit_alone = 20609359 

Commands details: 
total_CMD = 105143543 
n_nop = 91799017 
Read = 4110894 
Write = 0 
L2_Alloc = 0 
L2_WB = 1095420 
n_act = 4718017 
n_pre = 4718001 
n_ref = 0 
n_req = 4996445 
total_req = 5206314 

Dual Bus Interface Util: 
issued_total_row = 9436018 
issued_total_col = 5206314 
Row_Bus_Util =  0.089744 
CoL_Bus_Util = 0.049516 
Either_Row_CoL_Bus_Util = 0.126917 
Issued_on_Two_Bus_Simul_Util = 0.012343 
issued_two_Eff = 0.097254 
queue_avg = 13.307645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91634704 n_act=4776626 n_pre=4776610 n_ref_event=0 n_req=5082032 n_rd=4181445 n_rd_L2_A=0 n_write=0 n_wr_bk=1112588 bw_util=0.2014
n_activity=61837860 dram_eff=0.3424
bk0: 252536a 64796610i bk1: 252958a 64826773i bk2: 269780a 63033862i bk3: 266707a 63377171i bk4: 266533a 63699539i bk5: 264118a 64024603i bk6: 260752a 64346469i bk7: 256952a 64794332i bk8: 256125a 64779056i bk9: 262421a 64063812i bk10: 261652a 64135214i bk11: 255156a 64839782i bk12: 264534a 63503946i bk13: 263068a 63750912i bk14: 264601a 63285146i bk15: 263552a 63389074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060095
Row_Buffer_Locality_read = 0.060939
Row_Buffer_Locality_write = 0.056176
Bank_Level_Parallism = 10.805116
Bank_Level_Parallism_Col = 2.614357
Bank_Level_Parallism_Ready = 1.274491
write_to_read_ratio_blp_rw_average = 0.225926
GrpLevelPara = 2.194687 

BW Util details:
bwutil = 0.201402 
total_CMD = 105143543 
util_bw = 21176132 
Wasted_Col = 39245541 
Wasted_Row = 886344 
Idle = 43835526 

BW Util Bottlenecks: 
RCDc_limit = 62637669 
RCDWRc_limit = 7518285 
WTRc_limit = 30440441 
RTWc_limit = 21928222 
CCDLc_limit = 4149630 
rwq = 0 
CCDLc_limit_alone = 2699822 
WTRc_limit_alone = 29697712 
RTWc_limit_alone = 21221143 

Commands details: 
total_CMD = 105143543 
n_nop = 91634704 
Read = 4181445 
Write = 0 
L2_Alloc = 0 
L2_WB = 1112588 
n_act = 4776626 
n_pre = 4776610 
n_ref = 0 
n_req = 5082032 
total_req = 5294033 

Dual Bus Interface Util: 
issued_total_row = 9553236 
issued_total_col = 5294033 
Row_Bus_Util =  0.090859 
CoL_Bus_Util = 0.050351 
Either_Row_CoL_Bus_Util = 0.128480 
Issued_on_Two_Bus_Simul_Util = 0.012730 
issued_two_Eff = 0.099078 
queue_avg = 15.841336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8413
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91745826 n_act=4739637 n_pre=4739621 n_ref_event=0 n_req=5014361 n_rd=4118603 n_rd_L2_A=0 n_write=0 n_wr_bk=1107699 bw_util=0.1988
n_activity=61780068 dram_eff=0.3384
bk0: 253227a 65835446i bk1: 247406a 66485039i bk2: 258587a 65636921i bk3: 258762a 65720280i bk4: 259428a 65572349i bk5: 262880a 65116928i bk6: 253402a 66389519i bk7: 255796a 66044044i bk8: 256166a 66007424i bk9: 254466a 66089419i bk10: 251041a 66528920i bk11: 261933a 65415684i bk12: 258213a 65482550i bk13: 262676a 65007007i bk14: 260144a 64911143i bk15: 264476a 64490413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.054787
Row_Buffer_Locality_read = 0.055896
Row_Buffer_Locality_write = 0.049690
Bank_Level_Parallism = 10.390798
Bank_Level_Parallism_Col = 2.584916
Bank_Level_Parallism_Ready = 1.268205
write_to_read_ratio_blp_rw_average = 0.224727
GrpLevelPara = 2.173050 

BW Util details:
bwutil = 0.198825 
total_CMD = 105143543 
util_bw = 20905208 
Wasted_Col = 39327349 
Wasted_Row = 995111 
Idle = 43915875 

BW Util Bottlenecks: 
RCDc_limit = 62346857 
RCDWRc_limit = 7585489 
WTRc_limit = 30334326 
RTWc_limit = 21454039 
CCDLc_limit = 4087066 
rwq = 0 
CCDLc_limit_alone = 2660352 
WTRc_limit_alone = 29593735 
RTWc_limit_alone = 20767916 

Commands details: 
total_CMD = 105143543 
n_nop = 91745826 
Read = 4118603 
Write = 0 
L2_Alloc = 0 
L2_WB = 1107699 
n_act = 4739637 
n_pre = 4739621 
n_ref = 0 
n_req = 5014361 
total_req = 5226302 

Dual Bus Interface Util: 
issued_total_row = 9479258 
issued_total_col = 5226302 
Row_Bus_Util =  0.090155 
CoL_Bus_Util = 0.049706 
Either_Row_CoL_Bus_Util = 0.127423 
Issued_on_Two_Bus_Simul_Util = 0.012439 
issued_two_Eff = 0.097617 
queue_avg = 13.156047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.156
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91743570 n_act=4740898 n_pre=4740882 n_ref_event=0 n_req=5020956 n_rd=4128905 n_rd_L2_A=0 n_write=0 n_wr_bk=1101522 bw_util=0.199
n_activity=61796387 dram_eff=0.3386
bk0: 247812a 66393290i bk1: 249401a 66503427i bk2: 255292a 65879202i bk3: 263132a 64940552i bk4: 264435a 65106793i bk5: 267260a 64661535i bk6: 252877a 66153108i bk7: 252787a 66529198i bk8: 254598a 66220816i bk9: 259150a 65413913i bk10: 259688a 65615618i bk11: 263078a 65208671i bk12: 256976a 65814331i bk13: 258706a 65645572i bk14: 263230a 64647053i bk15: 260483a 64889942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055778
Row_Buffer_Locality_read = 0.056843
Row_Buffer_Locality_write = 0.050849
Bank_Level_Parallism = 10.406906
Bank_Level_Parallism_Col = 2.584891
Bank_Level_Parallism_Ready = 1.268889
write_to_read_ratio_blp_rw_average = 0.224252
GrpLevelPara = 2.172786 

BW Util details:
bwutil = 0.198982 
total_CMD = 105143543 
util_bw = 20921708 
Wasted_Col = 39333095 
Wasted_Row = 985814 
Idle = 43902926 

BW Util Bottlenecks: 
RCDc_limit = 62432019 
RCDWRc_limit = 7536176 
WTRc_limit = 30162029 
RTWc_limit = 21465453 
CCDLc_limit = 4092245 
rwq = 0 
CCDLc_limit_alone = 2666105 
WTRc_limit_alone = 29426847 
RTWc_limit_alone = 20774495 

Commands details: 
total_CMD = 105143543 
n_nop = 91743570 
Read = 4128905 
Write = 0 
L2_Alloc = 0 
L2_WB = 1101522 
n_act = 4740898 
n_pre = 4740882 
n_ref = 0 
n_req = 5020956 
total_req = 5230427 

Dual Bus Interface Util: 
issued_total_row = 9481780 
issued_total_col = 5230427 
Row_Bus_Util =  0.090179 
CoL_Bus_Util = 0.049746 
Either_Row_CoL_Bus_Util = 0.127445 
Issued_on_Two_Bus_Simul_Util = 0.012480 
issued_two_Eff = 0.097928 
queue_avg = 13.426708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4267
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91733206 n_act=4743661 n_pre=4743645 n_ref_event=0 n_req=5026407 n_rd=4135407 n_rd_L2_A=0 n_write=0 n_wr_bk=1101103 bw_util=0.1992
n_activity=61825097 dram_eff=0.3388
bk0: 251851a 66209424i bk1: 250360a 66201017i bk2: 263034a 65212935i bk3: 266390a 64535848i bk4: 260025a 65524844i bk5: 265081a 64846052i bk6: 253369a 66410688i bk7: 253844a 66403249i bk8: 257830a 65869198i bk9: 255387a 66128083i bk10: 262383a 65396527i bk11: 261073a 65390311i bk12: 257024a 65644174i bk13: 257906a 65684232i bk14: 262864a 64886133i bk15: 256986a 65455555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056252
Row_Buffer_Locality_read = 0.057494
Row_Buffer_Locality_write = 0.050489
Bank_Level_Parallism = 10.398284
Bank_Level_Parallism_Col = 2.587482
Bank_Level_Parallism_Ready = 1.270109
write_to_read_ratio_blp_rw_average = 0.224033
GrpLevelPara = 2.173822 

BW Util details:
bwutil = 0.199214 
total_CMD = 105143543 
util_bw = 20946040 
Wasted_Col = 39352514 
Wasted_Row = 976696 
Idle = 43868293 

BW Util Bottlenecks: 
RCDc_limit = 62473319 
RCDWRc_limit = 7527375 
WTRc_limit = 30216556 
RTWc_limit = 21483127 
CCDLc_limit = 4102473 
rwq = 0 
CCDLc_limit_alone = 2672956 
WTRc_limit_alone = 29479245 
RTWc_limit_alone = 20790921 

Commands details: 
total_CMD = 105143543 
n_nop = 91733206 
Read = 4135407 
Write = 0 
L2_Alloc = 0 
L2_WB = 1101103 
n_act = 4743661 
n_pre = 4743645 
n_ref = 0 
n_req = 5026407 
total_req = 5236510 

Dual Bus Interface Util: 
issued_total_row = 9487306 
issued_total_col = 5236510 
Row_Bus_Util =  0.090232 
CoL_Bus_Util = 0.049803 
Either_Row_CoL_Bus_Util = 0.127543 
Issued_on_Two_Bus_Simul_Util = 0.012492 
issued_two_Eff = 0.097945 
queue_avg = 13.413327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4133
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91719305 n_act=4753467 n_pre=4753451 n_ref_event=0 n_req=5032648 n_rd=4139194 n_rd_L2_A=0 n_write=0 n_wr_bk=1104583 bw_util=0.1995
n_activity=61793191 dram_eff=0.3394
bk0: 249323a 65919543i bk1: 250170a 65971203i bk2: 270202a 63964449i bk3: 262448a 64725105i bk4: 265552a 64629384i bk5: 266894a 64416886i bk6: 254836a 65829714i bk7: 252678a 66244145i bk8: 256133a 65657227i bk9: 257929a 65592347i bk10: 260358a 65044624i bk11: 264798a 64655206i bk12: 253119a 65820430i bk13: 255215a 65606655i bk14: 260259a 64693576i bk15: 259280a 64847742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055474
Row_Buffer_Locality_read = 0.056684
Row_Buffer_Locality_write = 0.049866
Bank_Level_Parallism = 10.504394
Bank_Level_Parallism_Col = 2.589456
Bank_Level_Parallism_Ready = 1.268805
write_to_read_ratio_blp_rw_average = 0.224362
GrpLevelPara = 2.177385 

BW Util details:
bwutil = 0.199490 
total_CMD = 105143543 
util_bw = 20975108 
Wasted_Col = 39325509 
Wasted_Row = 946187 
Idle = 43896739 

BW Util Bottlenecks: 
RCDc_limit = 62533368 
RCDWRc_limit = 7546142 
WTRc_limit = 30303510 
RTWc_limit = 21515049 
CCDLc_limit = 4092845 
rwq = 0 
CCDLc_limit_alone = 2670581 
WTRc_limit_alone = 29567689 
RTWc_limit_alone = 20828606 

Commands details: 
total_CMD = 105143543 
n_nop = 91719305 
Read = 4139194 
Write = 0 
L2_Alloc = 0 
L2_WB = 1104583 
n_act = 4753467 
n_pre = 4753451 
n_ref = 0 
n_req = 5032648 
total_req = 5243777 

Dual Bus Interface Util: 
issued_total_row = 9506918 
issued_total_col = 5243777 
Row_Bus_Util =  0.090418 
CoL_Bus_Util = 0.049873 
Either_Row_CoL_Bus_Util = 0.127675 
Issued_on_Two_Bus_Simul_Util = 0.012616 
issued_two_Eff = 0.098811 
queue_avg = 13.683125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6831
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91711004 n_act=4755253 n_pre=4755237 n_ref_event=0 n_req=5039292 n_rd=4148308 n_rd_L2_A=0 n_write=0 n_wr_bk=1101329 bw_util=0.1997
n_activity=61839121 dram_eff=0.3396
bk0: 254580a 65420109i bk1: 253818a 65739286i bk2: 260436a 65237956i bk3: 265588a 64542442i bk4: 262842a 64837903i bk5: 262793a 64721400i bk6: 254188a 65852706i bk7: 259759a 65141341i bk8: 254584a 66122080i bk9: 254259a 66050166i bk10: 257004a 65438938i bk11: 259446a 65138907i bk12: 256059a 65270018i bk13: 262420a 64766667i bk14: 263374a 64232056i bk15: 267158a 63793616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056365
Row_Buffer_Locality_read = 0.057473
Row_Buffer_Locality_write = 0.051204
Bank_Level_Parallism = 10.519548
Bank_Level_Parallism_Col = 2.592028
Bank_Level_Parallism_Ready = 1.269728
write_to_read_ratio_blp_rw_average = 0.223957
GrpLevelPara = 2.178879 

BW Util details:
bwutil = 0.199713 
total_CMD = 105143543 
util_bw = 20998548 
Wasted_Col = 39333402 
Wasted_Row = 953007 
Idle = 43858586 

BW Util Bottlenecks: 
RCDc_limit = 62596533 
RCDWRc_limit = 7511527 
WTRc_limit = 30252819 
RTWc_limit = 21525926 
CCDLc_limit = 4107100 
rwq = 0 
CCDLc_limit_alone = 2682257 
WTRc_limit_alone = 29517609 
RTWc_limit_alone = 20836293 

Commands details: 
total_CMD = 105143543 
n_nop = 91711004 
Read = 4148308 
Write = 0 
L2_Alloc = 0 
L2_WB = 1101329 
n_act = 4755253 
n_pre = 4755237 
n_ref = 0 
n_req = 5039292 
total_req = 5249637 

Dual Bus Interface Util: 
issued_total_row = 9510490 
issued_total_col = 5249637 
Row_Bus_Util =  0.090452 
CoL_Bus_Util = 0.049928 
Either_Row_CoL_Bus_Util = 0.127754 
Issued_on_Two_Bus_Simul_Util = 0.012626 
issued_two_Eff = 0.098834 
queue_avg = 13.845041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.845
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91715819 n_act=4752197 n_pre=4752181 n_ref_event=0 n_req=5035420 n_rd=4143583 n_rd_L2_A=0 n_write=0 n_wr_bk=1102045 bw_util=0.1996
n_activity=61840198 dram_eff=0.3393
bk0: 250880a 66078206i bk1: 249540a 66114473i bk2: 266255a 64234233i bk3: 264856a 64523711i bk4: 266484a 64517580i bk5: 263034a 64922481i bk6: 250507a 66262370i bk7: 249273a 66471548i bk8: 255711a 65941837i bk9: 253805a 65785103i bk10: 261771a 64937298i bk11: 263198a 64747068i bk12: 264187a 64550636i bk13: 259977a 64880515i bk14: 262264a 64364025i bk15: 261841a 64499891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056246
Row_Buffer_Locality_read = 0.057446
Row_Buffer_Locality_write = 0.050672
Bank_Level_Parallism = 10.511305
Bank_Level_Parallism_Col = 2.590793
Bank_Level_Parallism_Ready = 1.269227
write_to_read_ratio_blp_rw_average = 0.224437
GrpLevelPara = 2.178074 

BW Util details:
bwutil = 0.199561 
total_CMD = 105143543 
util_bw = 20982512 
Wasted_Col = 39335293 
Wasted_Row = 964526 
Idle = 43861212 

BW Util Bottlenecks: 
RCDc_limit = 62541465 
RCDWRc_limit = 7531056 
WTRc_limit = 30224258 
RTWc_limit = 21562192 
CCDLc_limit = 4100704 
rwq = 0 
CCDLc_limit_alone = 2673615 
WTRc_limit_alone = 29489730 
RTWc_limit_alone = 20869631 

Commands details: 
total_CMD = 105143543 
n_nop = 91715819 
Read = 4143583 
Write = 0 
L2_Alloc = 0 
L2_WB = 1102045 
n_act = 4752197 
n_pre = 4752181 
n_ref = 0 
n_req = 5035420 
total_req = 5245628 

Dual Bus Interface Util: 
issued_total_row = 9504378 
issued_total_col = 5245628 
Row_Bus_Util =  0.090394 
CoL_Bus_Util = 0.049890 
Either_Row_CoL_Bus_Util = 0.127708 
Issued_on_Two_Bus_Simul_Util = 0.012576 
issued_two_Eff = 0.098474 
queue_avg = 13.838715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8387
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91665200 n_act=4769144 n_pre=4769128 n_ref_event=0 n_req=5063371 n_rd=4164458 n_rd_L2_A=0 n_write=0 n_wr_bk=1110978 bw_util=0.2007
n_activity=61808709 dram_eff=0.3414
bk0: 252462a 65087006i bk1: 249480a 65435145i bk2: 269672a 63513659i bk3: 262315a 64116517i bk4: 265985a 64054078i bk5: 267701a 63799829i bk6: 252287a 65401281i bk7: 255525a 65240997i bk8: 256538a 64942387i bk9: 254417a 65203177i bk10: 265343a 63777941i bk11: 266045a 63703979i bk12: 265244a 63800935i bk13: 264482a 63853572i bk14: 256231a 64570761i bk15: 260731a 64112313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058109
Row_Buffer_Locality_read = 0.059267
Row_Buffer_Locality_write = 0.052741
Bank_Level_Parallism = 10.716539
Bank_Level_Parallism_Col = 2.606868
Bank_Level_Parallism_Ready = 1.272602
write_to_read_ratio_blp_rw_average = 0.225369
GrpLevelPara = 2.190240 

BW Util details:
bwutil = 0.200695 
total_CMD = 105143543 
util_bw = 21101744 
Wasted_Col = 39239741 
Wasted_Row = 914449 
Idle = 43887609 

BW Util Bottlenecks: 
RCDc_limit = 62560068 
RCDWRc_limit = 7545825 
WTRc_limit = 30455764 
RTWc_limit = 21760278 
CCDLc_limit = 4125994 
rwq = 0 
CCDLc_limit_alone = 2688318 
WTRc_limit_alone = 29715799 
RTWc_limit_alone = 21062567 

Commands details: 
total_CMD = 105143543 
n_nop = 91665200 
Read = 4164458 
Write = 0 
L2_Alloc = 0 
L2_WB = 1110978 
n_act = 4769144 
n_pre = 4769128 
n_ref = 0 
n_req = 5063371 
total_req = 5275436 

Dual Bus Interface Util: 
issued_total_row = 9538272 
issued_total_col = 5275436 
Row_Bus_Util =  0.090717 
CoL_Bus_Util = 0.050174 
Either_Row_CoL_Bus_Util = 0.128190 
Issued_on_Two_Bus_Simul_Util = 0.012700 
issued_two_Eff = 0.099075 
queue_avg = 14.780179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7802
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91757648 n_act=4735743 n_pre=4735727 n_ref_event=0 n_req=5015451 n_rd=4121694 n_rd_L2_A=0 n_write=0 n_wr_bk=1104006 bw_util=0.1988
n_activity=61770170 dram_eff=0.3384
bk0: 248831a 66383457i bk1: 245148a 66839920i bk2: 268490a 64147892i bk3: 264105a 64712127i bk4: 261960a 65251384i bk5: 258930a 65583979i bk6: 255948a 66021040i bk7: 256341a 65960375i bk8: 250182a 66376488i bk9: 251146a 66483834i bk10: 265585a 64710282i bk11: 259870a 65321129i bk12: 259634a 65486665i bk13: 258565a 65478851i bk14: 259583a 64838965i bk15: 257376a 65191266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.055769
Row_Buffer_Locality_read = 0.056983
Row_Buffer_Locality_write = 0.050170
Bank_Level_Parallism = 10.426688
Bank_Level_Parallism_Col = 2.585359
Bank_Level_Parallism_Ready = 1.268606
write_to_read_ratio_blp_rw_average = 0.224835
GrpLevelPara = 2.174087 

BW Util details:
bwutil = 0.198803 
total_CMD = 105143543 
util_bw = 20902800 
Wasted_Col = 39298875 
Wasted_Row = 1004352 
Idle = 43937516 

BW Util Bottlenecks: 
RCDc_limit = 62308973 
RCDWRc_limit = 7562650 
WTRc_limit = 30210424 
RTWc_limit = 21471142 
CCDLc_limit = 4084649 
rwq = 0 
CCDLc_limit_alone = 2660231 
WTRc_limit_alone = 29473160 
RTWc_limit_alone = 20783988 

Commands details: 
total_CMD = 105143543 
n_nop = 91757648 
Read = 4121694 
Write = 0 
L2_Alloc = 0 
L2_WB = 1104006 
n_act = 4735743 
n_pre = 4735727 
n_ref = 0 
n_req = 5015451 
total_req = 5225700 

Dual Bus Interface Util: 
issued_total_row = 9471470 
issued_total_col = 5225700 
Row_Bus_Util =  0.090081 
CoL_Bus_Util = 0.049701 
Either_Row_CoL_Bus_Util = 0.127311 
Issued_on_Two_Bus_Simul_Util = 0.012471 
issued_two_Eff = 0.097959 
queue_avg = 13.672359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6724
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91670486 n_act=4765649 n_pre=4765633 n_ref_event=0 n_req=5058391 n_rd=4168109 n_rd_L2_A=0 n_write=0 n_wr_bk=1101148 bw_util=0.2005
n_activity=61959581 dram_eff=0.3402
bk0: 249496a 66104708i bk1: 249871a 66110851i bk2: 261809a 64904938i bk3: 264344a 64866373i bk4: 261278a 64942151i bk5: 266546a 64326710i bk6: 259997a 65142163i bk7: 258514a 65342391i bk8: 258226a 65404064i bk9: 258343a 65325837i bk10: 263303a 64846105i bk11: 265622a 64618820i bk12: 266253a 64377106i bk13: 259195a 65321092i bk14: 261136a 64709664i bk15: 264176a 64314006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057873
Row_Buffer_Locality_read = 0.058817
Row_Buffer_Locality_write = 0.053450
Bank_Level_Parallism = 10.523430
Bank_Level_Parallism_Col = 2.596141
Bank_Level_Parallism_Ready = 1.271345
write_to_read_ratio_blp_rw_average = 0.223557
GrpLevelPara = 2.180420 

BW Util details:
bwutil = 0.200460 
total_CMD = 105143543 
util_bw = 21077028 
Wasted_Col = 39411604 
Wasted_Row = 931623 
Idle = 43723288 

BW Util Bottlenecks: 
RCDc_limit = 62787557 
RCDWRc_limit = 7465825 
WTRc_limit = 30238382 
RTWc_limit = 21626383 
CCDLc_limit = 4129094 
rwq = 0 
CCDLc_limit_alone = 2690630 
WTRc_limit_alone = 29498633 
RTWc_limit_alone = 20927668 

Commands details: 
total_CMD = 105143543 
n_nop = 91670486 
Read = 4168109 
Write = 0 
L2_Alloc = 0 
L2_WB = 1101148 
n_act = 4765649 
n_pre = 4765633 
n_ref = 0 
n_req = 5058391 
total_req = 5269257 

Dual Bus Interface Util: 
issued_total_row = 9531282 
issued_total_col = 5269257 
Row_Bus_Util =  0.090650 
CoL_Bus_Util = 0.050115 
Either_Row_CoL_Bus_Util = 0.128140 
Issued_on_Two_Bus_Simul_Util = 0.012625 
issued_two_Eff = 0.098529 
queue_avg = 14.361669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3617
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105143543 n_nop=91807271 n_act=4714698 n_pre=4714682 n_ref_event=0 n_req=4984513 n_rd=4097849 n_rd_L2_A=0 n_write=0 n_wr_bk=1097873 bw_util=0.1977
n_activity=61761729 dram_eff=0.3365
bk0: 250359a 66889006i bk1: 248964a 67034169i bk2: 259401a 66344571i bk3: 251838a 66987908i bk4: 256922a 66421519i bk5: 262773a 65722919i bk6: 254512a 66784046i bk7: 248185a 67478308i bk8: 252683a 66887083i bk9: 253207a 66867407i bk10: 261831a 65869878i bk11: 259788a 66055013i bk12: 261724a 65680054i bk13: 255958a 66555308i bk14: 262028a 65636379i bk15: 257676a 65668634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.054131
Row_Buffer_Locality_read = 0.055053
Row_Buffer_Locality_write = 0.049869
Bank_Level_Parallism = 10.196605
Bank_Level_Parallism_Col = 2.571290
Bank_Level_Parallism_Ready = 1.267645
write_to_read_ratio_blp_rw_average = 0.223153
GrpLevelPara = 2.162349 

BW Util details:
bwutil = 0.197662 
total_CMD = 105143543 
util_bw = 20782888 
Wasted_Col = 39357164 
Wasted_Row = 1056249 
Idle = 43947242 

BW Util Bottlenecks: 
RCDc_limit = 62253809 
RCDWRc_limit = 7516647 
WTRc_limit = 30029053 
RTWc_limit = 21200867 
CCDLc_limit = 4054630 
rwq = 0 
CCDLc_limit_alone = 2644689 
WTRc_limit_alone = 29295668 
RTWc_limit_alone = 20524311 

Commands details: 
total_CMD = 105143543 
n_nop = 91807271 
Read = 4097849 
Write = 0 
L2_Alloc = 0 
L2_WB = 1097873 
n_act = 4714698 
n_pre = 4714682 
n_ref = 0 
n_req = 4984513 
total_req = 5195722 

Dual Bus Interface Util: 
issued_total_row = 9429380 
issued_total_col = 5195722 
Row_Bus_Util =  0.089681 
CoL_Bus_Util = 0.049416 
Either_Row_CoL_Bus_Util = 0.126839 
Issued_on_Two_Bus_Simul_Util = 0.012258 
issued_two_Eff = 0.096641 
queue_avg = 12.685202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6852

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4288145, Miss = 2107587, Miss_rate = 0.491, Pending_hits = 5848, Reservation_fails = 4855
L2_cache_bank[1]: Access = 4262008, Miss = 2103011, Miss_rate = 0.493, Pending_hits = 5806, Reservation_fails = 3492
L2_cache_bank[2]: Access = 4320373, Miss = 2146365, Miss_rate = 0.497, Pending_hits = 7719, Reservation_fails = 2482
L2_cache_bank[3]: Access = 4282969, Miss = 2134784, Miss_rate = 0.498, Pending_hits = 6920, Reservation_fails = 1700
L2_cache_bank[4]: Access = 4271047, Miss = 2100060, Miss_rate = 0.492, Pending_hits = 5638, Reservation_fails = 1943
L2_cache_bank[5]: Access = 4263567, Miss = 2118247, Miss_rate = 0.497, Pending_hits = 5607, Reservation_fails = 3858
L2_cache_bank[6]: Access = 4245116, Miss = 2104760, Miss_rate = 0.496, Pending_hits = 5625, Reservation_fails = 610
L2_cache_bank[7]: Access = 4312252, Miss = 2123845, Miss_rate = 0.493, Pending_hits = 5838, Reservation_fails = 2416
L2_cache_bank[8]: Access = 4287172, Miss = 2118228, Miss_rate = 0.494, Pending_hits = 6389, Reservation_fails = 3360
L2_cache_bank[9]: Access = 4334751, Miss = 2116873, Miss_rate = 0.488, Pending_hits = 6212, Reservation_fails = 4612
L2_cache_bank[10]: Access = 4279509, Miss = 2119623, Miss_rate = 0.495, Pending_hits = 6083, Reservation_fails = 2777
L2_cache_bank[11]: Access = 4267473, Miss = 2119253, Miss_rate = 0.497, Pending_hits = 6079, Reservation_fails = 3271
L2_cache_bank[12]: Access = 4276027, Miss = 2112906, Miss_rate = 0.494, Pending_hits = 6283, Reservation_fails = 4447
L2_cache_bank[13]: Access = 4313611, Miss = 2135077, Miss_rate = 0.495, Pending_hits = 6181, Reservation_fails = 2989
L2_cache_bank[14]: Access = 4303228, Miss = 2127913, Miss_rate = 0.494, Pending_hits = 6159, Reservation_fails = 4453
L2_cache_bank[15]: Access = 4308861, Miss = 2115376, Miss_rate = 0.491, Pending_hits = 6201, Reservation_fails = 3237
L2_cache_bank[16]: Access = 5496284, Miss = 2133614, Miss_rate = 0.388, Pending_hits = 6468, Reservation_fails = 5156
L2_cache_bank[17]: Access = 4306885, Miss = 2130548, Miss_rate = 0.495, Pending_hits = 6689, Reservation_fails = 3178
L2_cache_bank[18]: Access = 4307669, Miss = 2120071, Miss_rate = 0.492, Pending_hits = 6237, Reservation_fails = 4549
L2_cache_bank[19]: Access = 4214130, Miss = 2101337, Miss_rate = 0.499, Pending_hits = 5932, Reservation_fails = 4172
L2_cache_bank[20]: Access = 6539150, Miss = 2131358, Miss_rate = 0.326, Pending_hits = 6776, Reservation_fails = 3171
L2_cache_bank[21]: Access = 4307023, Miss = 2136467, Miss_rate = 0.496, Pending_hits = 6657, Reservation_fails = 4179
L2_cache_bank[22]: Access = 4232779, Miss = 2109316, Miss_rate = 0.498, Pending_hits = 5645, Reservation_fails = 2865
L2_cache_bank[23]: Access = 4225325, Miss = 2088245, Miss_rate = 0.494, Pending_hits = 5340, Reservation_fails = 3284
L2_total_cache_accesses = 106245354
L2_total_cache_misses = 50854864
L2_total_cache_miss_rate = 0.4787
L2_total_cache_pending_hits = 148332
L2_total_cache_reservation_fails = 81056
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53050128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 148332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37644529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12013920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 148332
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2192030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 299108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 897307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102856909
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3388445
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6697
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 74000
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=106245354
icnt_total_pkts_simt_to_mem=106245354
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 106245354
Req_Network_cycles = 41000134
Req_Network_injected_packets_per_cycle =       2.5913 
Req_Network_conflicts_per_cycle =       1.5069
Req_Network_conflicts_per_cycle_util =       2.5770
Req_Bank_Level_Parallism =       4.4316
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.2761
Req_Network_out_buffer_full_per_cycle =       0.0420
Req_Network_out_buffer_avg_util =       3.4139

Reply_Network_injected_packets_num = 106245354
Reply_Network_cycles = 41000134
Reply_Network_injected_packets_per_cycle =        2.5913
Reply_Network_conflicts_per_cycle =        1.2584
Reply_Network_conflicts_per_cycle_util =       2.1542
Reply_Bank_Level_Parallism =       4.4361
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1197
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0864
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 20 hrs, 54 min, 1 sec (161641 sec)
gpgpu_simulation_rate = 3899 (inst/sec)
gpgpu_simulation_rate = 253 (cycle/sec)
gpgpu_silicon_slowdown = 5395256x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (8464,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 13: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 13 
gpu_sim_cycle = 79506
gpu_sim_insn = 49835480
gpu_ipc =     626.8141
gpu_tot_sim_cycle = 41079640
gpu_tot_sim_insn = 680086214
gpu_tot_ipc =      16.5553
gpu_tot_issued_cta = 37397
gpu_occupancy = 90.7692% 
gpu_tot_occupancy = 60.0941% 
max_total_param_size = 0
gpu_stall_dramfull = 13271897
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.6651
partiton_level_parallism_total  =       2.6012
partiton_level_parallism_util =       8.2854
partiton_level_parallism_util_total  =       4.6101
L2_BW  =     334.8102 GB/Sec
L2_BW_total  =     113.6187 GB/Sec
gpu_total_sim_rate=4184

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4765124, Miss = 2918532, Miss_rate = 0.612, Pending_hits = 34907, Reservation_fails = 1556849
	L1D_cache_core[1]: Access = 4850658, Miss = 2941612, Miss_rate = 0.606, Pending_hits = 35357, Reservation_fails = 1467391
	L1D_cache_core[2]: Access = 4245730, Miss = 2446267, Miss_rate = 0.576, Pending_hits = 30460, Reservation_fails = 1442755
	L1D_cache_core[3]: Access = 4886587, Miss = 2953716, Miss_rate = 0.604, Pending_hits = 36857, Reservation_fails = 1541062
	L1D_cache_core[4]: Access = 5002562, Miss = 3052158, Miss_rate = 0.610, Pending_hits = 37337, Reservation_fails = 1481291
	L1D_cache_core[5]: Access = 4549281, Miss = 2614048, Miss_rate = 0.575, Pending_hits = 31861, Reservation_fails = 1422801
	L1D_cache_core[6]: Access = 5070072, Miss = 3055533, Miss_rate = 0.603, Pending_hits = 37287, Reservation_fails = 1538091
	L1D_cache_core[7]: Access = 5027721, Miss = 3047883, Miss_rate = 0.606, Pending_hits = 37068, Reservation_fails = 1581379
	L1D_cache_core[8]: Access = 4994575, Miss = 3044114, Miss_rate = 0.609, Pending_hits = 36962, Reservation_fails = 1457502
	L1D_cache_core[9]: Access = 4873910, Miss = 2934906, Miss_rate = 0.602, Pending_hits = 35439, Reservation_fails = 1512949
	L1D_cache_core[10]: Access = 5070170, Miss = 3054372, Miss_rate = 0.602, Pending_hits = 37970, Reservation_fails = 1544616
	L1D_cache_core[11]: Access = 4994625, Miss = 2976261, Miss_rate = 0.596, Pending_hits = 36948, Reservation_fails = 1536861
	L1D_cache_core[12]: Access = 4646382, Miss = 2791238, Miss_rate = 0.601, Pending_hits = 33999, Reservation_fails = 1384235
	L1D_cache_core[13]: Access = 4885193, Miss = 2966273, Miss_rate = 0.607, Pending_hits = 35943, Reservation_fails = 1504492
	L1D_cache_core[14]: Access = 4861856, Miss = 2913142, Miss_rate = 0.599, Pending_hits = 36427, Reservation_fails = 1460891
	L1D_cache_core[15]: Access = 4598536, Miss = 2733323, Miss_rate = 0.594, Pending_hits = 34311, Reservation_fails = 1393469
	L1D_cache_core[16]: Access = 4303347, Miss = 2483300, Miss_rate = 0.577, Pending_hits = 31517, Reservation_fails = 1360915
	L1D_cache_core[17]: Access = 4819792, Miss = 2923831, Miss_rate = 0.607, Pending_hits = 35384, Reservation_fails = 1411707
	L1D_cache_core[18]: Access = 4813850, Miss = 2912500, Miss_rate = 0.605, Pending_hits = 35577, Reservation_fails = 1499217
	L1D_cache_core[19]: Access = 4765145, Miss = 2898476, Miss_rate = 0.608, Pending_hits = 35262, Reservation_fails = 1502272
	L1D_cache_core[20]: Access = 5053879, Miss = 3060750, Miss_rate = 0.606, Pending_hits = 38189, Reservation_fails = 1497619
	L1D_cache_core[21]: Access = 4977397, Miss = 2993268, Miss_rate = 0.601, Pending_hits = 36972, Reservation_fails = 1444845
	L1D_cache_core[22]: Access = 4836095, Miss = 2925935, Miss_rate = 0.605, Pending_hits = 35256, Reservation_fails = 1506496
	L1D_cache_core[23]: Access = 4883048, Miss = 2946429, Miss_rate = 0.603, Pending_hits = 35990, Reservation_fails = 1477954
	L1D_cache_core[24]: Access = 4727911, Miss = 2822376, Miss_rate = 0.597, Pending_hits = 34440, Reservation_fails = 1384229
	L1D_cache_core[25]: Access = 4781132, Miss = 2881477, Miss_rate = 0.603, Pending_hits = 35834, Reservation_fails = 1470422
	L1D_cache_core[26]: Access = 4788086, Miss = 2826192, Miss_rate = 0.590, Pending_hits = 35052, Reservation_fails = 1482038
	L1D_cache_core[27]: Access = 4939320, Miss = 2999816, Miss_rate = 0.607, Pending_hits = 36600, Reservation_fails = 1399491
	L1D_cache_core[28]: Access = 4800488, Miss = 2864260, Miss_rate = 0.597, Pending_hits = 34665, Reservation_fails = 1556790
	L1D_cache_core[29]: Access = 4970014, Miss = 3052279, Miss_rate = 0.614, Pending_hits = 37263, Reservation_fails = 1619479
	L1D_total_cache_accesses = 144782486
	L1D_total_cache_misses = 87034267
	L1D_total_cache_miss_rate = 0.6011
	L1D_total_cache_pending_hits = 1067134
	L1D_total_cache_reservation_fails = 44440108
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.111
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56372944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1067134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 79093150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44003382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4522264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1067135
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 308141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1871457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 436726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1547396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 141055492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3726994

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1789737
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10561884
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31651761
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 421249
ctas_completed 37397, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
137678, 111929, 141986, 145684, 153916, 130035, 152719, 127173, 140339, 137685, 110897, 131102, 127617, 134025, 132037, 100690, 135895, 145533, 125391, 155872, 155637, 149394, 110822, 142422, 131855, 140609, 132641, 127922, 134242, 142919, 129154, 126146, 
gpgpu_n_tot_thrd_icount = 4171760128
gpgpu_n_tot_w_icount = 130367504
gpgpu_n_stall_shd_mem = 63279098
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103127779
gpgpu_n_mem_write_global = 3726994
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 170650581
gpgpu_n_store_insn = 11737989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 36275206
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 49763514
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13515584
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7140756	W0_Idle:213922204	W0_Scoreboard:-1629792360	W1:61779651	W2:18913259	W3:9464692	W4:5771732	W5:3950494	W6:2889607	W7:2268509	W8:1858461	W9:1578607	W10:1341817	W11:1183188	W12:1078928	W13:987684	W14:926540	W15:851520	W16:794541	W17:736310	W18:682409	W19:634368	W20:607994	W21:596254	W22:608060	W23:603632	W24:600921	W25:576452	W26:532957	W27:476678	W28:427559	W29:379881	W30:361603	W31:324808	W32:6578388
single_issue_nums: WS0:32771876	WS1:32383033	WS2:32619436	WS3:32593159	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 668923304 {8:83615413,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 149079760 {40:3726994,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 780494640 {40:19512366,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3344616520 {40:83615413,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29815952 {8:3726994,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 780494640 {40:19512366,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 2359 
max_icnt2sh_latency = 232 
averagemflatency = 487 
avg_icnt2mem_latency = 117 
avg_mrq_latency = 112 
avg_icnt2sh_latency = 3 
mrq_lat_table:19121725 	493111 	1018524 	2217900 	4511968 	6619679 	8513793 	9036843 	6983694 	2115243 	75687 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48789507 	35415265 	14351644 	5427333 	2278274 	591644 	1106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15982622 	1422045 	156386 	67277 	77352004 	2538232 	1262118 	1882625 	3088486 	2099162 	896293 	107519 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	87957400 	13486123 	4008257 	1066287 	275132 	58863 	2711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8742 	28987 	970 	1878 	442 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060000  1.059489  1.066898  1.069526  1.067430  1.066054  1.063614  1.064732  1.064361  1.062452  1.066139  1.064459  1.065515  1.065090  1.065434  1.062491 
dram[1]:  1.063528  1.065457  1.074775  1.071519  1.074316  1.071599  1.071615  1.068265  1.066954  1.069343  1.073862  1.066766  1.070450  1.068188  1.068794  1.065771 
dram[2]:  1.061907  1.058056  1.065093  1.066120  1.062835  1.066165  1.065543  1.063234  1.061745  1.062778  1.062515  1.066260  1.062659  1.064497  1.062562  1.064477 
dram[3]:  1.058830  1.060806  1.064075  1.067074  1.066509  1.070111  1.062098  1.064902  1.064663  1.063098  1.067437  1.068059  1.063354  1.064819  1.064690  1.063505 
dram[4]:  1.063863  1.059713  1.068429  1.067467  1.065940  1.068992  1.065116  1.063340  1.063272  1.060701  1.071756  1.070066  1.062696  1.064014  1.065337  1.061841 
dram[5]:  1.057760  1.061111  1.070285  1.067373  1.067070  1.068982  1.062223  1.063467  1.061455  1.063832  1.067095  1.069315  1.060072  1.060695  1.064110  1.063117 
dram[6]:  1.062957  1.061520  1.066792  1.069498  1.067380  1.064488  1.064926  1.067600  1.063282  1.062813  1.065284  1.067831  1.063947  1.066601  1.063631  1.065930 
dram[7]:  1.060627  1.059651  1.067720  1.068318  1.067867  1.066617  1.062939  1.061946  1.064129  1.062123  1.068303  1.067896  1.067713  1.065863  1.065485  1.064750 
dram[8]:  1.060661  1.060514  1.072705  1.070426  1.071037  1.073013  1.064044  1.065697  1.064798  1.065150  1.069928  1.072014  1.069645  1.068067  1.062606  1.064593 
dram[9]:  1.059421  1.058137  1.069770  1.066980  1.065525  1.064509  1.065596  1.065987  1.060557  1.061006  1.071076  1.067718  1.065968  1.065015  1.064119  1.062304 
dram[10]:  1.060806  1.059192  1.067944  1.067809  1.071342  1.071135  1.071680  1.066522  1.068004  1.063326  1.070558  1.071478  1.068572  1.064015  1.064404  1.064496 
dram[11]:  1.058951  1.058437  1.063955  1.060115  1.063701  1.066115  1.064288  1.060556  1.062496  1.061843  1.068290  1.065160  1.064347  1.062067  1.063935  1.060885 
average row locality = 60708178/56985083 = 1.065335
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    251598    247121    257329    264045    264021    262579    250292    253807    257796    256852    258945    256927    263119    260764    265919    262348 
dram[1]:    253964    254386    271188    268115    267941    265526    262160    258360    257533    263829    263060    256564    265942    264476    266009    264960 
dram[2]:    254655    248834    259995    260170    260836    264288    254810    257204    257574    255874    252449    263341    259621    264084    261552    265884 
dram[3]:    249240    250829    256700    264540    265843    268668    254285    254195    256006    260558    261096    264486    258384    260114    264638    261891 
dram[4]:    253279    251788    264442    267798    261433    266489    254777    255252    259238    256795    263791    262481    258432    259314    264272    258394 
dram[5]:    250751    251598    271610    263856    266960    268302    256244    254086    257541    259337    261766    266206    254527    256623    261667    260688 
dram[6]:    256008    255246    261844    266996    264250    264201    255596    261167    255992    255667    258412    260854    257467    263828    264782    268566 
dram[7]:    252308    250968    267663    266264    267892    264442    251915    250681    257119    255213    263179    264606    265595    261385    263672    263249 
dram[8]:    253890    250908    271080    263723    267393    269109    253695    256933    257946    255825    266751    267453    266652    265890    257639    262139 
dram[9]:    250263    246580    269898    265513    263368    260338    257356    257749    251590    252554    266993    261278    261042    259973    260991    258784 
dram[10]:    250928    251303    263217    265752    262686    267954    261405    259922    259634    259751    264711    267030    267661    260603    262544    265584 
dram[11]:    251791    250396    260809    253246    258330    264181    255920    249593    254091    254615    263239    261196    263132    257366    263436    259084 
total dram reads = 49929289
bank skew: 271610/246580 = 1.10
chip skew: 4204013/4120425 = 1.02
number of total write accesses:
dram[0]:     68787     69222     70636     69450     69366     68288     69461     70192     69984     69067     69527     69110     69289     68418     72302     72813 
dram[1]:     71506     71038     72483     72293     68368     68276     70360     68644     70191     69997     69628     69660     72338     70775     73124     74417 
dram[2]:     71824     71622     70893     69636     68181     70225     69382     69945     68878     70742     68919     68514     70845     70291     74193     74074 
dram[3]:     71836     70303     71384     71387     67919     69508     70501     68554     68393     70389     68037     68418     68534     68984     73538     74286 
dram[4]:     70945     71222     70380     72242     68410     69945     68061     67549     68715     68698     69329     70228     70711     70004     72269     72887 
dram[5]:     72284     70564     71335     71425     68686     69105     69456     68448     69466     68514     70782     70158     69477     69610     73009     72700 
dram[6]:     70753     69191     69630     70836     69251     69186     68566     70830     66685     67673     69578     69862     71596     70231     73900     74054 
dram[7]:     69143     70163     71543     70591     68342     68621     69640     69169     68460     70022     69363     68325     70193     71345     73717     73814 
dram[8]:     70698     70533     71020     71890     68845     69275     70887     70116     70274     70166     70261     70295     70828     70438     73366     72528 
dram[9]:     70203     70275     72814     71282     68619     68769     69087     69247     70272     68513     69888     69686     68847     69718     74050     73298 
dram[10]:     70143     70626     70265     68912     70370     70942     69606     69454     69864     69724     69566     69288     69199     68132     72321     73259 
dram[11]:     70585     70440     69075     69324     69521     69923     68880     69146     69459     69081     69525     68412     70479     68444     71700     74326 
total dram writes = 13486011
bank skew: 74417/66685 = 1.12
chip skew: 1133098/1115912 = 1.02
average mf latency per bank:
dram[0]:        722       728       737       759       732       741       725       741       736       730       736       735       724       736       720       716
dram[1]:        961      1019      1014       995      1018      1030      1034      1013       975       998      1044      1011       988       991       975       970
dram[2]:        739       707       737       729       730       717       734       723       722       696       725       728       709       702       708       700
dram[3]:        733       762       726       738       733       749       734       745       741       741       751       782       725       740       722       720
dram[4]:        805       751       817       798       814       763       835       784       834       754       852       791       784       752       779       732
dram[5]:        755       852       814       865       789       887       789       886       788       863       807       907       750       841       758       835
dram[6]:        838       790       830       793       840       793       851       792       851       781       869       811       821       785       784       748
dram[7]:        764       732       751       755       757       731       746       715       732       716       774       751       738       723       721       708
dram[8]:       2577       759       805       786       787       782       764       771       768       766       791       796       774       775       739       747
dram[9]:        805       783       818       796       812       807       816       834       785       787       833       829       821       797       792       768
dram[10]:       1163       767      1198       791      1186       795      2738       790      1225       767      1266       806      1187       762      1167       768
dram[11]:        715       715       720       714       707       726       722       705       708       727       723       730       709       711       712       699
maximum mf latency per bank:
dram[0]:       6940      6354      6830      5998      6435      6192      6337      6373      6792      5836      6201      5831      6080      5923      6109      6085
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      6848      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      5792      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5813      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      6090      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6282      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6576      6449      6940      6435      6103      6061      6604      6032      6766      6213      6742      6463      6587      6307      6295
dram[10]:      10667      7002     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91956796 n_act=4719654 n_pre=4719638 n_ref_event=0 n_req=5024678 n_rd=4133462 n_rd_L2_A=0 n_write=0 n_wr_bk=1115912 bw_util=0.1993
n_activity=61948826 dram_eff=0.3389
bk0: 251598a 66876881i bk1: 247121a 67386118i bk2: 257329a 66469731i bk3: 264045a 65690219i bk4: 264021a 65638872i bk5: 262579a 65812594i bk6: 250292a 67202974i bk7: 253807a 66809032i bk8: 257796a 66275492i bk9: 256852a 66347547i bk10: 258945a 66049679i bk11: 256927a 66393801i bk12: 263119a 65617070i bk13: 260764a 65935969i bk14: 265919a 64957277i bk15: 262348a 65292122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060705
Row_Buffer_Locality_read = 0.061750
Row_Buffer_Locality_write = 0.055861
Bank_Level_Parallism = 10.288331
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.273799
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.199317 
total_CMD = 105347432 
util_bw = 20997496 
Wasted_Col = 39321749 
Wasted_Row = 1056552 
Idle = 43971635 

BW Util Bottlenecks: 
RCDc_limit = 62260777 
RCDWRc_limit = 7488656 
WTRc_limit = 30016445 
RTWc_limit = 21328413 
CCDLc_limit = 4078852 
rwq = 0 
CCDLc_limit_alone = 2658529 
WTRc_limit_alone = 29283161 
RTWc_limit_alone = 20641374 

Commands details: 
total_CMD = 105347432 
n_nop = 91956796 
Read = 4133462 
Write = 0 
L2_Alloc = 0 
L2_WB = 1115912 
n_act = 4719654 
n_pre = 4719638 
n_ref = 0 
n_req = 5024678 
total_req = 5249374 

Dual Bus Interface Util: 
issued_total_row = 9439292 
issued_total_col = 5249374 
Row_Bus_Util =  0.089602 
CoL_Bus_Util = 0.049829 
Either_Row_CoL_Bus_Util = 0.127109 
Issued_on_Two_Bus_Simul_Util = 0.012321 
issued_two_Eff = 0.096936 
queue_avg = 13.362055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3621
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91792385 n_act=4778315 n_pre=4778299 n_ref_event=0 n_req=5110286 n_rd=4204013 n_rd_L2_A=0 n_write=0 n_wr_bk=1133098 bw_util=0.2026
n_activity=62025461 dram_eff=0.3442
bk0: 253964a 64933455i bk1: 254386a 64964187i bk2: 271188a 63167454i bk3: 268115a 63509432i bk4: 267941a 63844624i bk5: 265526a 64167897i bk6: 262160a 64489216i bk7: 258360a 64933506i bk8: 257533a 64920496i bk9: 263829a 64203425i bk10: 263060a 64275239i bk11: 256564a 64977722i bk12: 265942a 63649127i bk13: 264476a 63899800i bk14: 266009a 63423997i bk15: 264960a 63526093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.064961
Row_Buffer_Locality_read = 0.065874
Row_Buffer_Locality_write = 0.060728
Bank_Level_Parallism = 10.789351
Bank_Level_Parallism_Col = 2.622444
Bank_Level_Parallism_Ready = 1.278975
write_to_read_ratio_blp_rw_average = 0.227084
GrpLevelPara = 2.198577 

BW Util details:
bwutil = 0.202648 
total_CMD = 105347432 
util_bw = 21348444 
Wasted_Col = 39259709 
Wasted_Row = 886864 
Idle = 43852415 

BW Util Bottlenecks: 
RCDc_limit = 62639736 
RCDWRc_limit = 7521864 
WTRc_limit = 30453010 
RTWc_limit = 21966134 
CCDLc_limit = 4160628 
rwq = 0 
CCDLc_limit_alone = 2705742 
WTRc_limit_alone = 29708861 
RTWc_limit_alone = 21255397 

Commands details: 
total_CMD = 105347432 
n_nop = 91792385 
Read = 4204013 
Write = 0 
L2_Alloc = 0 
L2_WB = 1133098 
n_act = 4778315 
n_pre = 4778299 
n_ref = 0 
n_req = 5110286 
total_req = 5337111 

Dual Bus Interface Util: 
issued_total_row = 9556614 
issued_total_col = 5337111 
Row_Bus_Util =  0.090715 
CoL_Bus_Util = 0.050662 
Either_Row_CoL_Bus_Util = 0.128670 
Issued_on_Two_Bus_Simul_Util = 0.012707 
issued_two_Eff = 0.098759 
queue_avg = 15.895496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8955
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91903577 n_act=4741315 n_pre=4741299 n_ref_event=0 n_req=5042585 n_rd=4141171 n_rd_L2_A=0 n_write=0 n_wr_bk=1128164 bw_util=0.2001
n_activity=61967534 dram_eff=0.3401
bk0: 254655a 65972363i bk1: 248834a 66624155i bk2: 259995a 65770606i bk3: 260170a 65856089i bk4: 260836a 65717262i bk5: 264288a 65262496i bk6: 254810a 66530293i bk7: 257204a 66187544i bk8: 257574a 66149579i bk9: 255874a 66231286i bk10: 252449a 66666093i bk11: 263341a 65553907i bk12: 259621a 65624567i bk13: 264084a 65149511i bk14: 261552a 65053443i bk15: 265884a 64632002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059745
Row_Buffer_Locality_read = 0.060935
Row_Buffer_Locality_write = 0.054279
Bank_Level_Parallism = 10.376165
Bank_Level_Parallism_Col = 2.593048
Bank_Level_Parallism_Ready = 1.272910
write_to_read_ratio_blp_rw_average = 0.225820
GrpLevelPara = 2.176937 

BW Util details:
bwutil = 0.200075 
total_CMD = 105347432 
util_bw = 21077340 
Wasted_Col = 39341495 
Wasted_Row = 995660 
Idle = 43932937 

BW Util Bottlenecks: 
RCDc_limit = 62348637 
RCDWRc_limit = 7589274 
WTRc_limit = 30349730 
RTWc_limit = 21487013 
CCDLc_limit = 4097739 
rwq = 0 
CCDLc_limit_alone = 2666326 
WTRc_limit_alone = 29607509 
RTWc_limit_alone = 20797821 

Commands details: 
total_CMD = 105347432 
n_nop = 91903577 
Read = 4141171 
Write = 0 
L2_Alloc = 0 
L2_WB = 1128164 
n_act = 4741315 
n_pre = 4741299 
n_ref = 0 
n_req = 5042585 
total_req = 5269335 

Dual Bus Interface Util: 
issued_total_row = 9482614 
issued_total_col = 5269335 
Row_Bus_Util =  0.090013 
CoL_Bus_Util = 0.050019 
Either_Row_CoL_Bus_Util = 0.127614 
Issued_on_Two_Bus_Simul_Util = 0.012417 
issued_two_Eff = 0.097301 
queue_avg = 13.210805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2108
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91901328 n_act=4742570 n_pre=4742554 n_ref_event=0 n_req=5049192 n_rd=4151473 n_rd_L2_A=0 n_write=0 n_wr_bk=1121971 bw_util=0.2002
n_activity=61983914 dram_eff=0.3403
bk0: 249240a 66527701i bk1: 250829a 66636682i bk2: 256700a 66016169i bk3: 264540a 65075102i bk4: 265843a 65254099i bk5: 268668a 64808245i bk6: 254285a 66294597i bk7: 254195a 66668188i bk8: 256006a 66358721i bk9: 260558a 65551822i bk10: 261096a 65756188i bk11: 264486a 65347257i bk12: 258384a 65956877i bk13: 260114a 65788668i bk14: 264638a 64785104i bk15: 261891a 65026751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060727
Row_Buffer_Locality_read = 0.061864
Row_Buffer_Locality_write = 0.055467
Bank_Level_Parallism = 10.392584
Bank_Level_Parallism_Col = 2.593305
Bank_Level_Parallism_Ready = 1.273692
write_to_read_ratio_blp_rw_average = 0.225386
GrpLevelPara = 2.176765 

BW Util details:
bwutil = 0.200231 
total_CMD = 105347432 
util_bw = 21093776 
Wasted_Col = 39347058 
Wasted_Row = 986408 
Idle = 43920190 

BW Util Bottlenecks: 
RCDc_limit = 62433717 
RCDWRc_limit = 7539869 
WTRc_limit = 30176194 
RTWc_limit = 21502885 
CCDLc_limit = 4103577 
rwq = 0 
CCDLc_limit_alone = 2671886 
WTRc_limit_alone = 29439429 
RTWc_limit_alone = 20807959 

Commands details: 
total_CMD = 105347432 
n_nop = 91901328 
Read = 4151473 
Write = 0 
L2_Alloc = 0 
L2_WB = 1121971 
n_act = 4742570 
n_pre = 4742554 
n_ref = 0 
n_req = 5049192 
total_req = 5273444 

Dual Bus Interface Util: 
issued_total_row = 9485124 
issued_total_col = 5273444 
Row_Bus_Util =  0.090037 
CoL_Bus_Util = 0.050058 
Either_Row_CoL_Bus_Util = 0.127636 
Issued_on_Two_Bus_Simul_Util = 0.012458 
issued_two_Eff = 0.097609 
queue_avg = 13.482368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91890907 n_act=4745339 n_pre=4745323 n_ref_event=0 n_req=5054653 n_rd=4157975 n_rd_L2_A=0 n_write=0 n_wr_bk=1121595 bw_util=0.2005
n_activity=62012618 dram_eff=0.3405
bk0: 253279a 66346154i bk1: 251788a 66335197i bk2: 264442a 65348928i bk3: 267798a 64669877i bk4: 261433a 65670637i bk5: 266489a 64990088i bk6: 254777a 66551385i bk7: 255252a 66543677i bk8: 259238a 66011629i bk9: 256795a 66266741i bk10: 263791a 65537930i bk11: 262481a 65530055i bk12: 258432a 65791072i bk13: 259314a 65829683i bk14: 264272a 65026674i bk15: 258394a 65594058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061194
Row_Buffer_Locality_read = 0.062503
Row_Buffer_Locality_write = 0.055126
Bank_Level_Parallism = 10.383724
Bank_Level_Parallism_Col = 2.595624
Bank_Level_Parallism_Ready = 1.274676
write_to_read_ratio_blp_rw_average = 0.225166
GrpLevelPara = 2.177678 

BW Util details:
bwutil = 0.200463 
total_CMD = 105347432 
util_bw = 21118280 
Wasted_Col = 39366390 
Wasted_Row = 977276 
Idle = 43885486 

BW Util Bottlenecks: 
RCDc_limit = 62475218 
RCDWRc_limit = 7531071 
WTRc_limit = 30230687 
RTWc_limit = 21515616 
CCDLc_limit = 4112455 
rwq = 0 
CCDLc_limit_alone = 2678385 
WTRc_limit_alone = 29491679 
RTWc_limit_alone = 20820554 

Commands details: 
total_CMD = 105347432 
n_nop = 91890907 
Read = 4157975 
Write = 0 
L2_Alloc = 0 
L2_WB = 1121595 
n_act = 4745339 
n_pre = 4745323 
n_ref = 0 
n_req = 5054653 
total_req = 5279570 

Dual Bus Interface Util: 
issued_total_row = 9490662 
issued_total_col = 5279570 
Row_Bus_Util =  0.090089 
CoL_Bus_Util = 0.050116 
Either_Row_CoL_Bus_Util = 0.127735 
Issued_on_Two_Bus_Simul_Util = 0.012470 
issued_two_Eff = 0.097626 
queue_avg = 13.466857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4669
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91877032 n_act=4755146 n_pre=4755130 n_ref_event=0 n_req=5060880 n_rd=4161762 n_rd_L2_A=0 n_write=0 n_wr_bk=1125019 bw_util=0.2007
n_activity=61980723 dram_eff=0.3412
bk0: 250751a 66056184i bk1: 251598a 66109237i bk2: 271610a 64100715i bk3: 263856a 64862426i bk4: 266960a 64772255i bk5: 268302a 64558927i bk6: 256244a 65975247i bk7: 254086a 66384103i bk8: 257541a 65797993i bk9: 259337a 65735920i bk10: 261766a 65184823i bk11: 266206a 64794723i bk12: 254527a 65965799i bk13: 256623a 65750360i bk14: 261667a 64834531i bk15: 260688a 64989734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060411
Row_Buffer_Locality_read = 0.061691
Row_Buffer_Locality_write = 0.054487
Bank_Level_Parallism = 10.489309
Bank_Level_Parallism_Col = 2.597423
Bank_Level_Parallism_Ready = 1.273377
write_to_read_ratio_blp_rw_average = 0.225504
GrpLevelPara = 2.181134 

BW Util details:
bwutil = 0.200737 
total_CMD = 105347432 
util_bw = 21147124 
Wasted_Col = 39339989 
Wasted_Row = 946576 
Idle = 43913743 

BW Util Bottlenecks: 
RCDc_limit = 62535185 
RCDWRc_limit = 7549876 
WTRc_limit = 30316410 
RTWc_limit = 21553579 
CCDLc_limit = 4103917 
rwq = 0 
CCDLc_limit_alone = 2676623 
WTRc_limit_alone = 29579177 
RTWc_limit_alone = 20863518 

Commands details: 
total_CMD = 105347432 
n_nop = 91877032 
Read = 4161762 
Write = 0 
L2_Alloc = 0 
L2_WB = 1125019 
n_act = 4755146 
n_pre = 4755130 
n_ref = 0 
n_req = 5060880 
total_req = 5286781 

Dual Bus Interface Util: 
issued_total_row = 9510276 
issued_total_col = 5286781 
Row_Bus_Util =  0.090275 
CoL_Bus_Util = 0.050184 
Either_Row_CoL_Bus_Util = 0.127866 
Issued_on_Two_Bus_Simul_Util = 0.012593 
issued_two_Eff = 0.098487 
queue_avg = 13.735562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7356
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91868672 n_act=4756932 n_pre=4756916 n_ref_event=0 n_req=5067537 n_rd=4170876 n_rd_L2_A=0 n_write=0 n_wr_bk=1121822 bw_util=0.201
n_activity=62026875 dram_eff=0.3413
bk0: 256008a 65561830i bk1: 255246a 65877990i bk2: 261844a 65375922i bk3: 266996a 64678744i bk4: 264250a 64981976i bk5: 264201a 64869945i bk6: 255596a 65990928i bk7: 261167a 65277167i bk8: 255992a 66265433i bk9: 255667a 66191600i bk10: 258412a 65583607i bk11: 260854a 65281254i bk12: 257467a 65415466i bk13: 263828a 64913188i bk14: 264782a 64372797i bk15: 268566a 63930596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061293
Row_Buffer_Locality_read = 0.062467
Row_Buffer_Locality_write = 0.055830
Bank_Level_Parallism = 10.504256
Bank_Level_Parallism_Col = 2.599834
Bank_Level_Parallism_Ready = 1.274266
write_to_read_ratio_blp_rw_average = 0.225082
GrpLevelPara = 2.182614 

BW Util details:
bwutil = 0.200962 
total_CMD = 105347432 
util_bw = 21170792 
Wasted_Col = 39347679 
Wasted_Row = 953543 
Idle = 43875418 

BW Util Bottlenecks: 
RCDc_limit = 62598303 
RCDWRc_limit = 7515446 
WTRc_limit = 30266765 
RTWc_limit = 21558840 
CCDLc_limit = 4117425 
rwq = 0 
CCDLc_limit_alone = 2688068 
WTRc_limit_alone = 29529946 
RTWc_limit_alone = 20866302 

Commands details: 
total_CMD = 105347432 
n_nop = 91868672 
Read = 4170876 
Write = 0 
L2_Alloc = 0 
L2_WB = 1121822 
n_act = 4756932 
n_pre = 4756916 
n_ref = 0 
n_req = 5067537 
total_req = 5292698 

Dual Bus Interface Util: 
issued_total_row = 9513848 
issued_total_col = 5292698 
Row_Bus_Util =  0.090309 
CoL_Bus_Util = 0.050240 
Either_Row_CoL_Bus_Util = 0.127946 
Issued_on_Two_Bus_Simul_Util = 0.012604 
issued_two_Eff = 0.098510 
queue_avg = 13.900929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9009
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91873620 n_act=4753857 n_pre=4753841 n_ref_event=0 n_req=5063637 n_rd=4166151 n_rd_L2_A=0 n_write=0 n_wr_bk=1122451 bw_util=0.2008
n_activity=62027726 dram_eff=0.341
bk0: 252308a 66221880i bk1: 250968a 66254382i bk2: 267663a 64371714i bk3: 266264a 64658534i bk4: 267892a 64665564i bk5: 264442a 65068745i bk6: 251915a 66406030i bk7: 250681a 66615050i bk8: 257119a 66081278i bk9: 255213a 65927688i bk10: 263179a 65080614i bk11: 264606a 64890438i bk12: 265595a 64698233i bk13: 261385a 65027463i bk14: 263672a 64507270i bk15: 263249a 64642526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061177
Row_Buffer_Locality_read = 0.062445
Row_Buffer_Locality_write = 0.055291
Bank_Level_Parallism = 10.495691
Bank_Level_Parallism_Col = 2.598255
Bank_Level_Parallism_Ready = 1.273459
write_to_read_ratio_blp_rw_average = 0.225533
GrpLevelPara = 2.181769 

BW Util details:
bwutil = 0.200806 
total_CMD = 105347432 
util_bw = 21154408 
Wasted_Col = 39349640 
Wasted_Row = 965160 
Idle = 43878224 

BW Util Bottlenecks: 
RCDc_limit = 62543254 
RCDWRc_limit = 7534696 
WTRc_limit = 30239307 
RTWc_limit = 21597840 
CCDLc_limit = 4111917 
rwq = 0 
CCDLc_limit_alone = 2679705 
WTRc_limit_alone = 29503111 
RTWc_limit_alone = 20901824 

Commands details: 
total_CMD = 105347432 
n_nop = 91873620 
Read = 4166151 
Write = 0 
L2_Alloc = 0 
L2_WB = 1122451 
n_act = 4753857 
n_pre = 4753841 
n_ref = 0 
n_req = 5063637 
total_req = 5288602 

Dual Bus Interface Util: 
issued_total_row = 9507698 
issued_total_col = 5288602 
Row_Bus_Util =  0.090251 
CoL_Bus_Util = 0.050202 
Either_Row_CoL_Bus_Util = 0.127899 
Issued_on_Two_Bus_Simul_Util = 0.012554 
issued_two_Eff = 0.098152 
queue_avg = 13.891351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8914
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91822906 n_act=4770836 n_pre=4770820 n_ref_event=0 n_req=5091599 n_rd=4187026 n_rd_L2_A=0 n_write=0 n_wr_bk=1131420 bw_util=0.2019
n_activity=61995993 dram_eff=0.3431
bk0: 253890a 65224758i bk1: 250908a 65573471i bk2: 271080a 63647600i bk3: 263723a 64250190i bk4: 267393a 64199427i bk5: 269109a 63948619i bk6: 253695a 65542767i bk7: 256933a 65382759i bk8: 257946a 65082493i bk9: 255825a 65345986i bk10: 266751a 63920952i bk11: 267453a 63845364i bk12: 266652a 63950514i bk13: 265890a 64002353i bk14: 257639a 64710938i bk15: 262139a 64252225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062998
Row_Buffer_Locality_read = 0.064232
Row_Buffer_Locality_write = 0.057291
Bank_Level_Parallism = 10.700675
Bank_Level_Parallism_Col = 2.614585
Bank_Level_Parallism_Ready = 1.277159
write_to_read_ratio_blp_rw_average = 0.226459
GrpLevelPara = 2.193983 

BW Util details:
bwutil = 0.201939 
total_CMD = 105347432 
util_bw = 21273784 
Wasted_Col = 39253647 
Wasted_Row = 915070 
Idle = 43904931 

BW Util Bottlenecks: 
RCDc_limit = 62561884 
RCDWRc_limit = 7549637 
WTRc_limit = 30469744 
RTWc_limit = 21795120 
CCDLc_limit = 4136105 
rwq = 0 
CCDLc_limit_alone = 2693629 
WTRc_limit_alone = 29728352 
RTWc_limit_alone = 21094036 

Commands details: 
total_CMD = 105347432 
n_nop = 91822906 
Read = 4187026 
Write = 0 
L2_Alloc = 0 
L2_WB = 1131420 
n_act = 4770836 
n_pre = 4770820 
n_ref = 0 
n_req = 5091599 
total_req = 5318446 

Dual Bus Interface Util: 
issued_total_row = 9541656 
issued_total_col = 5318446 
Row_Bus_Util =  0.090573 
CoL_Bus_Util = 0.050485 
Either_Row_CoL_Bus_Util = 0.128380 
Issued_on_Two_Bus_Simul_Util = 0.012678 
issued_two_Eff = 0.098752 
queue_avg = 14.828494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8285
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91915270 n_act=4737416 n_pre=4737400 n_ref_event=0 n_req=5043713 n_rd=4144270 n_rd_L2_A=0 n_write=0 n_wr_bk=1124568 bw_util=0.2001
n_activity=61957895 dram_eff=0.3402
bk0: 250263a 66520645i bk1: 246580a 66977813i bk2: 269898a 64282371i bk3: 265513a 64844540i bk4: 263368a 65392539i bk5: 260338a 65728889i bk6: 257356a 66164076i bk7: 257749a 66100790i bk8: 251590a 66521900i bk9: 252554a 66627603i bk10: 266993a 64854323i bk11: 261278a 65461695i bk12: 261042a 65633585i bk13: 259973a 65627521i bk14: 260991a 64978054i bk15: 258784a 65329174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060728
Row_Buffer_Locality_read = 0.062016
Row_Buffer_Locality_write = 0.054794
Bank_Level_Parallism = 10.411688
Bank_Level_Parallism_Col = 2.593295
Bank_Level_Parallism_Ready = 1.273419
write_to_read_ratio_blp_rw_average = 0.225973
GrpLevelPara = 2.177962 

BW Util details:
bwutil = 0.200056 
total_CMD = 105347432 
util_bw = 21075352 
Wasted_Col = 39313166 
Wasted_Row = 1004830 
Idle = 43954084 

BW Util Bottlenecks: 
RCDc_limit = 62310527 
RCDWRc_limit = 7566329 
WTRc_limit = 30225208 
RTWc_limit = 21503746 
CCDLc_limit = 4094756 
rwq = 0 
CCDLc_limit_alone = 2665951 
WTRc_limit_alone = 29486488 
RTWc_limit_alone = 20813661 

Commands details: 
total_CMD = 105347432 
n_nop = 91915270 
Read = 4144270 
Write = 0 
L2_Alloc = 0 
L2_WB = 1124568 
n_act = 4737416 
n_pre = 4737400 
n_ref = 0 
n_req = 5043713 
total_req = 5268838 

Dual Bus Interface Util: 
issued_total_row = 9474816 
issued_total_col = 5268838 
Row_Bus_Util =  0.089939 
CoL_Bus_Util = 0.050014 
Either_Row_CoL_Bus_Util = 0.127503 
Issued_on_Two_Bus_Simul_Util = 0.012449 
issued_two_Eff = 0.097638 
queue_avg = 13.725610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7256
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91828099 n_act=4767351 n_pre=4767335 n_ref_event=0 n_req=5086670 n_rd=4190685 n_rd_L2_A=0 n_write=0 n_wr_bk=1121671 bw_util=0.2017
n_activity=62147197 dram_eff=0.3419
bk0: 250928a 66246402i bk1: 251303a 66253367i bk2: 263217a 65040803i bk3: 265752a 65005266i bk4: 262686a 65087439i bk5: 267954a 64472024i bk6: 261405a 65285899i bk7: 259922a 65484226i bk8: 259634a 65547286i bk9: 259751a 65469504i bk10: 264711a 64987250i bk11: 267030a 64758646i bk12: 267661a 64521292i bk13: 260603a 65467169i bk14: 262544a 64849614i bk15: 265584a 64454198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062776
Row_Buffer_Locality_read = 0.063784
Row_Buffer_Locality_write = 0.058060
Bank_Level_Parallism = 10.507965
Bank_Level_Parallism_Col = 2.603749
Bank_Level_Parallism_Ready = 1.275729
write_to_read_ratio_blp_rw_average = 0.224647
GrpLevelPara = 2.184104 

BW Util details:
bwutil = 0.201708 
total_CMD = 105347432 
util_bw = 21249424 
Wasted_Col = 39425749 
Wasted_Row = 932202 
Idle = 43740057 

BW Util Bottlenecks: 
RCDc_limit = 62789284 
RCDWRc_limit = 7469776 
WTRc_limit = 30252448 
RTWc_limit = 21658522 
CCDLc_limit = 4139513 
rwq = 0 
CCDLc_limit_alone = 2696307 
WTRc_limit_alone = 29511085 
RTWc_limit_alone = 20956679 

Commands details: 
total_CMD = 105347432 
n_nop = 91828099 
Read = 4190685 
Write = 0 
L2_Alloc = 0 
L2_WB = 1121671 
n_act = 4767351 
n_pre = 4767335 
n_ref = 0 
n_req = 5086670 
total_req = 5312356 

Dual Bus Interface Util: 
issued_total_row = 9534686 
issued_total_col = 5312356 
Row_Bus_Util =  0.090507 
CoL_Bus_Util = 0.050427 
Either_Row_CoL_Bus_Util = 0.128331 
Issued_on_Two_Bus_Simul_Util = 0.012603 
issued_two_Eff = 0.098208 
queue_avg = 14.411896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4119
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105347432 n_nop=91965065 n_act=4716352 n_pre=4716336 n_ref_event=0 n_req=5012748 n_rd=4120425 n_rd_L2_A=0 n_write=0 n_wr_bk=1118320 bw_util=0.1989
n_activity=61949088 dram_eff=0.3383
bk0: 251791a 67025143i bk1: 250396a 67171893i bk2: 260809a 66480094i bk3: 253246a 67122646i bk4: 258330a 66566820i bk5: 264181a 65871252i bk6: 255920a 66931232i bk7: 249593a 67621563i bk8: 254091a 67029554i bk9: 254615a 67011605i bk10: 263239a 66012056i bk11: 261196a 66194543i bk12: 263132a 65824239i bk13: 257366a 66696340i bk14: 263436a 65776263i bk15: 259084a 65808172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059128
Row_Buffer_Locality_read = 0.060125
Row_Buffer_Locality_write = 0.054526
Bank_Level_Parallism = 10.182371
Bank_Level_Parallism_Col = 2.579234
Bank_Level_Parallism_Ready = 1.272126
write_to_read_ratio_blp_rw_average = 0.224225
GrpLevelPara = 2.166248 

BW Util details:
bwutil = 0.198913 
total_CMD = 105347432 
util_bw = 20954980 
Wasted_Col = 39371032 
Wasted_Row = 1056925 
Idle = 43964495 

BW Util Bottlenecks: 
RCDc_limit = 62255736 
RCDWRc_limit = 7520282 
WTRc_limit = 30043764 
RTWc_limit = 21232230 
CCDLc_limit = 4064200 
rwq = 0 
CCDLc_limit_alone = 2649819 
WTRc_limit_alone = 29308854 
RTWc_limit_alone = 20552759 

Commands details: 
total_CMD = 105347432 
n_nop = 91965065 
Read = 4120425 
Write = 0 
L2_Alloc = 0 
L2_WB = 1118320 
n_act = 4716352 
n_pre = 4716336 
n_ref = 0 
n_req = 5012748 
total_req = 5238745 

Dual Bus Interface Util: 
issued_total_row = 9432688 
issued_total_col = 5238745 
Row_Bus_Util =  0.089539 
CoL_Bus_Util = 0.049728 
Either_Row_CoL_Bus_Util = 0.127031 
Issued_on_Two_Bus_Simul_Util = 0.012236 
issued_two_Eff = 0.096326 
queue_avg = 12.739141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.7391

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4313534, Miss = 2130155, Miss_rate = 0.494, Pending_hits = 5848, Reservation_fails = 4855
L2_cache_bank[1]: Access = 4287397, Miss = 2125579, Miss_rate = 0.496, Pending_hits = 5806, Reservation_fails = 3492
L2_cache_bank[2]: Access = 4345762, Miss = 2168933, Miss_rate = 0.499, Pending_hits = 7719, Reservation_fails = 2482
L2_cache_bank[3]: Access = 4308358, Miss = 2157352, Miss_rate = 0.501, Pending_hits = 6920, Reservation_fails = 1700
L2_cache_bank[4]: Access = 4296436, Miss = 2122628, Miss_rate = 0.494, Pending_hits = 5638, Reservation_fails = 1943
L2_cache_bank[5]: Access = 4288956, Miss = 2140815, Miss_rate = 0.499, Pending_hits = 5607, Reservation_fails = 3858
L2_cache_bank[6]: Access = 4270506, Miss = 2127329, Miss_rate = 0.498, Pending_hits = 5625, Reservation_fails = 610
L2_cache_bank[7]: Access = 4337646, Miss = 2146417, Miss_rate = 0.495, Pending_hits = 5838, Reservation_fails = 2416
L2_cache_bank[8]: Access = 4312566, Miss = 2140800, Miss_rate = 0.496, Pending_hits = 6389, Reservation_fails = 3360
L2_cache_bank[9]: Access = 4360145, Miss = 2139445, Miss_rate = 0.491, Pending_hits = 6212, Reservation_fails = 4612
L2_cache_bank[10]: Access = 4304903, Miss = 2142195, Miss_rate = 0.498, Pending_hits = 6083, Reservation_fails = 2777
L2_cache_bank[11]: Access = 4292867, Miss = 2141825, Miss_rate = 0.499, Pending_hits = 6079, Reservation_fails = 3271
L2_cache_bank[12]: Access = 4301419, Miss = 2135477, Miss_rate = 0.496, Pending_hits = 6283, Reservation_fails = 4447
L2_cache_bank[13]: Access = 4339000, Miss = 2157645, Miss_rate = 0.497, Pending_hits = 6181, Reservation_fails = 2989
L2_cache_bank[14]: Access = 4328617, Miss = 2150481, Miss_rate = 0.497, Pending_hits = 6159, Reservation_fails = 4453
L2_cache_bank[15]: Access = 4334250, Miss = 2137944, Miss_rate = 0.493, Pending_hits = 6201, Reservation_fails = 3237
L2_cache_bank[16]: Access = 5521673, Miss = 2156182, Miss_rate = 0.390, Pending_hits = 6468, Reservation_fails = 5156
L2_cache_bank[17]: Access = 4332274, Miss = 2153116, Miss_rate = 0.497, Pending_hits = 6689, Reservation_fails = 3178
L2_cache_bank[18]: Access = 4333062, Miss = 2142643, Miss_rate = 0.494, Pending_hits = 6237, Reservation_fails = 4549
L2_cache_bank[19]: Access = 4239523, Miss = 2123909, Miss_rate = 0.501, Pending_hits = 5932, Reservation_fails = 4172
L2_cache_bank[20]: Access = 6564573, Miss = 2153930, Miss_rate = 0.328, Pending_hits = 6776, Reservation_fails = 3171
L2_cache_bank[21]: Access = 4332416, Miss = 2159039, Miss_rate = 0.498, Pending_hits = 6657, Reservation_fails = 4179
L2_cache_bank[22]: Access = 4258172, Miss = 2131888, Miss_rate = 0.501, Pending_hits = 5645, Reservation_fails = 2865
L2_cache_bank[23]: Access = 4250718, Miss = 2110817, Miss_rate = 0.497, Pending_hits = 5340, Reservation_fails = 3284
L2_total_cache_accesses = 106854773
L2_total_cache_misses = 51396544
L2_total_cache_miss_rate = 0.4810
L2_total_cache_pending_hits = 148332
L2_total_cache_reservation_fails = 81056
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53050158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 148332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37712239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12217050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 148332
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2259739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 366819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1100436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 103127779
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3726994
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6697
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 74000
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=106854773
icnt_total_pkts_simt_to_mem=106854773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 106854773
Req_Network_cycles = 41079640
Req_Network_injected_packets_per_cycle =       2.6012 
Req_Network_conflicts_per_cycle =       1.5095
Req_Network_conflicts_per_cycle_util =       2.5786
Req_Bank_Level_Parallism =       4.4434
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.2711
Req_Network_out_buffer_full_per_cycle =       0.0420
Req_Network_out_buffer_avg_util =       3.4079

Reply_Network_injected_packets_num = 106854773
Reply_Network_cycles = 41079640
Reply_Network_injected_packets_per_cycle =        2.6012
Reply_Network_conflicts_per_cycle =        1.2655
Reply_Network_conflicts_per_cycle_util =       2.1641
Reply_Bank_Level_Parallism =       4.4479
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1244
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0867
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 21 hrs, 8 min, 33 sec (162513 sec)
gpgpu_simulation_rate = 4184 (inst/sec)
gpgpu_simulation_rate = 252 (cycle/sec)
gpgpu_silicon_slowdown = 5416666x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (8464,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 14: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 9221995
gpu_sim_insn = 351601110
gpu_ipc =      38.1264
gpu_tot_sim_cycle = 50301635
gpu_tot_sim_insn = 1031687324
gpu_tot_ipc =      20.5100
gpu_tot_issued_cta = 45861
gpu_occupancy = 60.5126% 
gpu_tot_occupancy = 60.2052% 
max_total_param_size = 0
gpu_stall_dramfull = 14840581
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5867
partiton_level_parallism_total  =       2.9652
partiton_level_parallism_util =       4.7283
partiton_level_parallism_util_total  =       4.6430
L2_BW  =     200.3453 GB/Sec
L2_BW_total  =     129.5187 GB/Sec
gpu_total_sim_rate=4578

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7275871, Miss = 4210437, Miss_rate = 0.579, Pending_hits = 94865, Reservation_fails = 2035605
	L1D_cache_core[1]: Access = 7359178, Miss = 4238530, Miss_rate = 0.576, Pending_hits = 95012, Reservation_fails = 1928794
	L1D_cache_core[2]: Access = 6780273, Miss = 3753388, Miss_rate = 0.554, Pending_hits = 91226, Reservation_fails = 1903190
	L1D_cache_core[3]: Access = 7434812, Miss = 4253408, Miss_rate = 0.572, Pending_hits = 97771, Reservation_fails = 2002435
	L1D_cache_core[4]: Access = 7593617, Miss = 4403540, Miss_rate = 0.580, Pending_hits = 99417, Reservation_fails = 1995384
	L1D_cache_core[5]: Access = 7109083, Miss = 3921206, Miss_rate = 0.552, Pending_hits = 93142, Reservation_fails = 1901527
	L1D_cache_core[6]: Access = 7546398, Miss = 4315496, Miss_rate = 0.572, Pending_hits = 97722, Reservation_fails = 2015510
	L1D_cache_core[7]: Access = 7641934, Miss = 4439983, Miss_rate = 0.581, Pending_hits = 100391, Reservation_fails = 2129470
	L1D_cache_core[8]: Access = 7539466, Miss = 4332904, Miss_rate = 0.575, Pending_hits = 97255, Reservation_fails = 1929824
	L1D_cache_core[9]: Access = 7449205, Miss = 4250782, Miss_rate = 0.571, Pending_hits = 96601, Reservation_fails = 2000217
	L1D_cache_core[10]: Access = 7573696, Miss = 4317573, Miss_rate = 0.570, Pending_hits = 98653, Reservation_fails = 2005444
	L1D_cache_core[11]: Access = 7513166, Miss = 4274079, Miss_rate = 0.569, Pending_hits = 97427, Reservation_fails = 2020130
	L1D_cache_core[12]: Access = 7168875, Miss = 4091248, Miss_rate = 0.571, Pending_hits = 95963, Reservation_fails = 1869035
	L1D_cache_core[13]: Access = 7424764, Miss = 4264205, Miss_rate = 0.574, Pending_hits = 97426, Reservation_fails = 2005096
	L1D_cache_core[14]: Access = 7378857, Miss = 4179816, Miss_rate = 0.566, Pending_hits = 96230, Reservation_fails = 1926803
	L1D_cache_core[15]: Access = 7162228, Miss = 4070546, Miss_rate = 0.568, Pending_hits = 95527, Reservation_fails = 1891098
	L1D_cache_core[16]: Access = 6892277, Miss = 3847365, Miss_rate = 0.558, Pending_hits = 94300, Reservation_fails = 1874926
	L1D_cache_core[17]: Access = 7335859, Miss = 4215990, Miss_rate = 0.575, Pending_hits = 96224, Reservation_fails = 1905919
	L1D_cache_core[18]: Access = 7278276, Miss = 4154662, Miss_rate = 0.571, Pending_hits = 94666, Reservation_fails = 1965879
	L1D_cache_core[19]: Access = 7351408, Miss = 4217729, Miss_rate = 0.574, Pending_hits = 97131, Reservation_fails = 1993056
	L1D_cache_core[20]: Access = 7590474, Miss = 4383861, Miss_rate = 0.578, Pending_hits = 99089, Reservation_fails = 1993498
	L1D_cache_core[21]: Access = 7501125, Miss = 4293709, Miss_rate = 0.572, Pending_hits = 98030, Reservation_fails = 1926690
	L1D_cache_core[22]: Access = 7360082, Miss = 4221588, Miss_rate = 0.574, Pending_hits = 96332, Reservation_fails = 1987325
	L1D_cache_core[23]: Access = 7370096, Miss = 4217957, Miss_rate = 0.572, Pending_hits = 95313, Reservation_fails = 1953195
	L1D_cache_core[24]: Access = 7234373, Miss = 4102084, Miss_rate = 0.567, Pending_hits = 93789, Reservation_fails = 1865175
	L1D_cache_core[25]: Access = 7271569, Miss = 4159123, Miss_rate = 0.572, Pending_hits = 94824, Reservation_fails = 1948837
	L1D_cache_core[26]: Access = 7268194, Miss = 4082321, Miss_rate = 0.562, Pending_hits = 94996, Reservation_fails = 1945995
	L1D_cache_core[27]: Access = 7443995, Miss = 4279686, Miss_rate = 0.575, Pending_hits = 98011, Reservation_fails = 1871850
	L1D_cache_core[28]: Access = 7395107, Miss = 4199523, Miss_rate = 0.568, Pending_hits = 95752, Reservation_fails = 2047285
	L1D_cache_core[29]: Access = 7435418, Miss = 4315334, Miss_rate = 0.580, Pending_hits = 96776, Reservation_fails = 2079382
	L1D_total_cache_accesses = 220679676
	L1D_total_cache_misses = 126008073
	L1D_total_cache_miss_rate = 0.5710
	L1D_total_cache_pending_hits = 2889861
	L1D_total_cache_reservation_fails = 58918574
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91402433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2889861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114322880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58481845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7657684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2889871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 379309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2300031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 436729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1727478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 216272858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4406818

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1792586
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16223180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 40466079
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 421252
ctas_completed 45861, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
202918, 198097, 223627, 222705, 220978, 212464, 221683, 201723, 217011, 216892, 190261, 207991, 206124, 212616, 203500, 170544, 207750, 224709, 193800, 232540, 233783, 227064, 186973, 218884, 214371, 221663, 200596, 204623, 193216, 220106, 209666, 197915, 
gpgpu_n_tot_thrd_icount = 6506106976
gpgpu_n_tot_w_icount = 203315843
gpgpu_n_stall_shd_mem = 90226104
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 144746102
gpgpu_n_mem_write_global = 4406818
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 253288448
gpgpu_n_store_insn = 12549117
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57943046
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 74349010
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15877094
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12184759	W0_Idle:231022739	W0_Scoreboard:-635103053	W1:99642180	W2:28612400	W3:13781339	W4:8467842	W5:5905467	W6:4446776	W7:3549901	W8:2927672	W9:2488953	W10:2149843	W11:1916226	W12:1762041	W13:1634972	W14:1532866	W15:1410195	W16:1294003	W17:1192039	W18:1099038	W19:1016305	W20:976161	W21:970097	W22:987255	W23:972940	W24:942989	W25:864606	W26:769794	W27:673052	W28:608689	W29:544099	W30:502512	W31:419267	W32:9254324
single_issue_nums: WS0:51089581	WS1:50675186	WS2:50839080	WS3:50711996	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 975844432 {8:121980554,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 176272720 {40:4406818,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 910621920 {40:22765548,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 584254864 {40:121980554,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35254544 {8:4406818,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 910621920 {40:22765548,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 3029 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 98 
avg_mrq_latency = 107 
avg_icnt2sh_latency = 3 
mrq_lat_table:27396017 	697081 	1445992 	3141802 	6306303 	9006296 	11349539 	11841154 	8899960 	2690165 	104510 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68721190 	51425702 	19791761 	6076304 	2487162 	649695 	1106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19023146 	1617074 	161511 	67737 	114282670 	3872491 	1585151 	2011968 	3236065 	2220660 	966810 	107633 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	122203141 	19391431 	5718405 	1444535 	330935 	61757 	2716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8878 	37695 	1195 	2003 	465 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.057616  1.057237  1.063725  1.065871  1.064935  1.063467  1.059528  1.060387  1.060352  1.058654  1.061352  1.059640  1.061842  1.061774  1.061570  1.059431 
dram[1]:  1.059844  1.061269  1.069763  1.068250  1.070054  1.067301  1.066438  1.063929  1.061866  1.064174  1.066728  1.061600  1.065243  1.063335  1.064003  1.061939 
dram[2]:  1.058882  1.056257  1.063241  1.063873  1.061404  1.063262  1.061611  1.060654  1.058650  1.059143  1.058241  1.061773  1.059483  1.060982  1.059281  1.061418 
dram[3]:  1.056058  1.057318  1.062247  1.064581  1.063638  1.066810  1.059648  1.061377  1.060544  1.059664  1.062131  1.062773  1.060308  1.061187  1.060842  1.060663 
dram[4]:  1.060121  1.057401  1.065284  1.064532  1.062824  1.065213  1.061213  1.060540  1.059656  1.057982  1.065242  1.064032  1.059915  1.060642  1.061390  1.059221 
dram[5]:  1.055864  1.059699  1.067631  1.065143  1.063965  1.066117  1.060042  1.060627  1.058860  1.060404  1.061882  1.063781  1.057564  1.058227  1.060912  1.060283 
dram[6]:  1.059338  1.058491  1.064117  1.065637  1.064254  1.061338  1.060533  1.063013  1.059228  1.059046  1.059728  1.062051  1.060065  1.062055  1.060156  1.061691 
dram[7]:  1.057564  1.057258  1.064997  1.065834  1.064611  1.064067  1.059714  1.058786  1.059692  1.058303  1.062728  1.062415  1.063366  1.062033  1.061171  1.060709 
dram[8]:  1.058151  1.057976  1.069621  1.067795  1.067317  1.068180  1.060465  1.061771  1.060636  1.060564  1.063916  1.065364  1.064938  1.063742  1.059615  1.061575 
dram[9]:  1.057172  1.056116  1.067113  1.065580  1.062445  1.062313  1.062415  1.062393  1.057702  1.058029  1.065151  1.062675  1.062286  1.061574  1.060901  1.059279 
dram[10]:  1.057603  1.056564  1.064544  1.065796  1.066407  1.066536  1.066124  1.062323  1.063034  1.059283  1.063977  1.065113  1.064023  1.060492  1.060652  1.060639 
dram[11]:  1.056155  1.055604  1.062328  1.058799  1.060628  1.062726  1.060278  1.058054  1.058835  1.058083  1.062633  1.060429  1.060835  1.058453  1.060345  1.057698 
average row locality = 82878995/78062142 = 1.061705
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    358612    354966    370164    376313    377775    376621    355356    358257    364519    363028    360899    359201    368457    367069    376029    370051 
dram[1]:    361211    361461    385140    382797    380950    378191    370437    365797    362419    370522    365037    357309    371065    367347    375738    374988 
dram[2]:    361967    356479    373468    374556    374986    374658    361286    367201    364471    360378    353484    366870    364106    369721    368886    376032 
dram[3]:    356626    357094    370132    379275    378027    381235    363834    362693    360441    367388    363236    366840    363023    364800    372520    371202 
dram[4]:    358362    357311    378649    381967    372016    377242    361715    364788    366972    364254    366174    364652    363227    363533    371462    369176 
dram[5]:    357704    360398    386320    375537    379473    381120    366640    363477    366048    366856    363842    368128    360004    360439    372190    369937 
dram[6]:    362933    360867    376516    381059    377125    375615    362539    369486    361838    360510    359290    362634    358905    367042    373453    375248 
dram[7]:    358458    358392    382690    382025    380297    377906    359722    358752    361022    360340    366773    366820    368620    365788    369730    371493 
dram[8]:    360979    357312    387803    379614    379775    380248    361711    365344    363305    359735    368334    367079    370830    371718    367117    373259 
dram[9]:    355879    353907    387025    380560    373101    372891    367124    367109    359520    360711    369446    363168    365742    363582    370000    366055 
dram[10]:    359565    357276    375121    381717    372163    379529    368971    368539    365397    364566    366760    368645    371948    365429    371280    373881 
dram[11]:    358698    355781    376095    366742    366788    376046    365402    357365    359650    359845    363182    363219    368159    361595    370896    366087 
total dram reads = 70624462
bank skew: 387803/353484 = 1.10
chip skew: 5930409/5835550 = 1.02
number of total write accesses:
dram[0]:     77633     78312     79840     78675     78016     77242     78389     79210     78645     78096     78432     78012     78520     77932     81519     81990 
dram[1]:     80520     80208     81402     80946     77336     77197     79273     77333     78930     78598     78813     78797     81554     80005     82155     83393 
dram[2]:     80759     80968     80092     78456     76899     78992     78667     79077     77451     79189     78022     77541     80101     79643     83164     83071 
dram[3]:     81132     79623     80264     80620     76773     78573     79393     77667     76938     79274     77235     77640     78073     78135     82563     83659 
dram[4]:     80140     80300     79359     81176     77210     78729     77161     76713     77725     77399     78466     79377     79597     79102     81333     82043 
dram[5]:     81100     79364     80180     80635     77527     77667     78327     77408     78673     77169     79782     79438     78799     78824     82173     81869 
dram[6]:     79570     78483     78663     80022     77870     77620     77107     79911     75518     76438     78696     78878     81026     79790     82707     82915 
dram[7]:     77835     79130     80627     79752     77127     77358     78446     78223     77273     78873     78413     77542     79184     80865     82899     83185 
dram[8]:     79805     79483     80079     80569     77669     78269     79662     78811     79065     78550     79263     79470     79849     79580     82496     81445 
dram[9]:     79404     79178     82038     79945     77309     78050     77748     78024     79232     77217     79033     78781     78007     78822     83213     82124 
dram[10]:     79337     79825     79074     77917     79266     79939     78536     78607     78809     78507     78665     78210     78236     77066     81457     82394 
dram[11]:     79781     79575     78093     78426     78345     78916     78210     78593     77949     77813     78643     77936     79557     78112     81003     83285 
total dram writes = 15215560
bank skew: 83659/75518 = 1.11
chip skew: 1276460/1260463 = 1.01
average mf latency per bank:
dram[0]:        754       772       765       804       763       781       747       771       761       770       752       763       751       774       745       755
dram[1]:        895       937       944       931       938       950       942       929       903       920       952       927       910       915       904       900
dram[2]:        735       707       740       736       727       714       718       713       715       691       712       714       701       696       701       699
dram[3]:        736       755       734       742       732       739       724       730       731       727       734       754       717       730       718       717
dram[4]:        785       741       797       786       787       745       796       758       799       738       806       761       761       732       757       723
dram[5]:        744       833       791       843       766       855       764       847       763       830       772       858       733       812       744       812
dram[6]:        804       763       801       778       803       764       803       765       805       752       817       773       783       755       759       731
dram[7]:        761       738       753       764       745       738       737       719       720       714       749       737       727       723       714       710
dram[8]:       2460       743       790       774       764       760       741       747       751       745       758       762       750       752       724       733
dram[9]:        787       794       800       814       785       815       785       825       763       797       796       821       789       801       770       774
dram[10]:       1047       757      1085       785      1070       780      2217       767      1099       754      1124       776      1068       749      1050       753
dram[11]:        710       706       723       715       703       719       711       696       703       718       709       713       704       703       705       695
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      6584      6192      6337      6373      6792      6033      6201      6463      6414      6160      6405      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      6848      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      5792      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5813      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      6090      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6282      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110878011 n_act=6476225 n_pre=6476209 n_ref_event=0 n_req=6872021 n_rd=5857317 n_rd_L2_A=0 n_write=0 n_wr_bk=1260463 bw_util=0.2207
n_activity=85126026 dram_eff=0.3345
bk0: 358612a 76895016i bk1: 354966a 77282744i bk2: 370164a 75822986i bk3: 376313a 75097279i bk4: 377775a 75004808i bk5: 376621a 75139834i bk6: 355356a 77574051i bk7: 358257a 77252526i bk8: 364519a 76486439i bk9: 363028a 76512491i bk10: 360899a 76717264i bk11: 359201a 77072928i bk12: 368457a 75926499i bk13: 367069a 76049881i bk14: 376029a 74606563i bk15: 370051a 75265047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057595
Row_Buffer_Locality_read = 0.058789
Row_Buffer_Locality_write = 0.050704
Bank_Level_Parallism = 10.085925
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.226777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.220712 
total_CMD = 128996949 
util_bw = 28471120 
Wasted_Col = 54405328 
Wasted_Row = 1549354 
Idle = 44571147 

BW Util Bottlenecks: 
RCDc_limit = 88926602 
RCDWRc_limit = 8546904 
WTRc_limit = 35761239 
RTWc_limit = 25387612 
CCDLc_limit = 5543026 
rwq = 0 
CCDLc_limit_alone = 3849147 
WTRc_limit_alone = 34898948 
RTWc_limit_alone = 24556024 

Commands details: 
total_CMD = 128996949 
n_nop = 110878011 
Read = 5857317 
Write = 0 
L2_Alloc = 0 
L2_WB = 1260463 
n_act = 6476225 
n_pre = 6476209 
n_ref = 0 
n_req = 6872021 
total_req = 7117780 

Dual Bus Interface Util: 
issued_total_row = 12952434 
issued_total_col = 7117780 
Row_Bus_Util =  0.100409 
CoL_Bus_Util = 0.055178 
Either_Row_CoL_Bus_Util = 0.140460 
Issued_on_Two_Bus_Simul_Util = 0.015127 
issued_two_Eff = 0.107693 
queue_avg = 14.359429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110709335 n_act=6535838 n_pre=6535822 n_ref_event=0 n_req=6959147 n_rd=5930409 n_rd_L2_A=0 n_write=0 n_wr_bk=1276460 bw_util=0.2235
n_activity=85202790 dram_eff=0.3383
bk0: 361211a 74850497i bk1: 361461a 74878806i bk2: 385140a 72368455i bk3: 382797a 72706473i bk4: 380950a 73195334i bk5: 378191a 73549742i bk6: 370437a 74453513i bk7: 365797a 75031821i bk8: 362419a 75280761i bk9: 370522a 74365187i bk10: 365037a 74874299i bk11: 357309a 75773677i bk12: 371065a 73967442i bk13: 367347a 74412192i bk14: 375738a 73145936i bk15: 374988a 73176244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060828
Row_Buffer_Locality_read = 0.061826
Row_Buffer_Locality_write = 0.055073
Bank_Level_Parallism = 10.460343
Bank_Level_Parallism_Col = 2.515488
Bank_Level_Parallism_Ready = 1.230893
write_to_read_ratio_blp_rw_average = 0.194363
GrpLevelPara = 2.133847 

BW Util details:
bwutil = 0.223474 
total_CMD = 128996949 
util_bw = 28827476 
Wasted_Col = 54337943 
Wasted_Row = 1378340 
Idle = 44453190 

BW Util Bottlenecks: 
RCDc_limit = 89328233 
RCDWRc_limit = 8570288 
WTRc_limit = 36150826 
RTWc_limit = 25992331 
CCDLc_limit = 5617785 
rwq = 0 
CCDLc_limit_alone = 3892803 
WTRc_limit_alone = 35279259 
RTWc_limit_alone = 25138916 

Commands details: 
total_CMD = 128996949 
n_nop = 110709335 
Read = 5930409 
Write = 0 
L2_Alloc = 0 
L2_WB = 1276460 
n_act = 6535838 
n_pre = 6535822 
n_ref = 0 
n_req = 6959147 
total_req = 7206869 

Dual Bus Interface Util: 
issued_total_row = 13071660 
issued_total_col = 7206869 
Row_Bus_Util =  0.101333 
CoL_Bus_Util = 0.055869 
Either_Row_CoL_Bus_Util = 0.141768 
Issued_on_Two_Bus_Simul_Util = 0.015434 
issued_two_Eff = 0.108867 
queue_avg = 16.370987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.371
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110821914 n_act=6499346 n_pre=6499330 n_ref_event=0 n_req=6892743 n_rd=5868549 n_rd_L2_A=0 n_write=0 n_wr_bk=1272092 bw_util=0.2214
n_activity=85141483 dram_eff=0.3355
bk0: 361967a 75813443i bk1: 356479a 76418876i bk2: 373468a 74986172i bk3: 374556a 74965226i bk4: 374986a 74891645i bk5: 374658a 74894368i bk6: 361286a 76593795i bk7: 367201a 75872496i bk8: 364471a 76176344i bk9: 360378a 76639583i bk10: 353484a 77362880i bk11: 366870a 75942292i bk12: 364106a 75920171i bk13: 369721a 75252907i bk14: 368886a 75021356i bk15: 376032a 74273882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057074
Row_Buffer_Locality_read = 0.058413
Row_Buffer_Locality_write = 0.049403
Bank_Level_Parallism = 10.172764
Bank_Level_Parallism_Col = 2.494008
Bank_Level_Parallism_Ready = 1.226170
write_to_read_ratio_blp_rw_average = 0.193259
GrpLevelPara = 2.117692 

BW Util details:
bwutil = 0.221420 
total_CMD = 128996949 
util_bw = 28562564 
Wasted_Col = 54414271 
Wasted_Row = 1485652 
Idle = 44534462 

BW Util Bottlenecks: 
RCDc_limit = 89028980 
RCDWRc_limit = 8638812 
WTRc_limit = 36073673 
RTWc_limit = 25500428 
CCDLc_limit = 5561677 
rwq = 0 
CCDLc_limit_alone = 3860243 
WTRc_limit_alone = 35203231 
RTWc_limit_alone = 24669436 

Commands details: 
total_CMD = 128996949 
n_nop = 110821914 
Read = 5868549 
Write = 0 
L2_Alloc = 0 
L2_WB = 1272092 
n_act = 6499346 
n_pre = 6499330 
n_ref = 0 
n_req = 6892743 
total_req = 7140641 

Dual Bus Interface Util: 
issued_total_row = 12998676 
issued_total_col = 7140641 
Row_Bus_Util =  0.100767 
CoL_Bus_Util = 0.055355 
Either_Row_CoL_Bus_Util = 0.140895 
Issued_on_Two_Bus_Simul_Util = 0.015227 
issued_two_Eff = 0.108076 
queue_avg = 14.263960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.264
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110814051 n_act=6501688 n_pre=6501672 n_ref_event=0 n_req=6900003 n_rd=5878366 n_rd_L2_A=0 n_write=0 n_wr_bk=1267562 bw_util=0.2216
n_activity=85160554 dram_eff=0.3356
bk0: 356626a 76333944i bk1: 357094a 76623886i bk2: 370132a 75304242i bk3: 379275a 74158469i bk4: 378027a 74704565i bk5: 381235a 74261414i bk6: 363834a 76062897i bk7: 362693a 76546880i bk8: 360441a 76758875i bk9: 367388a 75638515i bk10: 363236a 76348621i bk11: 366840a 75893152i bk12: 363023a 76236516i bk13: 364800a 76096949i bk14: 372520a 74725085i bk15: 371202a 74692693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057727
Row_Buffer_Locality_read = 0.059009
Row_Buffer_Locality_write = 0.050351
Bank_Level_Parallism = 10.178700
Bank_Level_Parallism_Col = 2.495325
Bank_Level_Parallism_Ready = 1.227000
write_to_read_ratio_blp_rw_average = 0.193351
GrpLevelPara = 2.118331 

BW Util details:
bwutil = 0.221584 
total_CMD = 128996949 
util_bw = 28583712 
Wasted_Col = 54423930 
Wasted_Row = 1469569 
Idle = 44519738 

BW Util Bottlenecks: 
RCDc_limit = 89111049 
RCDWRc_limit = 8600434 
WTRc_limit = 35937999 
RTWc_limit = 25573755 
CCDLc_limit = 5570477 
rwq = 0 
CCDLc_limit_alone = 3864334 
WTRc_limit_alone = 35071538 
RTWc_limit_alone = 24734073 

Commands details: 
total_CMD = 128996949 
n_nop = 110814051 
Read = 5878366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1267562 
n_act = 6501688 
n_pre = 6501672 
n_ref = 0 
n_req = 6900003 
total_req = 7145928 

Dual Bus Interface Util: 
issued_total_row = 13003360 
issued_total_col = 7145928 
Row_Bus_Util =  0.100804 
CoL_Bus_Util = 0.055396 
Either_Row_CoL_Bus_Util = 0.140956 
Issued_on_Two_Bus_Simul_Util = 0.015244 
issued_two_Eff = 0.108145 
queue_avg = 14.451549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4515
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110816608 n_act=6500724 n_pre=6500708 n_ref_event=0 n_req=6901145 n_rd=5881500 n_rd_L2_A=0 n_write=0 n_wr_bk=1265830 bw_util=0.2216
n_activity=85188147 dram_eff=0.3356
bk0: 358362a 76523419i bk1: 357311a 76551906i bk2: 378649a 74604496i bk3: 381967a 73913704i bk4: 372016a 75356227i bk5: 377242a 74698945i bk6: 361715a 76685891i bk7: 364788a 76388148i bk8: 366972a 76009219i bk9: 364254a 76393884i bk10: 366174a 76202847i bk11: 364652a 76180208i bk12: 363227a 76245461i bk13: 363533a 76331847i bk14: 371462a 75100472i bk15: 369176a 75231588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058022
Row_Buffer_Locality_read = 0.059413
Row_Buffer_Locality_write = 0.050003
Bank_Level_Parallism = 10.151011
Bank_Level_Parallism_Col = 2.495157
Bank_Level_Parallism_Ready = 1.227398
write_to_read_ratio_blp_rw_average = 0.192887
GrpLevelPara = 2.117547 

BW Util details:
bwutil = 0.221628 
total_CMD = 128996949 
util_bw = 28589320 
Wasted_Col = 54443551 
Wasted_Row = 1474198 
Idle = 44489880 

BW Util Bottlenecks: 
RCDc_limit = 89124187 
RCDWRc_limit = 8586027 
WTRc_limit = 35950798 
RTWc_limit = 25525802 
CCDLc_limit = 5575439 
rwq = 0 
CCDLc_limit_alone = 3870219 
WTRc_limit_alone = 35083649 
RTWc_limit_alone = 24687731 

Commands details: 
total_CMD = 128996949 
n_nop = 110816608 
Read = 5881500 
Write = 0 
L2_Alloc = 0 
L2_WB = 1265830 
n_act = 6500724 
n_pre = 6500708 
n_ref = 0 
n_req = 6901145 
total_req = 7147330 

Dual Bus Interface Util: 
issued_total_row = 13001432 
issued_total_col = 7147330 
Row_Bus_Util =  0.100789 
CoL_Bus_Util = 0.055407 
Either_Row_CoL_Bus_Util = 0.140936 
Issued_on_Two_Bus_Simul_Util = 0.015259 
issued_two_Eff = 0.108272 
queue_avg = 14.343299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110779434 n_act=6520294 n_pre=6520278 n_ref_event=0 n_req=6920343 n_rd=5898113 n_rd_L2_A=0 n_write=0 n_wr_bk=1268935 bw_util=0.2222
n_activity=85155006 dram_eff=0.3367
bk0: 357704a 75840565i bk1: 360398a 75721844i bk2: 386320a 73086318i bk3: 375537a 74095453i bk4: 379473a 73953245i bk5: 381120a 73738922i bk6: 366640a 75433076i bk7: 363477a 75934036i bk8: 366048a 75462047i bk9: 366856a 75588613i bk10: 363842a 75621518i bk11: 368128a 75223296i bk12: 360004a 75998529i bk13: 360439a 75954332i bk14: 372190a 74238999i bk15: 369937a 74449211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057808
Row_Buffer_Locality_read = 0.059235
Row_Buffer_Locality_write = 0.049573
Bank_Level_Parallism = 10.297806
Bank_Level_Parallism_Col = 2.500056
Bank_Level_Parallism_Ready = 1.226493
write_to_read_ratio_blp_rw_average = 0.193423
GrpLevelPara = 2.123211 

BW Util details:
bwutil = 0.222239 
total_CMD = 128996949 
util_bw = 28668192 
Wasted_Col = 54397801 
Wasted_Row = 1414789 
Idle = 44516167 

BW Util Bottlenecks: 
RCDc_limit = 89270676 
RCDWRc_limit = 8600988 
WTRc_limit = 36040988 
RTWc_limit = 25650708 
CCDLc_limit = 5577561 
rwq = 0 
CCDLc_limit_alone = 3876876 
WTRc_limit_alone = 35176365 
RTWc_limit_alone = 24814646 

Commands details: 
total_CMD = 128996949 
n_nop = 110779434 
Read = 5898113 
Write = 0 
L2_Alloc = 0 
L2_WB = 1268935 
n_act = 6520294 
n_pre = 6520278 
n_ref = 0 
n_req = 6920343 
total_req = 7167048 

Dual Bus Interface Util: 
issued_total_row = 13040572 
issued_total_col = 7167048 
Row_Bus_Util =  0.101092 
CoL_Bus_Util = 0.055560 
Either_Row_CoL_Bus_Util = 0.141224 
Issued_on_Two_Bus_Simul_Util = 0.015428 
issued_two_Eff = 0.109241 
queue_avg = 14.856263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8563
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110805906 n_act=6504999 n_pre=6504983 n_ref_event=0 n_req=6903889 n_rd=5885060 n_rd_L2_A=0 n_write=0 n_wr_bk=1265214 bw_util=0.2217
n_activity=85202591 dram_eff=0.3357
bk0: 362933a 75877716i bk1: 360867a 76311512i bk2: 376516a 74885374i bk3: 381059a 74203921i bk4: 377125a 74715315i bk5: 375615a 74815699i bk6: 362539a 76484271i bk7: 369486a 75545447i bk8: 361838a 76809011i bk9: 360510a 76878512i bk10: 359290a 76676061i bk11: 362634a 76269444i bk12: 358905a 76435815i bk13: 367042a 75689585i bk14: 373453a 74548257i bk15: 375248a 74302742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057778
Row_Buffer_Locality_read = 0.059012
Row_Buffer_Locality_write = 0.050648
Bank_Level_Parallism = 10.173952
Bank_Level_Parallism_Col = 2.496378
Bank_Level_Parallism_Ready = 1.227226
write_to_read_ratio_blp_rw_average = 0.192818
GrpLevelPara = 2.119314 

BW Util details:
bwutil = 0.221719 
total_CMD = 128996949 
util_bw = 28601096 
Wasted_Col = 54438391 
Wasted_Row = 1472364 
Idle = 44485098 

BW Util Bottlenecks: 
RCDc_limit = 89210145 
RCDWRc_limit = 8566427 
WTRc_limit = 35943408 
RTWc_limit = 25546670 
CCDLc_limit = 5570265 
rwq = 0 
CCDLc_limit_alone = 3870514 
WTRc_limit_alone = 35078387 
RTWc_limit_alone = 24711940 

Commands details: 
total_CMD = 128996949 
n_nop = 110805906 
Read = 5885060 
Write = 0 
L2_Alloc = 0 
L2_WB = 1265214 
n_act = 6504999 
n_pre = 6504983 
n_ref = 0 
n_req = 6903889 
total_req = 7150274 

Dual Bus Interface Util: 
issued_total_row = 13009982 
issued_total_col = 7150274 
Row_Bus_Util =  0.100855 
CoL_Bus_Util = 0.055430 
Either_Row_CoL_Bus_Util = 0.141019 
Issued_on_Two_Bus_Simul_Util = 0.015266 
issued_two_Eff = 0.108252 
queue_avg = 14.371305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3713
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110794060 n_act=6509178 n_pre=6509162 n_ref_event=0 n_req=6909448 n_rd=5888828 n_rd_L2_A=0 n_write=0 n_wr_bk=1266732 bw_util=0.2219
n_activity=85205679 dram_eff=0.3359
bk0: 358458a 76452074i bk1: 358392a 76292675i bk2: 382690a 73622587i bk3: 382025a 73820534i bk4: 380297a 74252863i bk5: 377906a 74521842i bk6: 359722a 76528791i bk7: 358752a 76717232i bk8: 361022a 76685090i bk9: 360340a 76395577i bk10: 366773a 75680548i bk11: 366820a 75632464i bk12: 368620a 75360793i bk13: 365788a 75467412i bk14: 369730a 74768961i bk15: 371493a 74636386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057931
Row_Buffer_Locality_read = 0.059280
Row_Buffer_Locality_write = 0.050145
Bank_Level_Parallism = 10.215972
Bank_Level_Parallism_Col = 2.497101
Bank_Level_Parallism_Ready = 1.226641
write_to_read_ratio_blp_rw_average = 0.193271
GrpLevelPara = 2.120718 

BW Util details:
bwutil = 0.221883 
total_CMD = 128996949 
util_bw = 28622240 
Wasted_Col = 54436417 
Wasted_Row = 1460013 
Idle = 44478279 

BW Util Bottlenecks: 
RCDc_limit = 89208282 
RCDWRc_limit = 8590403 
WTRc_limit = 35954658 
RTWc_limit = 25629603 
CCDLc_limit = 5570298 
rwq = 0 
CCDLc_limit_alone = 3867696 
WTRc_limit_alone = 35091061 
RTWc_limit_alone = 24790598 

Commands details: 
total_CMD = 128996949 
n_nop = 110794060 
Read = 5888828 
Write = 0 
L2_Alloc = 0 
L2_WB = 1266732 
n_act = 6509178 
n_pre = 6509162 
n_ref = 0 
n_req = 6909448 
total_req = 7155560 

Dual Bus Interface Util: 
issued_total_row = 13018340 
issued_total_col = 7155560 
Row_Bus_Util =  0.100920 
CoL_Bus_Util = 0.055471 
Either_Row_CoL_Bus_Util = 0.141111 
Issued_on_Two_Bus_Simul_Util = 0.015280 
issued_two_Eff = 0.108280 
queue_avg = 14.600501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6005
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110746977 n_act=6527392 n_pre=6527376 n_ref_event=0 n_req=6940412 n_rd=5914163 n_rd_L2_A=0 n_write=0 n_wr_bk=1274065 bw_util=0.2229
n_activity=85167847 dram_eff=0.3376
bk0: 360979a 75138530i bk1: 357312a 75621073i bk2: 387803a 72545865i bk3: 379614a 73258948i bk4: 379775a 73643211i bk5: 380248a 73488041i bk6: 361711a 75512728i bk7: 365344a 75304449i bk8: 363305a 75357382i bk9: 359735a 75849422i bk10: 368334a 74559018i bk11: 367079a 74672309i bk12: 370830a 74409518i bk13: 371718a 74148806i bk14: 367117a 74398751i bk15: 373259a 73802587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059509
Row_Buffer_Locality_read = 0.060812
Row_Buffer_Locality_write = 0.052001
Bank_Level_Parallism = 10.400777
Bank_Level_Parallism_Col = 2.509848
Bank_Level_Parallism_Ready = 1.229458
write_to_read_ratio_blp_rw_average = 0.193818
GrpLevelPara = 2.130347 

BW Util details:
bwutil = 0.222896 
total_CMD = 128996949 
util_bw = 28752912 
Wasted_Col = 54318697 
Wasted_Row = 1409264 
Idle = 44516076 

BW Util Bottlenecks: 
RCDc_limit = 89235811 
RCDWRc_limit = 8590212 
WTRc_limit = 36149903 
RTWc_limit = 25815698 
CCDLc_limit = 5601542 
rwq = 0 
CCDLc_limit_alone = 3888383 
WTRc_limit_alone = 35280708 
RTWc_limit_alone = 24971734 

Commands details: 
total_CMD = 128996949 
n_nop = 110746977 
Read = 5914163 
Write = 0 
L2_Alloc = 0 
L2_WB = 1274065 
n_act = 6527392 
n_pre = 6527376 
n_ref = 0 
n_req = 6940412 
total_req = 7188228 

Dual Bus Interface Util: 
issued_total_row = 13054768 
issued_total_col = 7188228 
Row_Bus_Util =  0.101202 
CoL_Bus_Util = 0.055724 
Either_Row_CoL_Bus_Util = 0.141476 
Issued_on_Two_Bus_Simul_Util = 0.015450 
issued_two_Eff = 0.109207 
queue_avg = 15.500125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5001
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110829864 n_act=6498098 n_pre=6498082 n_ref_event=0 n_req=6897657 n_rd=5875820 n_rd_L2_A=0 n_write=0 n_wr_bk=1268125 bw_util=0.2215
n_activity=85139144 dram_eff=0.3356
bk0: 355879a 76548373i bk1: 353907a 76828344i bk2: 387025a 73037394i bk3: 380560a 73888230i bk4: 373101a 75067423i bk5: 372891a 75036036i bk6: 367124a 75877872i bk7: 367109a 75878151i bk8: 359520a 76396977i bk9: 360711a 76473239i bk10: 369446a 75347782i bk11: 363168a 76025702i bk12: 365742a 75910103i bk13: 363582a 75976121i bk14: 370000a 74702113i bk15: 366055a 75260739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057927
Row_Buffer_Locality_read = 0.059341
Row_Buffer_Locality_write = 0.049793
Bank_Level_Parallism = 10.207828
Bank_Level_Parallism_Col = 2.494588
Bank_Level_Parallism_Ready = 1.226360
write_to_read_ratio_blp_rw_average = 0.193352
GrpLevelPara = 2.119064 

BW Util details:
bwutil = 0.221523 
total_CMD = 128996949 
util_bw = 28575780 
Wasted_Col = 54384590 
Wasted_Row = 1486747 
Idle = 44549832 

BW Util Bottlenecks: 
RCDc_limit = 89018428 
RCDWRc_limit = 8613418 
WTRc_limit = 35928629 
RTWc_limit = 25527190 
CCDLc_limit = 5563977 
rwq = 0 
CCDLc_limit_alone = 3863562 
WTRc_limit_alone = 35062340 
RTWc_limit_alone = 24693064 

Commands details: 
total_CMD = 128996949 
n_nop = 110829864 
Read = 5875820 
Write = 0 
L2_Alloc = 0 
L2_WB = 1268125 
n_act = 6498098 
n_pre = 6498082 
n_ref = 0 
n_req = 6897657 
total_req = 7143945 

Dual Bus Interface Util: 
issued_total_row = 12996180 
issued_total_col = 7143945 
Row_Bus_Util =  0.100748 
CoL_Bus_Util = 0.055381 
Either_Row_CoL_Bus_Util = 0.140833 
Issued_on_Two_Bus_Simul_Util = 0.015295 
issued_two_Eff = 0.108605 
queue_avg = 14.742599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7426
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110755097 n_act=6520800 n_pre=6520784 n_ref_event=0 n_req=6929753 n_rd=5910787 n_rd_L2_A=0 n_write=0 n_wr_bk=1265845 bw_util=0.2225
n_activity=85325468 dram_eff=0.3364
bk0: 359565a 76143982i bk1: 357276a 76435712i bk2: 375121a 74713650i bk3: 381717a 74199306i bk4: 372163a 74964536i bk5: 379529a 74132211i bk6: 368971a 75467193i bk7: 368539a 75503514i bk8: 365397a 75867405i bk9: 364566a 75977791i bk10: 366760a 75715382i bk11: 368645a 75591265i bk12: 371948a 75088384i bk13: 365429a 75957482i bk14: 371280a 74820038i bk15: 373881a 74432362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059014
Row_Buffer_Locality_read = 0.060123
Row_Buffer_Locality_write = 0.052580
Bank_Level_Parallism = 10.221261
Bank_Level_Parallism_Col = 2.500922
Bank_Level_Parallism_Ready = 1.228512
write_to_read_ratio_blp_rw_average = 0.192623
GrpLevelPara = 2.122174 

BW Util details:
bwutil = 0.222536 
total_CMD = 128996949 
util_bw = 28706528 
Wasted_Col = 54511143 
Wasted_Row = 1437639 
Idle = 44341639 

BW Util Bottlenecks: 
RCDc_limit = 89435742 
RCDWRc_limit = 8524994 
WTRc_limit = 35972884 
RTWc_limit = 25679345 
CCDLc_limit = 5595647 
rwq = 0 
CCDLc_limit_alone = 3881522 
WTRc_limit_alone = 35103155 
RTWc_limit_alone = 24834949 

Commands details: 
total_CMD = 128996949 
n_nop = 110755097 
Read = 5910787 
Write = 0 
L2_Alloc = 0 
L2_WB = 1265845 
n_act = 6520800 
n_pre = 6520784 
n_ref = 0 
n_req = 6929753 
total_req = 7176632 

Dual Bus Interface Util: 
issued_total_row = 13041584 
issued_total_col = 7176632 
Row_Bus_Util =  0.101100 
CoL_Bus_Util = 0.055634 
Either_Row_CoL_Bus_Util = 0.141413 
Issued_on_Two_Bus_Simul_Util = 0.015321 
issued_two_Eff = 0.108342 
queue_avg = 15.008624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0086
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=128996949 n_nop=110891960 n_act=6467560 n_pre=6467544 n_ref_event=0 n_req=6852434 n_rd=5835550 n_rd_L2_A=0 n_write=0 n_wr_bk=1264237 bw_util=0.2202
n_activity=85130358 dram_eff=0.3336
bk0: 358698a 77211299i bk1: 355781a 77509857i bk2: 376095a 75816323i bk3: 366742a 76595375i bk4: 366788a 76643278i bk5: 376046a 75614649i bk6: 365402a 76894997i bk7: 357365a 77788945i bk8: 359650a 77499543i bk9: 359845a 77518443i bk10: 363182a 77074671i bk11: 363219a 76978016i bk12: 368159a 76281185i bk13: 361595a 77231054i bk14: 370896a 75956624i bk15: 366087a 76014364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056166
Row_Buffer_Locality_read = 0.057354
Row_Buffer_Locality_write = 0.049347
Bank_Level_Parallism = 9.966452
Bank_Level_Parallism_Col = 2.482096
Bank_Level_Parallism_Ready = 1.225679
write_to_read_ratio_blp_rw_average = 0.192365
GrpLevelPara = 2.108621 

BW Util details:
bwutil = 0.220154 
total_CMD = 128996949 
util_bw = 28399148 
Wasted_Col = 54467429 
Wasted_Row = 1568841 
Idle = 44561531 

BW Util Bottlenecks: 
RCDc_limit = 88864893 
RCDWRc_limit = 8591115 
WTRc_limit = 35821972 
RTWc_limit = 25259732 
CCDLc_limit = 5513593 
rwq = 0 
CCDLc_limit_alone = 3827981 
WTRc_limit_alone = 34958032 
RTWc_limit_alone = 24438060 

Commands details: 
total_CMD = 128996949 
n_nop = 110891960 
Read = 5835550 
Write = 0 
L2_Alloc = 0 
L2_WB = 1264237 
n_act = 6467560 
n_pre = 6467544 
n_ref = 0 
n_req = 6852434 
total_req = 7099787 

Dual Bus Interface Util: 
issued_total_row = 12935104 
issued_total_col = 7099787 
Row_Bus_Util =  0.100274 
CoL_Bus_Util = 0.055038 
Either_Row_CoL_Bus_Util = 0.140352 
Issued_on_Two_Bus_Simul_Util = 0.014961 
issued_two_Eff = 0.106595 
queue_avg = 13.557904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5579

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6030839, Miss = 2997171, Miss_rate = 0.497, Pending_hits = 12874, Reservation_fails = 5780
L2_cache_bank[1]: Access = 5999279, Miss = 2990866, Miss_rate = 0.499, Pending_hits = 12764, Reservation_fails = 8157
L2_cache_bank[2]: Access = 6076585, Miss = 3037357, Miss_rate = 0.500, Pending_hits = 14367, Reservation_fails = 2684
L2_cache_bank[3]: Access = 6033822, Miss = 3023772, Miss_rate = 0.501, Pending_hits = 13648, Reservation_fails = 1808
L2_cache_bank[4]: Access = 6025249, Miss = 2988014, Miss_rate = 0.496, Pending_hits = 12459, Reservation_fails = 3838
L2_cache_bank[5]: Access = 6014316, Miss = 3011255, Miss_rate = 0.501, Pending_hits = 12482, Reservation_fails = 4492
L2_cache_bank[6]: Access = 6004179, Miss = 2993200, Miss_rate = 0.499, Pending_hits = 12503, Reservation_fails = 2349
L2_cache_bank[7]: Access = 6086694, Miss = 3015887, Miss_rate = 0.495, Pending_hits = 12699, Reservation_fails = 3919
L2_cache_bank[8]: Access = 6036407, Miss = 3003937, Miss_rate = 0.498, Pending_hits = 13367, Reservation_fails = 4746
L2_cache_bank[9]: Access = 6100947, Miss = 3008281, Miss_rate = 0.493, Pending_hits = 12978, Reservation_fails = 6158
L2_cache_bank[10]: Access = 6039077, Miss = 3017574, Miss_rate = 0.500, Pending_hits = 12935, Reservation_fails = 4333
L2_cache_bank[11]: Access = 6019020, Miss = 3011245, Miss_rate = 0.500, Pending_hits = 12931, Reservation_fails = 4368
L2_cache_bank[12]: Access = 6015036, Miss = 2997949, Miss_rate = 0.498, Pending_hits = 12857, Reservation_fails = 4691
L2_cache_bank[13]: Access = 6062141, Miss = 3017805, Miss_rate = 0.498, Pending_hits = 12713, Reservation_fails = 3118
L2_cache_bank[14]: Access = 6070182, Miss = 3012678, Miss_rate = 0.496, Pending_hits = 12621, Reservation_fails = 6234
L2_cache_bank[15]: Access = 6084000, Miss = 3006880, Miss_rate = 0.494, Pending_hits = 12817, Reservation_fails = 4930
L2_cache_bank[16]: Access = 8080773, Miss = 3025218, Miss_rate = 0.374, Pending_hits = 13200, Reservation_fails = 5725
L2_cache_bank[17]: Access = 6063462, Miss = 3019672, Miss_rate = 0.498, Pending_hits = 13422, Reservation_fails = 3276
L2_cache_bank[18]: Access = 6072009, Miss = 3013203, Miss_rate = 0.496, Pending_hits = 13396, Reservation_fails = 7080
L2_cache_bank[19]: Access = 5959212, Miss = 2993347, Miss_rate = 0.502, Pending_hits = 13095, Reservation_fails = 6415
L2_cache_bank[20]: Access = 8281033, Miss = 3016573, Miss_rate = 0.364, Pending_hits = 13514, Reservation_fails = 6668
L2_cache_bank[21]: Access = 6062015, Miss = 3024946, Miss_rate = 0.499, Pending_hits = 13596, Reservation_fails = 4745
L2_cache_bank[22]: Access = 5967481, Miss = 2994234, Miss_rate = 0.502, Pending_hits = 12248, Reservation_fails = 5250
L2_cache_bank[23]: Access = 5969162, Miss = 2972044, Miss_rate = 0.498, Pending_hits = 11818, Reservation_fails = 3576
L2_total_cache_accesses = 149152920
L2_total_cache_misses = 72193108
L2_total_cache_miss_rate = 0.4840
L2_total_cache_pending_hits = 311304
L2_total_cache_reservation_fails = 114340
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 73810336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 311304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53058596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17565866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 311304
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2838172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 392167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1176479
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 144746102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4406818
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11491
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 102490
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=149152920
icnt_total_pkts_simt_to_mem=149152920
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 149152920
Req_Network_cycles = 50301635
Req_Network_injected_packets_per_cycle =       2.9652 
Req_Network_conflicts_per_cycle =       1.3521
Req_Network_conflicts_per_cycle_util =       2.0604
Req_Bank_Level_Parallism =       4.5186
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5519
Req_Network_out_buffer_full_per_cycle =       0.0356
Req_Network_out_buffer_avg_util =       3.1125

Reply_Network_injected_packets_num = 149152920
Reply_Network_cycles = 50301635
Reply_Network_injected_packets_per_cycle =        2.9652
Reply_Network_conflicts_per_cycle =        1.4817
Reply_Network_conflicts_per_cycle_util =       2.2580
Reply_Bank_Level_Parallism =       4.5186
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1401
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0988
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 14 hrs, 35 min, 49 sec (225349 sec)
gpgpu_simulation_rate = 4578 (inst/sec)
gpgpu_simulation_rate = 223 (cycle/sec)
gpgpu_silicon_slowdown = 6121076x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (3169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 15: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 15 
gpu_sim_cycle = 30644
gpu_sim_insn = 18657984
gpu_ipc =     608.8625
gpu_tot_sim_cycle = 50332279
gpu_tot_sim_insn = 1050345308
gpu_tot_ipc =      20.8682
gpu_tot_issued_cta = 49030
gpu_occupancy = 92.6686% 
gpu_tot_occupancy = 60.2294% 
max_total_param_size = 0
gpu_stall_dramfull = 14840581
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.6183
partiton_level_parallism_total  =       2.9674
partiton_level_parallism_util =       8.1772
partiton_level_parallism_util_total  =       4.6458
L2_BW  =     289.0885 GB/Sec
L2_BW_total  =     129.6158 GB/Sec
gpu_total_sim_rate=4654

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7283575, Miss = 4217286, Miss_rate = 0.579, Pending_hits = 94896, Reservation_fails = 2037814
	L1D_cache_core[1]: Access = 7366522, Miss = 4245059, Miss_rate = 0.576, Pending_hits = 95043, Reservation_fails = 1931555
	L1D_cache_core[2]: Access = 6787833, Miss = 3760109, Miss_rate = 0.554, Pending_hits = 91257, Reservation_fails = 1905360
	L1D_cache_core[3]: Access = 7442516, Miss = 4260257, Miss_rate = 0.572, Pending_hits = 97802, Reservation_fails = 2004828
	L1D_cache_core[4]: Access = 7601177, Miss = 4410261, Miss_rate = 0.580, Pending_hits = 99448, Reservation_fails = 1998303
	L1D_cache_core[5]: Access = 7116571, Miss = 3927863, Miss_rate = 0.552, Pending_hits = 93173, Reservation_fails = 1904196
	L1D_cache_core[6]: Access = 7554102, Miss = 4322345, Miss_rate = 0.572, Pending_hits = 97753, Reservation_fails = 2017931
	L1D_cache_core[7]: Access = 7649494, Miss = 4446704, Miss_rate = 0.581, Pending_hits = 100422, Reservation_fails = 2131677
	L1D_cache_core[8]: Access = 7547098, Miss = 4339689, Miss_rate = 0.575, Pending_hits = 97286, Reservation_fails = 1932564
	L1D_cache_core[9]: Access = 7456909, Miss = 4257631, Miss_rate = 0.571, Pending_hits = 96632, Reservation_fails = 2002291
	L1D_cache_core[10]: Access = 7581400, Miss = 4324422, Miss_rate = 0.570, Pending_hits = 98684, Reservation_fails = 2007682
	L1D_cache_core[11]: Access = 7521014, Miss = 4281056, Miss_rate = 0.569, Pending_hits = 97458, Reservation_fails = 2022393
	L1D_cache_core[12]: Access = 7176435, Miss = 4097969, Miss_rate = 0.571, Pending_hits = 95994, Reservation_fails = 1871608
	L1D_cache_core[13]: Access = 7432218, Miss = 4270828, Miss_rate = 0.575, Pending_hits = 97457, Reservation_fails = 2007892
	L1D_cache_core[14]: Access = 7386561, Miss = 4186665, Miss_rate = 0.567, Pending_hits = 96261, Reservation_fails = 1929236
	L1D_cache_core[15]: Access = 7170004, Miss = 4077459, Miss_rate = 0.569, Pending_hits = 95558, Reservation_fails = 1893272
	L1D_cache_core[16]: Access = 6899693, Miss = 3853958, Miss_rate = 0.559, Pending_hits = 94331, Reservation_fails = 1877362
	L1D_cache_core[17]: Access = 7343419, Miss = 4222711, Miss_rate = 0.575, Pending_hits = 96255, Reservation_fails = 1908622
	L1D_cache_core[18]: Access = 7285764, Miss = 4161319, Miss_rate = 0.571, Pending_hits = 94697, Reservation_fails = 1967999
	L1D_cache_core[19]: Access = 7358824, Miss = 4224322, Miss_rate = 0.574, Pending_hits = 97162, Reservation_fails = 1995239
	L1D_cache_core[20]: Access = 7598178, Miss = 4390710, Miss_rate = 0.578, Pending_hits = 99120, Reservation_fails = 1996166
	L1D_cache_core[21]: Access = 7508829, Miss = 4300558, Miss_rate = 0.573, Pending_hits = 98061, Reservation_fails = 1929143
	L1D_cache_core[22]: Access = 7367498, Miss = 4228181, Miss_rate = 0.574, Pending_hits = 96363, Reservation_fails = 1989628
	L1D_cache_core[23]: Access = 7377872, Miss = 4224870, Miss_rate = 0.573, Pending_hits = 95344, Reservation_fails = 1955341
	L1D_cache_core[24]: Access = 7241861, Miss = 4108741, Miss_rate = 0.567, Pending_hits = 93820, Reservation_fails = 1867767
	L1D_cache_core[25]: Access = 7279057, Miss = 4165780, Miss_rate = 0.572, Pending_hits = 94855, Reservation_fails = 1951270
	L1D_cache_core[26]: Access = 7275898, Miss = 4089170, Miss_rate = 0.562, Pending_hits = 95027, Reservation_fails = 1948232
	L1D_cache_core[27]: Access = 7451555, Miss = 4286407, Miss_rate = 0.575, Pending_hits = 98042, Reservation_fails = 1874597
	L1D_cache_core[28]: Access = 7402739, Miss = 4206308, Miss_rate = 0.568, Pending_hits = 95783, Reservation_fails = 2049142
	L1D_cache_core[29]: Access = 7443194, Miss = 4322247, Miss_rate = 0.581, Pending_hits = 96807, Reservation_fails = 2081657
	L1D_total_cache_accesses = 220907810
	L1D_total_cache_misses = 126210885
	L1D_total_cache_miss_rate = 0.5713
	L1D_total_cache_pending_hits = 2890791
	L1D_total_cache_reservation_fails = 58990767
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91426825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2890791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114348258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58549322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7733727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2890801
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 379309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2328448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 441445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1800452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 216399601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4508209

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1792586
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16290657
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 40466079
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 425968
ctas_completed 49030, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
203618, 198797, 224327, 223405, 221678, 213164, 222383, 202423, 217661, 217542, 190911, 208641, 206774, 213266, 204150, 171194, 208425, 225384, 194475, 233215, 234458, 227739, 187648, 219559, 215021, 222313, 201246, 205273, 193866, 220756, 210316, 198565, 
gpgpu_n_tot_thrd_icount = 6526387296
gpgpu_n_tot_w_icount = 203949603
gpgpu_n_stall_shd_mem = 90226104
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 144847523
gpgpu_n_mem_write_global = 4508209
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 254910840
gpgpu_n_store_insn = 13360245
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 61188102
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 74349010
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15877094
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12469133	W0_Idle:231123772	W0_Scoreboard:-633060300	W1:99642180	W2:28612400	W3:13781339	W4:8467842	W5:5905467	W6:4446776	W7:3549901	W8:2927672	W9:2488953	W10:2149843	W11:1916226	W12:1762041	W13:1634972	W14:1532866	W15:1410195	W16:1294003	W17:1192039	W18:1099038	W19:1016305	W20:976161	W21:970097	W22:987255	W23:972940	W24:942999	W25:864606	W26:769794	W27:673052	W28:608689	W29:544099	W30:502512	W31:419267	W32:9888074
single_issue_nums: WS0:51248021	WS1:50833626	WS2:50997520	WS3:50870436	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 976655800 {8:122081975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 180328360 {40:4508209,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 910621920 {40:22765548,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 588311704 {40:122081975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 36065672 {8:4508209,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 910621920 {40:22765548,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 3029 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 98 
avg_mrq_latency = 107 
avg_icnt2sh_latency = 3 
mrq_lat_table:27419138 	701657 	1452372 	3150394 	6319137 	9025109 	11372286 	11851217 	8909287 	2690856 	104510 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68791593 	51531841 	19818031 	6076304 	2487162 	649695 	1106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19023146 	1617074 	161511 	67737 	114458212 	3898189 	1586723 	2011968 	3236065 	2220660 	966810 	107633 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	122289308 	19425465 	5748402 	1472581 	350304 	66857 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8878 	37720 	1196 	2003 	465 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.059034  1.058662  1.065099  1.067229  1.066289  1.064824  1.060950  1.061791  1.061735  1.060046  1.062757  1.061050  1.063361  1.063299  1.063068  1.060951 
dram[1]:  1.061247  1.062663  1.071097  1.069589  1.071404  1.068665  1.067806  1.065317  1.063269  1.065553  1.068122  1.063014  1.066752  1.064860  1.065503  1.063438 
dram[2]:  1.060276  1.057663  1.064605  1.065228  1.062769  1.064612  1.063013  1.062034  1.060041  1.060544  1.059661  1.063160  1.061018  1.062497  1.060791  1.062908 
dram[3]:  1.057468  1.058730  1.063618  1.065922  1.064994  1.068154  1.061037  1.062771  1.061948  1.061038  1.063538  1.064165  1.061850  1.062728  1.062347  1.062170 
dram[4]:  1.061536  1.058817  1.066630  1.065873  1.064195  1.066571  1.062609  1.061915  1.061045  1.059374  1.066633  1.065419  1.061449  1.062185  1.062907  1.060735 
dram[5]:  1.057265  1.061106  1.068954  1.066500  1.065320  1.067464  1.061419  1.062024  1.060241  1.061789  1.063267  1.065156  1.059112  1.059774  1.062424  1.061795 
dram[6]:  1.060735  1.059899  1.065466  1.066977  1.065612  1.062698  1.061927  1.064386  1.060639  1.060457  1.061136  1.063448  1.061617  1.063579  1.061660  1.063194 
dram[7]:  1.058977  1.058662  1.066336  1.067167  1.065961  1.065426  1.061119  1.060190  1.061092  1.059698  1.064113  1.063802  1.064901  1.063569  1.062693  1.062222 
dram[8]:  1.059553  1.059385  1.070948  1.069142  1.068672  1.069529  1.061857  1.063158  1.062024  1.061969  1.065295  1.066755  1.066463  1.065262  1.061144  1.063092 
dram[9]:  1.058580  1.057527  1.068432  1.066920  1.063817  1.063678  1.063805  1.063781  1.059102  1.059438  1.066526  1.064070  1.063835  1.063124  1.062421  1.060804 
dram[10]:  1.059008  1.057964  1.065904  1.067144  1.067784  1.067880  1.067512  1.063704  1.064428  1.060670  1.065367  1.066501  1.065545  1.062044  1.062162  1.062136 
dram[11]:  1.057550  1.057001  1.063684  1.060182  1.062020  1.064090  1.061664  1.059475  1.060250  1.059490  1.064032  1.061826  1.062363  1.060003  1.061867  1.059224 
average row locality = 82996139/78068262 = 1.063123
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    359128    355482    370676    376825    378287    377133    355868    358769    365031    363540    361411    359713    369029    367641    376605    370627 
dram[1]:    361727    361977    385652    383309    381462    378703    370949    366309    362931    371034    365549    357821    371637    367919    376314    375564 
dram[2]:    362483    356995    373980    375068    375498    375170    361798    367713    364983    360890    353996    367382    364678    370293    369462    376608 
dram[3]:    357142    357610    370644    379787    378539    381747    364346    363205    360953    367900    363748    367352    363595    365372    373096    371778 
dram[4]:    358878    357827    379161    382479    372528    377754    362227    365300    367484    364766    366686    365164    363799    364105    372038    369752 
dram[5]:    358220    360914    386832    376049    379985    381632    367152    363989    366560    367368    364354    368640    360576    361011    372766    370513 
dram[6]:    363449    361383    377028    381571    377637    376127    363051    369998    362350    361022    359802    363146    359477    367614    374029    375824 
dram[7]:    358974    358908    383202    382537    380809    378418    360234    359264    361534    360852    367285    367332    369196    366364    370306    372069 
dram[8]:    361495    357827    388315    380126    380287    380760    362223    365856    363817    360247    368846    367591    371406    372294    367693    373835 
dram[9]:    356391    354419    387537    381072    373613    373403    367636    367621    360032    361223    369958    363680    366318    364158    370576    366631 
dram[10]:    360077    357788    375633    382229    372675    380041    369483    369051    365909    365078    367272    369157    372524    366005    371856    374457 
dram[11]:    359210    356293    376607    367254    367300    376558    365914    357877    360162    360357    363694    363731    368735    362171    371472    366663 
total dram reads = 70725853
bank skew: 388315/353996 = 1.10
chip skew: 5938857/5843998 = 1.02
number of total write accesses:
dram[0]:     77905     78593     80124     78947     78293     77515     78660     79485     78929     78378     78704     78286     78803     78212     81801     82270 
dram[1]:     80805     80491     81681     81222     77615     77474     79546     77611     79213     78879     79085     79071     81828     80291     82434     83679 
dram[2]:     81040     81248     80378     78739     77171     79277     78949     79364     77734     79474     78300     77820     80389     79930     83443     83360 
dram[3]:     81409     79891     80542     80908     77051     78849     79670     77953     77230     79554     77514     77922     78354     78413     82847     83947 
dram[4]:     80415     80584     79642     81454     77483     79014     77438     77003     78006     77683     78752     79661     79867     79375     81615     82336 
dram[5]:     81384     79636     80462     80913     77813     77944     78610     77689     78956     77450     80058     79717     79074     79098     82459     82154 
dram[6]:     79846     78761     78945     80300     78142     77896     77388     80206     75802     76718     78972     79153     81311     80071     82988     83201 
dram[7]:     78104     79417     80911     80029     77406     77623     78725     78497     77565     79152     78681     77822     79464     81143     83182     83471 
dram[8]:     80082     79760     80358     80858     77936     78550     79945     79088     79358     78835     79542     79748     80139     79865     82778     81733 
dram[9]:     79676     79457     82313     80230     77586     78339     78029     78310     79506     77497     79316     79057     78281     79108     83486     82407 
dram[10]:     79607     80090     79367     78191     79551     80214     78816     78886     79089     78796     78935     78478     78519     77345     81749     82684 
dram[11]:     80058     79856     78371     78715     78626     79185     78493     78871     78239     78086     78917     78211     79837     78403     81289     83570 
total dram writes = 15269354
bank skew: 83947/75802 = 1.11
chip skew: 1280925/1264905 = 1.01
average mf latency per bank:
dram[0]:        753       771       764       803       763       780       747       770       760       770       752       762       751       773       744       754
dram[1]:        895       936       943       930       937       950       942       928       902       919       951       926       909       914       903       899
dram[2]:        734       706       740       735       726       714       718       713       714       690       711       714       701       695       700       699
dram[3]:        735       754       734       741       732       739       724       730       731       727       733       754       717       729       718       717
dram[4]:        784       741       796       785       786       744       795       757       798       737       806       760       760       732       756       722
dram[5]:        744       833       790       843       766       854       763       847       763       829       772       858       733       812       743       811
dram[6]:        804       762       801       778       802       764       802       765       804       752       817       772       783       755       758       731
dram[7]:        761       737       752       764       744       738       737       718       719       714       749       736       726       723       713       710
dram[8]:       2456       743       790       773       764       760       741       746       751       744       758       761       749       751       723       733
dram[9]:        787       793       799       814       784       814       784       824       763       797       795       821       788       800       769       774
dram[10]:       1046       756      1084       784      1068       780      2214       766      1098       753      1123       776      1067       748      1049       753
dram[11]:        710       706       722       715       702       718       710       696       703       717       709       713       703       702       704       695
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      6584      6192      6337      6373      6792      6033      6201      6463      6414      6160      6405      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      6848      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      5792      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5813      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      6090      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6282      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110942759 n_act=6476719 n_pre=6476703 n_ref_event=0 n_req=6881761 n_rd=5865765 n_rd_L2_A=0 n_write=0 n_wr_bk=1264893 bw_util=0.221
n_activity=85188315 dram_eff=0.3348
bk0: 359128a 76955533i bk1: 355482a 77342986i bk2: 370676a 75883132i bk3: 376825a 75160020i bk4: 378287a 75064992i bk5: 377133a 75200300i bk6: 355868a 77636834i bk7: 358769a 77314519i bk8: 365031a 76545493i bk9: 363540a 76571691i bk10: 361411a 76779983i bk11: 359713a 77135330i bk12: 369029a 75987112i bk13: 367641a 76111159i bk14: 376605a 74668087i bk15: 370627a 75326411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058857
Row_Buffer_Locality_read = 0.060116
Row_Buffer_Locality_write = 0.051589
Bank_Level_Parallism = 10.082144
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.227813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.220976 
total_CMD = 129075533 
util_bw = 28522631 
Wasted_Col = 54413164 
Wasted_Row = 1550808 
Idle = 44588930 

BW Util Bottlenecks: 
RCDc_limit = 88927961 
RCDWRc_limit = 8548437 
WTRc_limit = 35764097 
RTWc_limit = 25399190 
CCDLc_limit = 5547275 
rwq = 0 
CCDLc_limit_alone = 3852009 
WTRc_limit_alone = 34901598 
RTWc_limit_alone = 24566423 

Commands details: 
total_CMD = 129075533 
n_nop = 110942759 
Read = 5865765 
Write = 0 
L2_Alloc = 0 
L2_WB = 1264893 
n_act = 6476719 
n_pre = 6476703 
n_ref = 0 
n_req = 6881761 
total_req = 7130658 

Dual Bus Interface Util: 
issued_total_row = 12953422 
issued_total_col = 7130658 
Row_Bus_Util =  0.100355 
CoL_Bus_Util = 0.055244 
Either_Row_CoL_Bus_Util = 0.140482 
Issued_on_Two_Bus_Simul_Util = 0.015118 
issued_two_Eff = 0.107612 
queue_avg = 14.366215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3662
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110774063 n_act=6536340 n_pre=6536324 n_ref_event=0 n_req=6968905 n_rd=5938857 n_rd_L2_A=0 n_write=0 n_wr_bk=1280895 bw_util=0.2237
n_activity=85264761 dram_eff=0.3387
bk0: 361727a 74909648i bk1: 361977a 74939687i bk2: 385652a 72430516i bk3: 383309a 72768907i bk4: 381462a 73254143i bk5: 378703a 73610584i bk6: 370949a 74515710i bk7: 366309a 75092576i bk8: 362931a 75342241i bk9: 371034a 74425990i bk10: 365549a 74938002i bk11: 357821a 75836275i bk12: 371637a 74028035i bk13: 367919a 74474330i bk14: 376314a 73204898i bk15: 375564a 73235510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062070
Row_Buffer_Locality_read = 0.063133
Row_Buffer_Locality_write = 0.055940
Bank_Level_Parallism = 10.456361
Bank_Level_Parallism_Col = 2.517015
Bank_Level_Parallism_Ready = 1.231878
write_to_read_ratio_blp_rw_average = 0.194607
GrpLevelPara = 2.134423 

BW Util details:
bwutil = 0.223737 
total_CMD = 129075533 
util_bw = 28879006 
Wasted_Col = 54345509 
Wasted_Row = 1379659 
Idle = 44471359 

BW Util Bottlenecks: 
RCDc_limit = 89329414 
RCDWRc_limit = 8571843 
WTRc_limit = 36154119 
RTWc_limit = 26003665 
CCDLc_limit = 5621315 
rwq = 0 
CCDLc_limit_alone = 3895041 
WTRc_limit_alone = 35282248 
RTWc_limit_alone = 25149262 

Commands details: 
total_CMD = 129075533 
n_nop = 110774063 
Read = 5938857 
Write = 0 
L2_Alloc = 0 
L2_WB = 1280895 
n_act = 6536340 
n_pre = 6536324 
n_ref = 0 
n_req = 6968905 
total_req = 7219752 

Dual Bus Interface Util: 
issued_total_row = 13072664 
issued_total_col = 7219752 
Row_Bus_Util =  0.101279 
CoL_Bus_Util = 0.055934 
Either_Row_CoL_Bus_Util = 0.141789 
Issued_on_Two_Bus_Simul_Util = 0.015425 
issued_two_Eff = 0.108786 
queue_avg = 16.375605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110886449 n_act=6499903 n_pre=6499887 n_ref_event=0 n_req=6902544 n_rd=5876997 n_rd_L2_A=0 n_write=0 n_wr_bk=1276604 bw_util=0.2217
n_activity=85203846 dram_eff=0.3358
bk0: 362483a 75874492i bk1: 356995a 76477591i bk2: 373980a 75047928i bk3: 375068a 75025784i bk4: 375498a 74953324i bk5: 375170a 74955033i bk6: 361798a 76655199i bk7: 367713a 75931468i bk8: 364983a 76236245i bk9: 360890a 76700777i bk10: 353996a 77423002i bk11: 367382a 76003001i bk12: 364678a 75980791i bk13: 370293a 75314882i bk14: 369462a 75080727i bk15: 376608a 74331435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058332
Row_Buffer_Locality_read = 0.059737
Row_Buffer_Locality_write = 0.050282
Bank_Level_Parallism = 10.169026
Bank_Level_Parallism_Col = 2.495637
Bank_Level_Parallism_Ready = 1.227144
write_to_read_ratio_blp_rw_average = 0.193523
GrpLevelPara = 2.118326 

BW Util details:
bwutil = 0.221687 
total_CMD = 129075533 
util_bw = 28614401 
Wasted_Col = 54422082 
Wasted_Row = 1486981 
Idle = 44552069 

BW Util Bottlenecks: 
RCDc_limit = 89030204 
RCDWRc_limit = 8640488 
WTRc_limit = 36076463 
RTWc_limit = 25515186 
CCDLc_limit = 5565696 
rwq = 0 
CCDLc_limit_alone = 3862785 
WTRc_limit_alone = 35205827 
RTWc_limit_alone = 24682911 

Commands details: 
total_CMD = 129075533 
n_nop = 110886449 
Read = 5876997 
Write = 0 
L2_Alloc = 0 
L2_WB = 1276604 
n_act = 6499903 
n_pre = 6499887 
n_ref = 0 
n_req = 6902544 
total_req = 7153601 

Dual Bus Interface Util: 
issued_total_row = 12999790 
issued_total_col = 7153601 
Row_Bus_Util =  0.100715 
CoL_Bus_Util = 0.055422 
Either_Row_CoL_Bus_Util = 0.140918 
Issued_on_Two_Bus_Simul_Util = 0.015218 
issued_two_Eff = 0.107994 
queue_avg = 14.270597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2706
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110878716 n_act=6502206 n_pre=6502190 n_ref_event=0 n_req=6909774 n_rd=5886814 n_rd_L2_A=0 n_write=0 n_wr_bk=1272037 bw_util=0.2218
n_activity=85222870 dram_eff=0.336
bk0: 357142a 76394577i bk1: 357610a 76686991i bk2: 370644a 75365939i bk3: 379787a 74217847i bk4: 378539a 74767077i bk5: 381747a 74322537i bk6: 364346a 76122242i bk7: 363205a 76606320i bk8: 360953a 76817726i bk9: 367900a 75697815i bk10: 363748a 76411413i bk11: 367352a 75954609i bk12: 363595a 76296108i bk13: 365372a 76156843i bk14: 373096a 74785439i bk15: 371778a 74752194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058984
Row_Buffer_Locality_read = 0.060331
Row_Buffer_Locality_write = 0.051230
Bank_Level_Parallism = 10.174959
Bank_Level_Parallism_Col = 2.496945
Bank_Level_Parallism_Ready = 1.228003
write_to_read_ratio_blp_rw_average = 0.193607
GrpLevelPara = 2.118974 

BW Util details:
bwutil = 0.221850 
total_CMD = 129075533 
util_bw = 28635402 
Wasted_Col = 54431706 
Wasted_Row = 1470830 
Idle = 44537595 

BW Util Bottlenecks: 
RCDc_limit = 89112231 
RCDWRc_limit = 8602084 
WTRc_limit = 35941063 
RTWc_limit = 25585889 
CCDLc_limit = 5574768 
rwq = 0 
CCDLc_limit_alone = 3867202 
WTRc_limit_alone = 35074337 
RTWc_limit_alone = 24745049 

Commands details: 
total_CMD = 129075533 
n_nop = 110878716 
Read = 5886814 
Write = 0 
L2_Alloc = 0 
L2_WB = 1272037 
n_act = 6502206 
n_pre = 6502190 
n_ref = 0 
n_req = 6909774 
total_req = 7158851 

Dual Bus Interface Util: 
issued_total_row = 13004396 
issued_total_col = 7158851 
Row_Bus_Util =  0.100750 
CoL_Bus_Util = 0.055462 
Either_Row_CoL_Bus_Util = 0.140978 
Issued_on_Two_Bus_Simul_Util = 0.015235 
issued_two_Eff = 0.108065 
queue_avg = 14.457686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110881226 n_act=6501255 n_pre=6501239 n_ref_event=0 n_req=6910927 n_rd=5889948 n_rd_L2_A=0 n_write=0 n_wr_bk=1270310 bw_util=0.2219
n_activity=85250836 dram_eff=0.336
bk0: 358878a 76585626i bk1: 357827a 76613353i bk2: 379161a 74668822i bk3: 382479a 73976710i bk4: 372528a 75417473i bk5: 377754a 74760129i bk6: 362227a 76746334i bk7: 365300a 76447307i bk8: 367484a 76070711i bk9: 364766a 76452275i bk10: 366686a 76264072i bk11: 365164a 76242292i bk12: 363799a 76305997i bk13: 364105a 76392562i bk14: 372038a 75159926i bk15: 369752a 75288486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059278
Row_Buffer_Locality_read = 0.060732
Row_Buffer_Locality_write = 0.050891
Bank_Level_Parallism = 10.147167
Bank_Level_Parallism_Col = 2.496703
Bank_Level_Parallism_Ready = 1.228393
write_to_read_ratio_blp_rw_average = 0.193135
GrpLevelPara = 2.118131 

BW Util details:
bwutil = 0.221894 
total_CMD = 129075533 
util_bw = 28641032 
Wasted_Col = 54451581 
Wasted_Row = 1475730 
Idle = 44507190 

BW Util Bottlenecks: 
RCDc_limit = 89125521 
RCDWRc_limit = 8587640 
WTRc_limit = 35954000 
RTWc_limit = 25538817 
CCDLc_limit = 5580086 
rwq = 0 
CCDLc_limit_alone = 3873273 
WTRc_limit_alone = 35086558 
RTWc_limit_alone = 24699446 

Commands details: 
total_CMD = 129075533 
n_nop = 110881226 
Read = 5889948 
Write = 0 
L2_Alloc = 0 
L2_WB = 1270310 
n_act = 6501255 
n_pre = 6501239 
n_ref = 0 
n_req = 6910927 
total_req = 7160258 

Dual Bus Interface Util: 
issued_total_row = 13002494 
issued_total_col = 7160258 
Row_Bus_Util =  0.100736 
CoL_Bus_Util = 0.055473 
Either_Row_CoL_Bus_Util = 0.140959 
Issued_on_Two_Bus_Simul_Util = 0.015250 
issued_two_Eff = 0.108190 
queue_avg = 14.349798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110844083 n_act=6520821 n_pre=6520805 n_ref_event=0 n_req=6930116 n_rd=5906561 n_rd_L2_A=0 n_write=0 n_wr_bk=1273398 bw_util=0.2225
n_activity=85217498 dram_eff=0.337
bk0: 358220a 75899053i bk1: 360914a 75783457i bk2: 386832a 73147007i bk3: 376049a 74157704i bk4: 379985a 74014588i bk5: 381632a 73801269i bk6: 367152a 75492887i bk7: 363989a 75993320i bk8: 366560a 75523650i bk9: 367368a 75648443i bk10: 364354a 75683893i bk11: 368640a 75286461i bk12: 360576a 76059722i bk13: 361011a 76015023i bk14: 372766a 74298422i bk15: 370513a 74509489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059060
Row_Buffer_Locality_read = 0.060551
Row_Buffer_Locality_write = 0.050457
Bank_Level_Parallism = 10.293881
Bank_Level_Parallism_Col = 2.501608
Bank_Level_Parallism_Ready = 1.227458
write_to_read_ratio_blp_rw_average = 0.193668
GrpLevelPara = 2.123816 

BW Util details:
bwutil = 0.222504 
total_CMD = 129075533 
util_bw = 28719833 
Wasted_Col = 54405525 
Wasted_Row = 1416485 
Idle = 44533690 

BW Util Bottlenecks: 
RCDc_limit = 89272103 
RCDWRc_limit = 8602536 
WTRc_limit = 36044208 
RTWc_limit = 25663533 
CCDLc_limit = 5581796 
rwq = 0 
CCDLc_limit_alone = 3879445 
WTRc_limit_alone = 35179325 
RTWc_limit_alone = 24826065 

Commands details: 
total_CMD = 129075533 
n_nop = 110844083 
Read = 5906561 
Write = 0 
L2_Alloc = 0 
L2_WB = 1273398 
n_act = 6520821 
n_pre = 6520805 
n_ref = 0 
n_req = 6930116 
total_req = 7179959 

Dual Bus Interface Util: 
issued_total_row = 13041626 
issued_total_col = 7179959 
Row_Bus_Util =  0.101039 
CoL_Bus_Util = 0.055626 
Either_Row_CoL_Bus_Util = 0.141246 
Issued_on_Two_Bus_Simul_Util = 0.015418 
issued_two_Eff = 0.109159 
queue_avg = 14.862214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8622
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110870612 n_act=6505500 n_pre=6505484 n_ref_event=0 n_req=6913653 n_rd=5893508 n_rd_L2_A=0 n_write=0 n_wr_bk=1269669 bw_util=0.222
n_activity=85264816 dram_eff=0.336
bk0: 363449a 75940042i bk1: 361383a 76374390i bk2: 377028a 74947352i bk3: 381571a 74266119i bk4: 377637a 74778349i bk5: 376127a 74878502i bk6: 363051a 76542891i bk7: 369998a 75602643i bk8: 362350a 76871005i bk9: 361022a 76939512i bk10: 359802a 76739399i bk11: 363146a 76333643i bk12: 359477a 76495987i bk13: 367614a 75750591i bk14: 374029a 74607945i bk15: 375824a 74361808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059035
Row_Buffer_Locality_read = 0.060333
Row_Buffer_Locality_write = 0.051537
Bank_Level_Parallism = 10.170135
Bank_Level_Parallism_Col = 2.497881
Bank_Level_Parallism_Ready = 1.228189
write_to_read_ratio_blp_rw_average = 0.193054
GrpLevelPara = 2.119889 

BW Util details:
bwutil = 0.221984 
total_CMD = 129075533 
util_bw = 28652708 
Wasted_Col = 54445738 
Wasted_Row = 1473732 
Idle = 44503355 

BW Util Bottlenecks: 
RCDc_limit = 89211446 
RCDWRc_limit = 8567902 
WTRc_limit = 35946334 
RTWc_limit = 25557462 
CCDLc_limit = 5573224 
rwq = 0 
CCDLc_limit_alone = 3872456 
WTRc_limit_alone = 35081125 
RTWc_limit_alone = 24721903 

Commands details: 
total_CMD = 129075533 
n_nop = 110870612 
Read = 5893508 
Write = 0 
L2_Alloc = 0 
L2_WB = 1269669 
n_act = 6505500 
n_pre = 6505484 
n_ref = 0 
n_req = 6913653 
total_req = 7163177 

Dual Bus Interface Util: 
issued_total_row = 13010984 
issued_total_col = 7163177 
Row_Bus_Util =  0.100801 
CoL_Bus_Util = 0.055496 
Either_Row_CoL_Bus_Util = 0.141041 
Issued_on_Two_Bus_Simul_Util = 0.015256 
issued_two_Eff = 0.108171 
queue_avg = 14.377080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3771
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110858806 n_act=6509667 n_pre=6509651 n_ref_event=0 n_req=6919199 n_rd=5897284 n_rd_L2_A=0 n_write=0 n_wr_bk=1271163 bw_util=0.2221
n_activity=85268245 dram_eff=0.3363
bk0: 358974a 76516637i bk1: 358908a 76352018i bk2: 383202a 73683806i bk3: 382537a 73883016i bk4: 380809a 74313389i bk5: 378418a 74585551i bk6: 360234a 76589249i bk7: 359264a 76778820i bk8: 361534a 76745524i bk9: 360852a 76457519i bk10: 367285a 75744151i bk11: 367332a 75694015i bk12: 369196a 75423079i bk13: 366364a 75529186i bk14: 370306a 74830407i bk15: 372069a 74696394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059187
Row_Buffer_Locality_read = 0.060601
Row_Buffer_Locality_write = 0.051027
Bank_Level_Parallism = 10.211967
Bank_Level_Parallism_Col = 2.498518
Bank_Level_Parallism_Ready = 1.227592
write_to_read_ratio_blp_rw_average = 0.193509
GrpLevelPara = 2.121277 

BW Util details:
bwutil = 0.222147 
total_CMD = 129075533 
util_bw = 28673787 
Wasted_Col = 54444382 
Wasted_Row = 1461466 
Idle = 44495898 

BW Util Bottlenecks: 
RCDc_limit = 89209514 
RCDWRc_limit = 8591863 
WTRc_limit = 35957719 
RTWc_limit = 25641711 
CCDLc_limit = 5574812 
rwq = 0 
CCDLc_limit_alone = 3870556 
WTRc_limit_alone = 35093882 
RTWc_limit_alone = 24801292 

Commands details: 
total_CMD = 129075533 
n_nop = 110858806 
Read = 5897284 
Write = 0 
L2_Alloc = 0 
L2_WB = 1271163 
n_act = 6509667 
n_pre = 6509651 
n_ref = 0 
n_req = 6919199 
total_req = 7168447 

Dual Bus Interface Util: 
issued_total_row = 13019318 
issued_total_col = 7168447 
Row_Bus_Util =  0.100866 
CoL_Bus_Util = 0.055537 
Either_Row_CoL_Bus_Util = 0.141132 
Issued_on_Two_Bus_Simul_Util = 0.015270 
issued_two_Eff = 0.108199 
queue_avg = 14.606338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6063
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110811617 n_act=6527910 n_pre=6527894 n_ref_event=0 n_req=6950194 n_rd=5922618 n_rd_L2_A=0 n_write=0 n_wr_bk=1278552 bw_util=0.2232
n_activity=85230056 dram_eff=0.338
bk0: 361495a 75199797i bk1: 357827a 75684699i bk2: 388315a 72604899i bk3: 380126a 73318023i bk4: 380287a 73706601i bk5: 380760a 73549059i bk6: 362223a 75572620i bk7: 365856a 75364432i bk8: 363817a 75416329i bk9: 360247a 75909352i bk10: 368846a 74621887i bk11: 367591a 74734446i bk12: 371406a 74468705i bk13: 372294a 74210024i bk14: 367693a 74458600i bk15: 373835a 73862683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060758
Row_Buffer_Locality_read = 0.062125
Row_Buffer_Locality_write = 0.052882
Bank_Level_Parallism = 10.396794
Bank_Level_Parallism_Col = 2.511411
Bank_Level_Parallism_Ready = 1.230469
write_to_read_ratio_blp_rw_average = 0.194076
GrpLevelPara = 2.130974 

BW Util details:
bwutil = 0.223161 
total_CMD = 129075533 
util_bw = 28804678 
Wasted_Col = 54326741 
Wasted_Row = 1410528 
Idle = 44533586 

BW Util Bottlenecks: 
RCDc_limit = 89237166 
RCDWRc_limit = 8591695 
WTRc_limit = 36152806 
RTWc_limit = 25828222 
CCDLc_limit = 5605782 
rwq = 0 
CCDLc_limit_alone = 3891179 
WTRc_limit_alone = 35283431 
RTWc_limit_alone = 24982994 

Commands details: 
total_CMD = 129075533 
n_nop = 110811617 
Read = 5922618 
Write = 0 
L2_Alloc = 0 
L2_WB = 1278552 
n_act = 6527910 
n_pre = 6527894 
n_ref = 0 
n_req = 6950194 
total_req = 7201170 

Dual Bus Interface Util: 
issued_total_row = 13055804 
issued_total_col = 7201170 
Row_Bus_Util =  0.101149 
CoL_Bus_Util = 0.055790 
Either_Row_CoL_Bus_Util = 0.141498 
Issued_on_Two_Bus_Simul_Util = 0.015441 
issued_two_Eff = 0.109125 
queue_avg = 15.505540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5055
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110894587 n_act=6498588 n_pre=6498572 n_ref_event=0 n_req=6907403 n_rd=5884268 n_rd_L2_A=0 n_write=0 n_wr_bk=1272586 bw_util=0.2218
n_activity=85201792 dram_eff=0.336
bk0: 356391a 76610322i bk1: 354419a 76888357i bk2: 387537a 73099972i bk3: 381072a 73950625i bk4: 373613a 75129848i bk5: 373403a 75098214i bk6: 367636a 75938837i bk7: 367621a 75939028i bk8: 360032a 76456828i bk9: 361223a 76533980i bk10: 369958a 75409162i bk11: 363680a 76088800i bk12: 366318a 75972109i bk13: 364158a 76036656i bk14: 370576a 74766639i bk15: 366631a 75323972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059185
Row_Buffer_Locality_read = 0.060664
Row_Buffer_Locality_write = 0.050676
Bank_Level_Parallism = 10.203815
Bank_Level_Parallism_Col = 2.495987
Bank_Level_Parallism_Ready = 1.227283
write_to_read_ratio_blp_rw_average = 0.193596
GrpLevelPara = 2.119636 

BW Util details:
bwutil = 0.221788 
total_CMD = 129075533 
util_bw = 28627413 
Wasted_Col = 54392601 
Wasted_Row = 1488101 
Idle = 44567418 

BW Util Bottlenecks: 
RCDc_limit = 89019732 
RCDWRc_limit = 8614861 
WTRc_limit = 35931831 
RTWc_limit = 25537855 
CCDLc_limit = 5567576 
rwq = 0 
CCDLc_limit_alone = 3866098 
WTRc_limit_alone = 35065355 
RTWc_limit_alone = 24702853 

Commands details: 
total_CMD = 129075533 
n_nop = 110894587 
Read = 5884268 
Write = 0 
L2_Alloc = 0 
L2_WB = 1272586 
n_act = 6498588 
n_pre = 6498572 
n_ref = 0 
n_req = 6907403 
total_req = 7156854 

Dual Bus Interface Util: 
issued_total_row = 12997160 
issued_total_col = 7156854 
Row_Bus_Util =  0.100694 
CoL_Bus_Util = 0.055447 
Either_Row_CoL_Bus_Util = 0.140855 
Issued_on_Two_Bus_Simul_Util = 0.015286 
issued_two_Eff = 0.108524 
queue_avg = 14.748040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.748
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110819835 n_act=6521287 n_pre=6521271 n_ref_event=0 n_req=6939501 n_rd=5919235 n_rd_L2_A=0 n_write=0 n_wr_bk=1270303 bw_util=0.2228
n_activity=85387476 dram_eff=0.3368
bk0: 360077a 76207530i bk1: 357788a 76498645i bk2: 375633a 74774094i bk3: 382229a 74263186i bk4: 372675a 75026461i bk5: 380041a 74194379i bk6: 369483a 75528246i bk7: 369051a 75564035i bk8: 365909a 75928781i bk9: 365078a 76038023i bk10: 367272a 75779263i bk11: 369157a 75654622i bk12: 372524a 75147550i bk13: 366005a 76016405i bk14: 371856a 74879088i bk15: 374457a 74491139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060265
Row_Buffer_Locality_read = 0.061438
Row_Buffer_Locality_write = 0.053464
Bank_Level_Parallism = 10.217425
Bank_Level_Parallism_Col = 2.502416
Bank_Level_Parallism_Ready = 1.229451
write_to_read_ratio_blp_rw_average = 0.192878
GrpLevelPara = 2.122740 

BW Util details:
bwutil = 0.222801 
total_CMD = 129075533 
util_bw = 28758151 
Wasted_Col = 54518557 
Wasted_Row = 1438863 
Idle = 44359962 

BW Util Bottlenecks: 
RCDc_limit = 89436806 
RCDWRc_limit = 8526282 
WTRc_limit = 35975892 
RTWc_limit = 25690810 
CCDLc_limit = 5598866 
rwq = 0 
CCDLc_limit_alone = 3883538 
WTRc_limit_alone = 35105916 
RTWc_limit_alone = 24845458 

Commands details: 
total_CMD = 129075533 
n_nop = 110819835 
Read = 5919235 
Write = 0 
L2_Alloc = 0 
L2_WB = 1270303 
n_act = 6521287 
n_pre = 6521271 
n_ref = 0 
n_req = 6939501 
total_req = 7189538 

Dual Bus Interface Util: 
issued_total_row = 13042558 
issued_total_col = 7189538 
Row_Bus_Util =  0.101046 
CoL_Bus_Util = 0.055700 
Either_Row_CoL_Bus_Util = 0.141434 
Issued_on_Two_Bus_Simul_Util = 0.015312 
issued_two_Eff = 0.108262 
queue_avg = 15.013502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0135
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=129075533 n_nop=110956624 n_act=6468066 n_pre=6468050 n_ref_event=0 n_req=6862203 n_rd=5843998 n_rd_L2_A=0 n_write=0 n_wr_bk=1268724 bw_util=0.2204
n_activity=85192658 dram_eff=0.334
bk0: 359210a 77272242i bk1: 356293a 77571870i bk2: 376607a 75879059i bk3: 367254a 76656982i bk4: 367300a 76704564i bk5: 376558a 75677280i bk6: 365914a 76955835i bk7: 357877a 77849443i bk8: 360162a 77559668i bk9: 360357a 77579261i bk10: 363694a 77136732i bk11: 363731a 77039067i bk12: 368735a 76341472i bk13: 362171a 77291800i bk14: 371472a 76015436i bk15: 366663a 76071923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057436
Row_Buffer_Locality_read = 0.058690
Row_Buffer_Locality_write = 0.050240
Bank_Level_Parallism = 9.962769
Bank_Level_Parallism_Col = 2.483663
Bank_Level_Parallism_Ready = 1.226663
write_to_read_ratio_blp_rw_average = 0.192620
GrpLevelPara = 2.109221 

BW Util details:
bwutil = 0.220420 
total_CMD = 129075533 
util_bw = 28450887 
Wasted_Col = 54475491 
Wasted_Row = 1570017 
Idle = 44579138 

BW Util Bottlenecks: 
RCDc_limit = 88866124 
RCDWRc_limit = 8592750 
WTRc_limit = 35825147 
RTWc_limit = 25272179 
CCDLc_limit = 5518014 
rwq = 0 
CCDLc_limit_alone = 3830850 
WTRc_limit_alone = 34960945 
RTWc_limit_alone = 24449217 

Commands details: 
total_CMD = 129075533 
n_nop = 110956624 
Read = 5843998 
Write = 0 
L2_Alloc = 0 
L2_WB = 1268724 
n_act = 6468066 
n_pre = 6468050 
n_ref = 0 
n_req = 6862203 
total_req = 7112722 

Dual Bus Interface Util: 
issued_total_row = 12936116 
issued_total_col = 7112722 
Row_Bus_Util =  0.100221 
CoL_Bus_Util = 0.055105 
Either_Row_CoL_Bus_Util = 0.140374 
Issued_on_Two_Bus_Simul_Util = 0.014952 
issued_two_Eff = 0.106515 
queue_avg = 13.564846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5648

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6039287, Miss = 3005619, Miss_rate = 0.498, Pending_hits = 12874, Reservation_fails = 5780
L2_cache_bank[1]: Access = 6007727, Miss = 2999314, Miss_rate = 0.499, Pending_hits = 12764, Reservation_fails = 8157
L2_cache_bank[2]: Access = 6085033, Miss = 3045805, Miss_rate = 0.501, Pending_hits = 14367, Reservation_fails = 2684
L2_cache_bank[3]: Access = 6042270, Miss = 3032220, Miss_rate = 0.502, Pending_hits = 13648, Reservation_fails = 1808
L2_cache_bank[4]: Access = 6033697, Miss = 2996462, Miss_rate = 0.497, Pending_hits = 12459, Reservation_fails = 3838
L2_cache_bank[5]: Access = 6022764, Miss = 3019703, Miss_rate = 0.501, Pending_hits = 12482, Reservation_fails = 4492
L2_cache_bank[6]: Access = 6012627, Miss = 3001648, Miss_rate = 0.499, Pending_hits = 12503, Reservation_fails = 2349
L2_cache_bank[7]: Access = 6095142, Miss = 3024335, Miss_rate = 0.496, Pending_hits = 12699, Reservation_fails = 3919
L2_cache_bank[8]: Access = 6044855, Miss = 3012385, Miss_rate = 0.498, Pending_hits = 13367, Reservation_fails = 4746
L2_cache_bank[9]: Access = 6109395, Miss = 3016729, Miss_rate = 0.494, Pending_hits = 12978, Reservation_fails = 6158
L2_cache_bank[10]: Access = 6047525, Miss = 3026022, Miss_rate = 0.500, Pending_hits = 12935, Reservation_fails = 4333
L2_cache_bank[11]: Access = 6027468, Miss = 3019693, Miss_rate = 0.501, Pending_hits = 12931, Reservation_fails = 4368
L2_cache_bank[12]: Access = 6023485, Miss = 3006398, Miss_rate = 0.499, Pending_hits = 12857, Reservation_fails = 4691
L2_cache_bank[13]: Access = 6070593, Miss = 3026257, Miss_rate = 0.499, Pending_hits = 12713, Reservation_fails = 3118
L2_cache_bank[14]: Access = 6078638, Miss = 3021134, Miss_rate = 0.497, Pending_hits = 12621, Reservation_fails = 6234
L2_cache_bank[15]: Access = 6092456, Miss = 3015336, Miss_rate = 0.495, Pending_hits = 12817, Reservation_fails = 4930
L2_cache_bank[16]: Access = 8089257, Miss = 3033672, Miss_rate = 0.375, Pending_hits = 13200, Reservation_fails = 5725
L2_cache_bank[17]: Access = 6071913, Miss = 3028123, Miss_rate = 0.499, Pending_hits = 13422, Reservation_fails = 3276
L2_cache_bank[18]: Access = 6080457, Miss = 3021651, Miss_rate = 0.497, Pending_hits = 13396, Reservation_fails = 7080
L2_cache_bank[19]: Access = 5967660, Miss = 3001795, Miss_rate = 0.503, Pending_hits = 13095, Reservation_fails = 6415
L2_cache_bank[20]: Access = 8289481, Miss = 3025021, Miss_rate = 0.365, Pending_hits = 13514, Reservation_fails = 6668
L2_cache_bank[21]: Access = 6070463, Miss = 3033394, Miss_rate = 0.500, Pending_hits = 13596, Reservation_fails = 4745
L2_cache_bank[22]: Access = 5975929, Miss = 3002682, Miss_rate = 0.502, Pending_hits = 12248, Reservation_fails = 5250
L2_cache_bank[23]: Access = 5977610, Miss = 2980492, Miss_rate = 0.499, Pending_hits = 11818, Reservation_fails = 3576
L2_total_cache_accesses = 149355732
L2_total_cache_misses = 72395890
L2_total_cache_miss_rate = 0.4847
L2_total_cache_pending_hits = 311304
L2_total_cache_reservation_fails = 114340
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 73810366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 311304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53083944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17641909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 311304
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2838172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 417516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1252521
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 144847523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4508209
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11491
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 102490
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=149355732
icnt_total_pkts_simt_to_mem=149355732
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 149355732
Req_Network_cycles = 50332279
Req_Network_injected_packets_per_cycle =       2.9674 
Req_Network_conflicts_per_cycle =       1.3525
Req_Network_conflicts_per_cycle_util =       2.0607
Req_Bank_Level_Parallism =       4.5213
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5505
Req_Network_out_buffer_full_per_cycle =       0.0356
Req_Network_out_buffer_avg_util =       3.1108

Reply_Network_injected_packets_num = 149355732
Reply_Network_cycles = 50332279
Reply_Network_injected_packets_per_cycle =        2.9674
Reply_Network_conflicts_per_cycle =        1.4845
Reply_Network_conflicts_per_cycle_util =       2.2620
Reply_Bank_Level_Parallism =       4.5214
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1418
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0989
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 14 hrs, 41 min, 1 sec (225661 sec)
gpgpu_simulation_rate = 4654 (inst/sec)
gpgpu_simulation_rate = 223 (cycle/sec)
gpgpu_silicon_slowdown = 6121076x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (3169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 16: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 1504796
gpu_sim_insn = 75725713
gpu_ipc =      50.3229
gpu_tot_sim_cycle = 51837075
gpu_tot_sim_insn = 1126071021
gpu_tot_ipc =      21.7233
gpu_tot_issued_cta = 52199
gpu_occupancy = 58.2449% 
gpu_tot_occupancy = 60.1519% 
max_total_param_size = 0
gpu_stall_dramfull = 15283439
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.4952
partiton_level_parallism_total  =       2.9827
partiton_level_parallism_util =       3.9552
partiton_level_parallism_util_total  =       4.6183
L2_BW  =     152.6691 GB/Sec
L2_BW_total  =     130.2850 GB/Sec
gpu_total_sim_rate=4777

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7687184, Miss = 4371943, Miss_rate = 0.569, Pending_hits = 117633, Reservation_fails = 2156874
	L1D_cache_core[1]: Access = 7783290, Miss = 4410463, Miss_rate = 0.567, Pending_hits = 119931, Reservation_fails = 2060999
	L1D_cache_core[2]: Access = 7182902, Miss = 3916753, Miss_rate = 0.545, Pending_hits = 114413, Reservation_fails = 2034625
	L1D_cache_core[3]: Access = 7838607, Miss = 4418738, Miss_rate = 0.564, Pending_hits = 120936, Reservation_fails = 2133093
	L1D_cache_core[4]: Access = 7995855, Miss = 4566984, Miss_rate = 0.571, Pending_hits = 122247, Reservation_fails = 2124760
	L1D_cache_core[5]: Access = 7535961, Miss = 4095472, Miss_rate = 0.543, Pending_hits = 117419, Reservation_fails = 2042514
	L1D_cache_core[6]: Access = 7976509, Miss = 4488954, Miss_rate = 0.563, Pending_hits = 122694, Reservation_fails = 2149267
	L1D_cache_core[7]: Access = 8062234, Miss = 4605087, Miss_rate = 0.571, Pending_hits = 124156, Reservation_fails = 2258855
	L1D_cache_core[8]: Access = 7941468, Miss = 4493033, Miss_rate = 0.566, Pending_hits = 120071, Reservation_fails = 2055785
	L1D_cache_core[9]: Access = 7860097, Miss = 4414913, Miss_rate = 0.562, Pending_hits = 119695, Reservation_fails = 2126519
	L1D_cache_core[10]: Access = 7983924, Miss = 4482398, Miss_rate = 0.561, Pending_hits = 122292, Reservation_fails = 2135020
	L1D_cache_core[11]: Access = 7926514, Miss = 4443389, Miss_rate = 0.561, Pending_hits = 122038, Reservation_fails = 2156973
	L1D_cache_core[12]: Access = 7571340, Miss = 4252595, Miss_rate = 0.562, Pending_hits = 118886, Reservation_fails = 2008116
	L1D_cache_core[13]: Access = 7856910, Miss = 4442623, Miss_rate = 0.565, Pending_hits = 122943, Reservation_fails = 2146019
	L1D_cache_core[14]: Access = 7796527, Miss = 4342913, Miss_rate = 0.557, Pending_hits = 119825, Reservation_fails = 2059303
	L1D_cache_core[15]: Access = 7572145, Miss = 4231663, Miss_rate = 0.559, Pending_hits = 119092, Reservation_fails = 2014581
	L1D_cache_core[16]: Access = 7308718, Miss = 4015186, Miss_rate = 0.549, Pending_hits = 117549, Reservation_fails = 2004929
	L1D_cache_core[17]: Access = 7765924, Miss = 4384733, Miss_rate = 0.565, Pending_hits = 120559, Reservation_fails = 2033942
	L1D_cache_core[18]: Access = 7702178, Miss = 4329733, Miss_rate = 0.562, Pending_hits = 119860, Reservation_fails = 2103097
	L1D_cache_core[19]: Access = 7760752, Miss = 4381643, Miss_rate = 0.565, Pending_hits = 120643, Reservation_fails = 2121659
	L1D_cache_core[20]: Access = 8018818, Miss = 4554188, Miss_rate = 0.568, Pending_hits = 123440, Reservation_fails = 2129233
	L1D_cache_core[21]: Access = 7919285, Miss = 4465917, Miss_rate = 0.564, Pending_hits = 122409, Reservation_fails = 2070793
	L1D_cache_core[22]: Access = 7800972, Miss = 4401526, Miss_rate = 0.564, Pending_hits = 121980, Reservation_fails = 2131061
	L1D_cache_core[23]: Access = 7775094, Miss = 4381482, Miss_rate = 0.564, Pending_hits = 118235, Reservation_fails = 2083080
	L1D_cache_core[24]: Access = 7651982, Miss = 4265476, Miss_rate = 0.557, Pending_hits = 117843, Reservation_fails = 1993383
	L1D_cache_core[25]: Access = 7691793, Miss = 4325387, Miss_rate = 0.562, Pending_hits = 118170, Reservation_fails = 2082401
	L1D_cache_core[26]: Access = 7684806, Miss = 4249604, Miss_rate = 0.553, Pending_hits = 118472, Reservation_fails = 2073771
	L1D_cache_core[27]: Access = 7860722, Miss = 4447829, Miss_rate = 0.566, Pending_hits = 121360, Reservation_fails = 2010389
	L1D_cache_core[28]: Access = 7790905, Miss = 4356497, Miss_rate = 0.559, Pending_hits = 118225, Reservation_fails = 2169358
	L1D_cache_core[29]: Access = 7859574, Miss = 4481070, Miss_rate = 0.570, Pending_hits = 120559, Reservation_fails = 2207021
	L1D_total_cache_accesses = 233162990
	L1D_total_cache_misses = 131018192
	L1D_total_cache_miss_rate = 0.5619
	L1D_total_cache_pending_hits = 3603575
	L1D_total_cache_reservation_fails = 62877420
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98150182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3603575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118425562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62435975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8372156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3603597
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 391041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2392060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 441445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1828414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 228551475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4611515

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17220815
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 43421961
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 425968
ctas_completed 52199, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
219449, 212298, 246499, 240359, 232978, 231483, 240785, 217326, 234970, 236470, 209775, 229712, 221001, 228266, 223423, 191674, 220916, 238138, 208729, 246241, 249806, 244313, 207112, 232024, 232300, 241159, 214680, 221239, 212117, 235630, 226859, 216408, 
gpgpu_n_tot_thrd_icount = 7024529184
gpgpu_n_tot_w_icount = 219516537
gpgpu_n_stall_shd_mem = 94677005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150003738
gpgpu_n_mem_write_global = 4611515
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 269031372
gpgpu_n_store_insn = 13482308
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 69300742
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78504710
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16172295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15409264	W0_Idle:235007675	W0_Scoreboard:-488537684	W1:108050339	W2:30810688	W3:14742056	W4:8997975	W5:6271010	W6:4722787	W7:3773295	W8:3126517	W9:2661854	W10:2296507	W11:2038037	W12:1861423	W13:1704973	W14:1579616	W15:1441706	W16:1318343	W17:1217195	W18:1132906	W19:1064774	W20:1040966	W21:1048795	W22:1074917	W23:1062749	W24:1026477	W25:934169	W26:821934	W27:708327	W28:629092	W29:554222	W30:506097	W31:419955	W32:10876836
single_issue_nums: WS0:55104500	WS1:54733683	WS2:54948499	WS3:54729855	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1014381568 {8:126797696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 184460600 {40:4611515,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 928241680 {40:23206042,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 776940544 {40:126797696,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 36892120 {8:4611515,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 928241680 {40:23206042,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 458 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28654726 	730245 	1512762 	3280249 	6571628 	9334624 	11736274 	12234633 	9206492 	2793250 	109833 	223 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	70799676 	53774221 	20629967 	6214209 	2539874 	656199 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19445525 	1634293 	161898 	67776 	118844682 	4178034 	1668712 	2037703 	3260599 	2238911 	969477 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	126871911 	19951251 	5868733 	1497972 	354631 	67940 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8978 	38991 	1301 	2006 	486 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060094  1.059429  1.065791  1.067989  1.067035  1.065451  1.061800  1.062519  1.062678  1.061016  1.063462  1.061876  1.064144  1.064145  1.063968  1.061863 
dram[1]:  1.062041  1.063400  1.071576  1.070252  1.071729  1.069212  1.068313  1.065967  1.064093  1.066254  1.068462  1.063677  1.067343  1.065542  1.066334  1.064339 
dram[2]:  1.061103  1.058625  1.065280  1.065995  1.063419  1.065313  1.063543  1.062581  1.060961  1.061281  1.060551  1.063756  1.061809  1.063277  1.061684  1.063707 
dram[3]:  1.058305  1.059589  1.064430  1.066576  1.065655  1.068620  1.061898  1.063315  1.062654  1.061854  1.064193  1.064757  1.062685  1.063719  1.063142  1.063094 
dram[4]:  1.062259  1.059733  1.067225  1.066442  1.064732  1.067005  1.063252  1.062615  1.061816  1.060227  1.067011  1.066041  1.062334  1.063005  1.063791  1.061664 
dram[5]:  1.058213  1.061828  1.069570  1.067074  1.065938  1.068061  1.062129  1.062796  1.060988  1.062560  1.064015  1.065703  1.059866  1.060695  1.063251  1.062637 
dram[6]:  1.061373  1.060616  1.066224  1.067755  1.066268  1.063377  1.062533  1.064951  1.061465  1.061528  1.061954  1.064261  1.062446  1.064404  1.062479  1.064103 
dram[7]:  1.059951  1.059543  1.067042  1.067790  1.066601  1.066036  1.061830  1.060909  1.062096  1.060610  1.064796  1.064363  1.065688  1.064373  1.063521  1.063087 
dram[8]:  1.060244  1.060120  1.071544  1.069676  1.069178  1.070153  1.062461  1.063786  1.062720  1.062686  1.065804  1.067175  1.067018  1.065982  1.062160  1.063866 
dram[9]:  1.059559  1.058609  1.069021  1.067514  1.064509  1.064565  1.064366  1.064494  1.060038  1.060295  1.067045  1.064722  1.064745  1.063933  1.063212  1.061775 
dram[10]:  1.059886  1.058960  1.066548  1.067754  1.068344  1.068306  1.067964  1.064457  1.065003  1.061437  1.065937  1.067122  1.066298  1.062938  1.063042  1.062973 
dram[11]:  1.058482  1.058040  1.064647  1.061283  1.062726  1.064691  1.062359  1.060259  1.061153  1.060360  1.064647  1.062502  1.063137  1.061001  1.062945  1.060284 
average row locality = 86164957/80992407 = 1.063865
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    375294    371676    386934    392846    393997    392558    371089    374109    380704    378774    376520    374746    384623    383114    392184    386107 
dram[1]:    377845    378143    401605    399596    396713    394558    386475    381789    378518    386262    380210    372696    386958    383219    391960    391321 
dram[2]:    378660    372680    390284    391595    391070    390487    377064    383176    380467    376471    369003    382609    380125    385793    384727    391988 
dram[3]:    373446    373789    386942    395914    393610    397191    380089    378747    376317    383341    378604    382078    378945    381187    388696    387463 
dram[4]:    375040    373785    395341    398428    388181    392930    377381    380718    383185    380244    381613    379951    379305    379366    387314    385505 
dram[5]:    374401    377176    402790    391758    395229    397012    382756    379653    382076    382818    379357    383450    376017    376586    388585    386345 
dram[6]:    379591    377321    393460    397969    392964    391560    378383    385790    377783    376623    374652    378100    374633    383208    389557    391478 
dram[7]:    374831    375029    399537    398958    396083    393932    375882    374748    376907    376197    382657    382531    384569    381770    385718    387720 
dram[8]:    377565    373800    404450    396318    395492    395928    377607    381560    379145    375549    383679    382254    386798    387996    383602    389556 
dram[9]:    372731    370693    403493    396978    388745    388902    383462    383133    375779    376906    384973    378622    381841    379703    386128    382465 
dram[10]:    376107    373810    391668    398137    388271    395292    384957    384758    381148    380166    382364    384288    387685    381448    387578    390174 
dram[11]:    375216    371949    393020    383661    382496    391745    381829    373317    375632    375673    378362    379043    384160    378216    387171    382338 
total dram reads = 73717670
bank skew: 404450/369003 = 1.10
chip skew: 6187868/6093828 = 1.02
number of total write accesses:
dram[0]:     79261     79880     81450     80307     79518     78675     79945     80745     80187     79562     80064     79684     80070     79504     83101     83541 
dram[1]:     82086     81818     82973     82493     78800     78621     80847     78952     80410     80131     80357     80372     83075     81519     83663     84947 
dram[2]:     82297     82545     81620     80068     78327     80493     80183     80633     78917     80731     79594     79134     81605     81259     84703     84629 
dram[3]:     82669     81145     81897     82248     78306     80035     80845     79310     78504     80788     78835     79156     79564     79739     84218     85234 
dram[4]:     81705     81829     80989     82722     78697     80264     78663     78154     79194     78935     80050     80951     81149     80620     82974     83620 
dram[5]:     82652     80941     81752     82291     79019     79168     79853     78890     80185     78809     81292     80997     80281     80408     83658     83499 
dram[6]:     81128     80068     80325     81677     79362     79172     78578     81452     77092     78013     80291     80508     82588     81383     84320     84531 
dram[7]:     79375     80683     82270     81342     78613     78847     79949     79683     78837     80417     79966     79135     80853     82374     84502     84756 
dram[8]:     81310     81033     81690     82193     79141     79735     81161     80347     80609     80140     80826     81000     81391     81208     84160     83039 
dram[9]:     81002     80750     83665     81531     78866     79525     79342     79581     80759     78758     80712     80452     79523     80388     84735     83702 
dram[10]:     80876     81382     80658     79516     80771     81455     79998     80114     80337     80021     80278     79768     79739     78637     83067     83960 
dram[11]:     81370     81181     79667     80022     79891     80370     79708     80091     79458     79391     80192     79492     81104     79738     82560     84849 
total dram writes = 15514025
bank skew: 85234/77092 = 1.11
chip skew: 1301064/1285494 = 1.01
average mf latency per bank:
dram[0]:        754       768       765       801       764       778       748       768       760       768       752       760       750       771       744       753
dram[1]:        886       926       934       923       928       941       932       920       894       911       941       917       900       906       896       892
dram[2]:        732       704       738       734       725       713       716       710       713       690       710       712       699       694       699       698
dram[3]:        734       752       735       741       731       737       724       728       729       725       732       751       716       728       718       717
dram[4]:        779       737       791       781       781       741       790       754       793       734       800       756       756       728       753       720
dram[5]:        741       826       788       837       762       848       760       840       759       822       768       851       730       806       742       806
dram[6]:        799       760       798       776       798       761       798       763       800       750       812       770       779       752       756       730
dram[7]:        761       737       754       764       744       737       738       719       721       714       749       735       726       722       714       710
dram[8]:       2391       740       787       771       761       757       739       744       748       741       755       759       746       748       722       731
dram[9]:        783       790       796       811       780       812       783       820       760       793       791       817       785       796       767       771
dram[10]:       1032       753      1069       781      1054       776      2213       763      1082       750      1106       773      1052       745      1035       750
dram[11]:        709       704       723       715       702       717       710       695       703       715       708       712       703       702       704       696
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      6848      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114132320 n_act=6720452 n_pre=6720436 n_ref_event=0 n_req=7146235 n_rd=6115275 n_rd_L2_A=0 n_write=0 n_wr_bk=1285494 bw_util=0.2227
n_activity=88674270 dram_eff=0.3338
bk0: 375294a 78887813i bk1: 371676a 79277618i bk2: 386934a 77793527i bk3: 392846a 77096095i bk4: 393997a 77067079i bk5: 392558a 77235389i bk6: 371089a 79680757i bk7: 374109a 79341289i bk8: 380704a 78544336i bk9: 378774a 78630497i bk10: 376520a 78836836i bk11: 374746a 79188400i bk12: 384623a 77989652i bk13: 383114a 78117455i bk14: 392184a 76679313i bk15: 386107a 77349092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059581
Row_Buffer_Locality_read = 0.060940
Row_Buffer_Locality_write = 0.051525
Bank_Level_Parallism = 10.031610
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223603
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.222689 
total_CMD = 132934533 
util_bw = 29603076 
Wasted_Col = 56590092 
Wasted_Row = 1708638 
Idle = 45032727 

BW Util Bottlenecks: 
RCDc_limit = 92675999 
RCDWRc_limit = 8670036 
WTRc_limit = 36450665 
RTWc_limit = 25926314 
CCDLc_limit = 5768133 
rwq = 0 
CCDLc_limit_alone = 4033947 
WTRc_limit_alone = 35569749 
RTWc_limit_alone = 25073044 

Commands details: 
total_CMD = 132934533 
n_nop = 114132320 
Read = 6115275 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285494 
n_act = 6720452 
n_pre = 6720436 
n_ref = 0 
n_req = 7146235 
total_req = 7400769 

Dual Bus Interface Util: 
issued_total_row = 13440888 
issued_total_col = 7400769 
Row_Bus_Util =  0.101109 
CoL_Bus_Util = 0.055672 
Either_Row_CoL_Bus_Util = 0.141440 
Issued_on_Two_Bus_Simul_Util = 0.015342 
issued_two_Eff = 0.108468 
queue_avg = 14.468137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=113967136 n_act=6779520 n_pre=6779504 n_ref_event=0 n_req=7232497 n_rd=6187868 n_rd_L2_A=0 n_write=0 n_wr_bk=1301064 bw_util=0.2253
n_activity=88744762 dram_eff=0.3375
bk0: 377845a 76868790i bk1: 378143a 76884105i bk2: 401605a 74409192i bk3: 399596a 74696152i bk4: 396713a 75305204i bk5: 394558a 75601613i bk6: 386475a 76503734i bk7: 381789a 77092376i bk8: 378518a 77351295i bk9: 386262a 76480632i bk10: 380210a 77043345i bk11: 372696a 77909712i bk12: 386958a 76069368i bk13: 383219a 76511380i bk14: 391960a 75210058i bk15: 391321a 75210862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062631
Row_Buffer_Locality_read = 0.063779
Row_Buffer_Locality_write = 0.055829
Bank_Level_Parallism = 10.391108
Bank_Level_Parallism_Col = 2.505284
Bank_Level_Parallism_Ready = 1.227480
write_to_read_ratio_blp_rw_average = 0.190953
GrpLevelPara = 2.126109 

BW Util details:
bwutil = 0.225342 
total_CMD = 132934533 
util_bw = 29955728 
Wasted_Col = 56514516 
Wasted_Row = 1541268 
Idle = 44923021 

BW Util Bottlenecks: 
RCDc_limit = 93073359 
RCDWRc_limit = 8690642 
WTRc_limit = 36821641 
RTWc_limit = 26517953 
CCDLc_limit = 5841652 
rwq = 0 
CCDLc_limit_alone = 4076952 
WTRc_limit_alone = 35931459 
RTWc_limit_alone = 25643435 

Commands details: 
total_CMD = 132934533 
n_nop = 113967136 
Read = 6187868 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301064 
n_act = 6779520 
n_pre = 6779504 
n_ref = 0 
n_req = 7232497 
total_req = 7488932 

Dual Bus Interface Util: 
issued_total_row = 13559024 
issued_total_col = 7488932 
Row_Bus_Util =  0.101998 
CoL_Bus_Util = 0.056335 
Either_Row_CoL_Bus_Util = 0.142682 
Issued_on_Two_Bus_Simul_Util = 0.015651 
issued_two_Eff = 0.109691 
queue_avg = 16.418568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114076606 n_act=6743451 n_pre=6743435 n_ref_event=0 n_req=7166260 n_rd=6126199 n_rd_L2_A=0 n_write=0 n_wr_bk=1296738 bw_util=0.2234
n_activity=88686831 dram_eff=0.3348
bk0: 378660a 77844407i bk1: 372680a 78492994i bk2: 390284a 77007053i bk3: 391595a 76945992i bk4: 391070a 76986241i bk5: 390487a 77031061i bk6: 377064a 78732492i bk7: 383176a 77992570i bk8: 380467a 78298900i bk9: 376471a 78732924i bk10: 369003a 79506854i bk11: 382609a 78064988i bk12: 380125a 78040450i bk13: 385793a 77331990i bk14: 384727a 77153298i bk15: 391988a 76389767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059000
Row_Buffer_Locality_read = 0.060485
Row_Buffer_Locality_write = 0.050252
Bank_Level_Parallism = 10.109347
Bank_Level_Parallism_Col = 2.484479
Bank_Level_Parallism_Ready = 1.222944
write_to_read_ratio_blp_rw_average = 0.189829
GrpLevelPara = 2.110449 

BW Util details:
bwutil = 0.223356 
total_CMD = 132934533 
util_bw = 29691748 
Wasted_Col = 56598545 
Wasted_Row = 1646141 
Idle = 44998099 

BW Util Bottlenecks: 
RCDc_limit = 92786983 
RCDWRc_limit = 8758620 
WTRc_limit = 36745462 
RTWc_limit = 26019996 
CCDLc_limit = 5783903 
rwq = 0 
CCDLc_limit_alone = 4043445 
WTRc_limit_alone = 35856796 
RTWc_limit_alone = 25168204 

Commands details: 
total_CMD = 132934533 
n_nop = 114076606 
Read = 6126199 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296738 
n_act = 6743451 
n_pre = 6743435 
n_ref = 0 
n_req = 7166260 
total_req = 7422937 

Dual Bus Interface Util: 
issued_total_row = 13486886 
issued_total_col = 7422937 
Row_Bus_Util =  0.101455 
CoL_Bus_Util = 0.055839 
Either_Row_CoL_Bus_Util = 0.141859 
Issued_on_Two_Bus_Simul_Util = 0.015435 
issued_two_Eff = 0.108808 
queue_avg = 14.326065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3261
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114068230 n_act=6746171 n_pre=6746155 n_ref_event=0 n_req=7174075 n_rd=6136359 n_rd_L2_A=0 n_write=0 n_wr_bk=1292493 bw_util=0.2235
n_activity=88706915 dram_eff=0.335
bk0: 373446a 78333549i bk1: 373789a 78640397i bk2: 386942a 77286554i bk3: 395914a 76164375i bk4: 393610a 76842101i bk5: 397191a 76350934i bk6: 380089a 78111050i bk7: 378747a 78624487i bk8: 376317a 78861708i bk9: 383341a 77751927i bk10: 378604a 78495130i bk11: 382078a 78080070i bk12: 378945a 78355330i bk13: 381187a 78141366i bk14: 388696a 76797357i bk15: 387463a 76759363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059646
Row_Buffer_Locality_read = 0.061078
Row_Buffer_Locality_write = 0.051176
Bank_Level_Parallism = 10.118868
Bank_Level_Parallism_Col = 2.486060
Bank_Level_Parallism_Ready = 1.223757
write_to_read_ratio_blp_rw_average = 0.190000
GrpLevelPara = 2.111356 

BW Util details:
bwutil = 0.223534 
total_CMD = 132934533 
util_bw = 29715408 
Wasted_Col = 56606696 
Wasted_Row = 1627736 
Idle = 44984693 

BW Util Bottlenecks: 
RCDc_limit = 92866475 
RCDWRc_limit = 8722845 
WTRc_limit = 36618394 
RTWc_limit = 26107085 
CCDLc_limit = 5794702 
rwq = 0 
CCDLc_limit_alone = 4048696 
WTRc_limit_alone = 35733470 
RTWc_limit_alone = 25246003 

Commands details: 
total_CMD = 132934533 
n_nop = 114068230 
Read = 6136359 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292493 
n_act = 6746171 
n_pre = 6746155 
n_ref = 0 
n_req = 7174075 
total_req = 7428852 

Dual Bus Interface Util: 
issued_total_row = 13492326 
issued_total_col = 7428852 
Row_Bus_Util =  0.101496 
CoL_Bus_Util = 0.055884 
Either_Row_CoL_Bus_Util = 0.141922 
Issued_on_Two_Bus_Simul_Util = 0.015458 
issued_two_Eff = 0.108918 
queue_avg = 14.535388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5354
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114073894 n_act=6744103 n_pre=6744087 n_ref_event=0 n_req=7173809 n_rd=6138287 n_rd_L2_A=0 n_write=0 n_wr_bk=1290516 bw_util=0.2235
n_activity=88732900 dram_eff=0.3349
bk0: 375040a 78562524i bk1: 373785a 78613341i bk2: 395341a 76644685i bk3: 398428a 75982772i bk4: 388181a 77445329i bk5: 392930a 76844317i bk6: 377381a 78835499i bk7: 380718a 78504648i bk8: 383185a 78110938i bk9: 380244a 78514050i bk10: 381613a 78366121i bk11: 379951a 78356023i bk12: 379305a 78358820i bk13: 379366a 78472828i bk14: 387314a 77219256i bk15: 385505a 77309077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059899
Row_Buffer_Locality_read = 0.061430
Row_Buffer_Locality_write = 0.050828
Bank_Level_Parallism = 10.086864
Bank_Level_Parallism_Col = 2.485478
Bank_Level_Parallism_Ready = 1.224119
write_to_read_ratio_blp_rw_average = 0.189505
GrpLevelPara = 2.110185 

BW Util details:
bwutil = 0.223533 
total_CMD = 132934533 
util_bw = 29715212 
Wasted_Col = 56625428 
Wasted_Row = 1635543 
Idle = 44958350 

BW Util Bottlenecks: 
RCDc_limit = 92871193 
RCDWRc_limit = 8706715 
WTRc_limit = 36622442 
RTWc_limit = 26048283 
CCDLc_limit = 5799538 
rwq = 0 
CCDLc_limit_alone = 4055086 
WTRc_limit_alone = 35737017 
RTWc_limit_alone = 25189256 

Commands details: 
total_CMD = 132934533 
n_nop = 114073894 
Read = 6138287 
Write = 0 
L2_Alloc = 0 
L2_WB = 1290516 
n_act = 6744103 
n_pre = 6744087 
n_ref = 0 
n_req = 7173809 
total_req = 7428803 

Dual Bus Interface Util: 
issued_total_row = 13488190 
issued_total_col = 7428803 
Row_Bus_Util =  0.101465 
CoL_Bus_Util = 0.055883 
Either_Row_CoL_Bus_Util = 0.141879 
Issued_on_Two_Bus_Simul_Util = 0.015469 
issued_two_Eff = 0.109029 
queue_avg = 14.385617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3856
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114032982 n_act=6764644 n_pre=6764628 n_ref_event=0 n_req=7194172 n_rd=6156009 n_rd_L2_A=0 n_write=0 n_wr_bk=1293695 bw_util=0.2242
n_activity=88699380 dram_eff=0.336
bk0: 374401a 77864807i bk1: 377176a 77725129i bk2: 402790a 75122244i bk3: 391758a 76152236i bk4: 395229a 76077134i bk5: 397012a 75839117i bk6: 382756a 77506658i bk7: 379653a 78001169i bk8: 382076a 77567483i bk9: 382818a 77691688i bk10: 379357a 77780581i bk11: 383450a 77391686i bk12: 376017a 78117162i bk13: 376586a 78051418i bk14: 388585a 76303649i bk15: 386345a 76501617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059705
Row_Buffer_Locality_read = 0.061277
Row_Buffer_Locality_write = 0.050385
Bank_Level_Parallism = 10.231638
Bank_Level_Parallism_Col = 2.490203
Bank_Level_Parallism_Ready = 1.223133
write_to_read_ratio_blp_rw_average = 0.190038
GrpLevelPara = 2.115850 

BW Util details:
bwutil = 0.224162 
total_CMD = 132934533 
util_bw = 29798816 
Wasted_Col = 56582132 
Wasted_Row = 1572227 
Idle = 44981358 

BW Util Bottlenecks: 
RCDc_limit = 93029491 
RCDWRc_limit = 8721914 
WTRc_limit = 36714138 
RTWc_limit = 26175454 
CCDLc_limit = 5800440 
rwq = 0 
CCDLc_limit_alone = 4060022 
WTRc_limit_alone = 35831118 
RTWc_limit_alone = 25318056 

Commands details: 
total_CMD = 132934533 
n_nop = 114032982 
Read = 6156009 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293695 
n_act = 6764644 
n_pre = 6764628 
n_ref = 0 
n_req = 7194172 
total_req = 7449704 

Dual Bus Interface Util: 
issued_total_row = 13529272 
issued_total_col = 7449704 
Row_Bus_Util =  0.101774 
CoL_Bus_Util = 0.056040 
Either_Row_CoL_Bus_Util = 0.142187 
Issued_on_Two_Bus_Simul_Util = 0.015627 
issued_two_Eff = 0.109908 
queue_avg = 14.910381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9104
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114058835 n_act=6749652 n_pre=6749636 n_ref_event=0 n_req=7178303 n_rd=6143072 n_rd_L2_A=0 n_write=0 n_wr_bk=1290488 bw_util=0.2237
n_activity=88750839 dram_eff=0.335
bk0: 379591a 77884467i bk1: 377321a 78322210i bk2: 393460a 76839155i bk3: 397969a 76160794i bk4: 392964a 76818766i bk5: 391560a 76907036i bk6: 378383a 78571019i bk7: 385790a 77586307i bk8: 377783a 78874648i bk9: 376623a 78938976i bk10: 374652a 78822647i bk11: 378100a 78395136i bk12: 374633a 78557437i bk13: 383208a 77752417i bk14: 389557a 76610130i bk15: 391478a 76353561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059715
Row_Buffer_Locality_read = 0.061102
Row_Buffer_Locality_write = 0.051486
Bank_Level_Parallism = 10.116776
Bank_Level_Parallism_Col = 2.487099
Bank_Level_Parallism_Ready = 1.223981
write_to_read_ratio_blp_rw_average = 0.189550
GrpLevelPara = 2.112273 

BW Util details:
bwutil = 0.223676 
total_CMD = 132934533 
util_bw = 29734240 
Wasted_Col = 56623823 
Wasted_Row = 1631460 
Idle = 44945010 

BW Util Bottlenecks: 
RCDc_limit = 92963461 
RCDWRc_limit = 8691212 
WTRc_limit = 36630743 
RTWc_limit = 26091216 
CCDLc_limit = 5793110 
rwq = 0 
CCDLc_limit_alone = 4053397 
WTRc_limit_alone = 35747519 
RTWc_limit_alone = 25234727 

Commands details: 
total_CMD = 132934533 
n_nop = 114058835 
Read = 6143072 
Write = 0 
L2_Alloc = 0 
L2_WB = 1290488 
n_act = 6749652 
n_pre = 6749636 
n_ref = 0 
n_req = 7178303 
total_req = 7433560 

Dual Bus Interface Util: 
issued_total_row = 13499288 
issued_total_col = 7433560 
Row_Bus_Util =  0.101548 
CoL_Bus_Util = 0.055919 
Either_Row_CoL_Bus_Util = 0.141992 
Issued_on_Two_Bus_Simul_Util = 0.015475 
issued_two_Eff = 0.108984 
queue_avg = 14.465826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4658
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114048134 n_act=6753711 n_pre=6753695 n_ref_event=0 n_req=7183770 n_rd=6147069 n_rd_L2_A=0 n_write=0 n_wr_bk=1291602 bw_util=0.2238
n_activity=88754165 dram_eff=0.3352
bk0: 374831a 78480203i bk1: 375029a 78303570i bk2: 399537a 75603352i bk3: 398958a 75791349i bk4: 396083a 76342258i bk5: 393932a 76592247i bk6: 375882a 78581392i bk7: 374748a 78777300i bk8: 376907a 78790479i bk9: 376197a 78499019i bk10: 382657a 77763239i bk11: 382531a 77748115i bk12: 384569a 77446277i bk13: 381770a 77557293i bk14: 385718a 76829958i bk15: 387720a 76689201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059865
Row_Buffer_Locality_read = 0.061360
Row_Buffer_Locality_write = 0.051003
Bank_Level_Parallism = 10.157413
Bank_Level_Parallism_Col = 2.487807
Bank_Level_Parallism_Ready = 1.223338
write_to_read_ratio_blp_rw_average = 0.189984
GrpLevelPara = 2.113692 

BW Util details:
bwutil = 0.223830 
total_CMD = 132934533 
util_bw = 29754684 
Wasted_Col = 56617307 
Wasted_Row = 1620665 
Idle = 44941877 

BW Util Bottlenecks: 
RCDc_limit = 92963023 
RCDWRc_limit = 8712060 
WTRc_limit = 36628359 
RTWc_limit = 26173632 
CCDLc_limit = 5795006 
rwq = 0 
CCDLc_limit_alone = 4051838 
WTRc_limit_alone = 35746475 
RTWc_limit_alone = 25312348 

Commands details: 
total_CMD = 132934533 
n_nop = 114048134 
Read = 6147069 
Write = 0 
L2_Alloc = 0 
L2_WB = 1291602 
n_act = 6753711 
n_pre = 6753695 
n_ref = 0 
n_req = 7183770 
total_req = 7438671 

Dual Bus Interface Util: 
issued_total_row = 13507406 
issued_total_col = 7438671 
Row_Bus_Util =  0.101609 
CoL_Bus_Util = 0.055957 
Either_Row_CoL_Bus_Util = 0.142073 
Issued_on_Two_Bus_Simul_Util = 0.015494 
issued_two_Eff = 0.109056 
queue_avg = 14.694582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6946
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114002100 n_act=6771319 n_pre=6771303 n_ref_event=0 n_req=7213695 n_rd=6171299 n_rd_L2_A=0 n_write=0 n_wr_bk=1298983 bw_util=0.2248
n_activity=88713329 dram_eff=0.3368
bk0: 377565a 77159828i bk1: 373800a 77666591i bk2: 404450a 74584167i bk3: 396318a 75289072i bk4: 395492a 75797497i bk5: 395928a 75646065i bk6: 377607a 77627245i bk7: 381560a 77384039i bk8: 379145a 77493606i bk9: 375549a 77962658i bk10: 383679a 76730296i bk11: 382254a 76844679i bk12: 386798a 76519065i bk13: 387996a 76211166i bk14: 383602a 76421933i bk15: 389556a 75869378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061324
Row_Buffer_Locality_read = 0.062766
Row_Buffer_Locality_write = 0.052790
Bank_Level_Parallism = 10.328933
Bank_Level_Parallism_Col = 2.499816
Bank_Level_Parallism_Ready = 1.226171
write_to_read_ratio_blp_rw_average = 0.190448
GrpLevelPara = 2.122737 

BW Util details:
bwutil = 0.224781 
total_CMD = 132934533 
util_bw = 29881128 
Wasted_Col = 56502692 
Wasted_Row = 1569414 
Idle = 44981299 

BW Util Bottlenecks: 
RCDc_limit = 92985889 
RCDWRc_limit = 8712146 
WTRc_limit = 36835565 
RTWc_limit = 26345391 
CCDLc_limit = 5824316 
rwq = 0 
CCDLc_limit_alone = 4071511 
WTRc_limit_alone = 35948201 
RTWc_limit_alone = 25479950 

Commands details: 
total_CMD = 132934533 
n_nop = 114002100 
Read = 6171299 
Write = 0 
L2_Alloc = 0 
L2_WB = 1298983 
n_act = 6771319 
n_pre = 6771303 
n_ref = 0 
n_req = 7213695 
total_req = 7470282 

Dual Bus Interface Util: 
issued_total_row = 13542622 
issued_total_col = 7470282 
Row_Bus_Util =  0.101874 
CoL_Bus_Util = 0.056195 
Either_Row_CoL_Bus_Util = 0.142419 
Issued_on_Two_Bus_Simul_Util = 0.015650 
issued_two_Eff = 0.109889 
queue_avg = 15.519650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5196
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114082355 n_act=6743239 n_pre=6743223 n_ref_event=0 n_req=7172701 n_rd=6134554 n_rd_L2_A=0 n_write=0 n_wr_bk=1293291 bw_util=0.2235
n_activity=88687336 dram_eff=0.335
bk0: 372731a 78495489i bk1: 370693a 78783696i bk2: 403493a 75040818i bk3: 396978a 75899106i bk4: 388745a 77171200i bk5: 388902a 77112446i bk6: 383462a 77886531i bk7: 383133a 77931005i bk8: 375779a 78445382i bk9: 376906a 78501288i bk10: 384973a 77432701i bk11: 378622a 78140435i bk12: 381841a 77965798i bk13: 379703a 78033195i bk14: 386128a 76763372i bk15: 382465a 77281592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059875
Row_Buffer_Locality_read = 0.061436
Row_Buffer_Locality_write = 0.050650
Bank_Level_Parallism = 10.153199
Bank_Level_Parallism_Col = 2.485395
Bank_Level_Parallism_Ready = 1.223100
write_to_read_ratio_blp_rw_average = 0.190029
GrpLevelPara = 2.112217 

BW Util details:
bwutil = 0.223504 
total_CMD = 132934533 
util_bw = 29711380 
Wasted_Col = 56566448 
Wasted_Row = 1644127 
Idle = 45012578 

BW Util Bottlenecks: 
RCDc_limit = 92775172 
RCDWRc_limit = 8736608 
WTRc_limit = 36617870 
RTWc_limit = 26066433 
CCDLc_limit = 5787329 
rwq = 0 
CCDLc_limit_alone = 4047232 
WTRc_limit_alone = 35733504 
RTWc_limit_alone = 25210702 

Commands details: 
total_CMD = 132934533 
n_nop = 114082355 
Read = 6134554 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293291 
n_act = 6743239 
n_pre = 6743223 
n_ref = 0 
n_req = 7172701 
total_req = 7427845 

Dual Bus Interface Util: 
issued_total_row = 13486462 
issued_total_col = 7427845 
Row_Bus_Util =  0.101452 
CoL_Bus_Util = 0.055876 
Either_Row_CoL_Bus_Util = 0.141815 
Issued_on_Two_Bus_Simul_Util = 0.015512 
issued_two_Eff = 0.109384 
queue_avg = 14.837981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.838
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114010387 n_act=6764268 n_pre=6764252 n_ref_event=0 n_req=7202790 n_rd=6167851 n_rd_L2_A=0 n_write=0 n_wr_bk=1290577 bw_util=0.2244
n_activity=88874442 dram_eff=0.3357
bk0: 376107a 78189778i bk1: 373810a 78492663i bk2: 391668a 76775500i bk3: 398137a 76257827i bk4: 388271a 77072782i bk5: 395292a 76270174i bk6: 384957a 77576036i bk7: 384758a 77583017i bk8: 381148a 78014456i bk9: 380166a 78141636i bk10: 382364a 77857799i bk11: 384288a 77746685i bk12: 387685a 77242864i bk13: 381448a 78078216i bk14: 387578a 76904978i bk15: 390174a 76510392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060882
Row_Buffer_Locality_read = 0.062143
Row_Buffer_Locality_write = 0.053366
Bank_Level_Parallism = 10.154032
Bank_Level_Parallism_Col = 2.490778
Bank_Level_Parallism_Ready = 1.225143
write_to_read_ratio_blp_rw_average = 0.189245
GrpLevelPara = 2.114546 

BW Util details:
bwutil = 0.224424 
total_CMD = 132934533 
util_bw = 29833712 
Wasted_Col = 56695863 
Wasted_Row = 1600272 
Idle = 44804686 

BW Util Bottlenecks: 
RCDc_limit = 93184846 
RCDWRc_limit = 8646216 
WTRc_limit = 36639852 
RTWc_limit = 26196860 
CCDLc_limit = 5816744 
rwq = 0 
CCDLc_limit_alone = 4064273 
WTRc_limit_alone = 35752329 
RTWc_limit_alone = 25331912 

Commands details: 
total_CMD = 132934533 
n_nop = 114010387 
Read = 6167851 
Write = 0 
L2_Alloc = 0 
L2_WB = 1290577 
n_act = 6764268 
n_pre = 6764252 
n_ref = 0 
n_req = 7202790 
total_req = 7458428 

Dual Bus Interface Util: 
issued_total_row = 13528520 
issued_total_col = 7458428 
Row_Bus_Util =  0.101768 
CoL_Bus_Util = 0.056106 
Either_Row_CoL_Bus_Util = 0.142357 
Issued_on_Two_Bus_Simul_Util = 0.015517 
issued_two_Eff = 0.109004 
queue_avg = 15.056147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0561
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132934533 n_nop=114145613 n_act=6711877 n_pre=6711861 n_ref_event=0 n_req=7126650 n_rd=6093828 n_rd_L2_A=0 n_write=0 n_wr_bk=1289084 bw_util=0.2222
n_activity=88675491 dram_eff=0.333
bk0: 375216a 79240043i bk1: 371949a 79593904i bk2: 393020a 77805183i bk3: 383661a 78589836i bk4: 382496a 78766490i bk5: 391745a 77748298i bk6: 381829a 78943059i bk7: 373317a 79893997i bk8: 375632a 79594337i bk9: 375673a 79648873i bk10: 378362a 79255196i bk11: 379043a 79094664i bk12: 384160a 78366003i bk13: 378216a 79261946i bk14: 387171a 78010406i bk15: 382338a 78086544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058200
Row_Buffer_Locality_read = 0.059548
Row_Buffer_Locality_write = 0.050248
Bank_Level_Parallism = 9.914393
Bank_Level_Parallism_Col = 2.473321
Bank_Level_Parallism_Ready = 1.222461
write_to_read_ratio_blp_rw_average = 0.189024
GrpLevelPara = 2.101915 

BW Util details:
bwutil = 0.222152 
total_CMD = 132934533 
util_bw = 29531648 
Wasted_Col = 56648951 
Wasted_Row = 1726179 
Idle = 45027755 

BW Util Bottlenecks: 
RCDc_limit = 92620023 
RCDWRc_limit = 8711329 
WTRc_limit = 36497787 
RTWc_limit = 25792075 
CCDLc_limit = 5738598 
rwq = 0 
CCDLc_limit_alone = 4013063 
WTRc_limit_alone = 35615420 
RTWc_limit_alone = 24948907 

Commands details: 
total_CMD = 132934533 
n_nop = 114145613 
Read = 6093828 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289084 
n_act = 6711877 
n_pre = 6711861 
n_ref = 0 
n_req = 7126650 
total_req = 7382912 

Dual Bus Interface Util: 
issued_total_row = 13423738 
issued_total_col = 7382912 
Row_Bus_Util =  0.100980 
CoL_Bus_Util = 0.055538 
Either_Row_CoL_Bus_Util = 0.141340 
Issued_on_Two_Bus_Simul_Util = 0.015178 
issued_two_Eff = 0.107389 
queue_avg = 13.660335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6603

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6255941, Miss = 3131565, Miss_rate = 0.501, Pending_hits = 17350, Reservation_fails = 8103
L2_cache_bank[1]: Access = 6220791, Miss = 3124150, Miss_rate = 0.502, Pending_hits = 17271, Reservation_fails = 9728
L2_cache_bank[2]: Access = 6297550, Miss = 3170504, Miss_rate = 0.503, Pending_hits = 18765, Reservation_fails = 3332
L2_cache_bank[3]: Access = 6253419, Miss = 3157804, Miss_rate = 0.505, Pending_hits = 18291, Reservation_fails = 4309
L2_cache_bank[4]: Access = 6245888, Miss = 3121620, Miss_rate = 0.500, Pending_hits = 16800, Reservation_fails = 5662
L2_cache_bank[5]: Access = 6236669, Miss = 3145019, Miss_rate = 0.504, Pending_hits = 16770, Reservation_fails = 6819
L2_cache_bank[6]: Access = 6228320, Miss = 3126870, Miss_rate = 0.502, Pending_hits = 16972, Reservation_fails = 5146
L2_cache_bank[7]: Access = 6307949, Miss = 3149930, Miss_rate = 0.499, Pending_hits = 17274, Reservation_fails = 5868
L2_cache_bank[8]: Access = 6257143, Miss = 3137580, Miss_rate = 0.501, Pending_hits = 17547, Reservation_fails = 5429
L2_cache_bank[9]: Access = 6322884, Miss = 3141145, Miss_rate = 0.497, Pending_hits = 17114, Reservation_fails = 6912
L2_cache_bank[10]: Access = 6261226, Miss = 3151424, Miss_rate = 0.503, Pending_hits = 17193, Reservation_fails = 6508
L2_cache_bank[11]: Access = 6238502, Miss = 3145011, Miss_rate = 0.504, Pending_hits = 17233, Reservation_fails = 6450
L2_cache_bank[12]: Access = 6237567, Miss = 3131234, Miss_rate = 0.502, Pending_hits = 17447, Reservation_fails = 7859
L2_cache_bank[13]: Access = 6288323, Miss = 3152257, Miss_rate = 0.501, Pending_hits = 17139, Reservation_fails = 6023
L2_cache_bank[14]: Access = 6295342, Miss = 3146414, Miss_rate = 0.500, Pending_hits = 17140, Reservation_fails = 8396
L2_cache_bank[15]: Access = 6307681, Miss = 3141113, Miss_rate = 0.498, Pending_hits = 17109, Reservation_fails = 6430
L2_cache_bank[16]: Access = 8306578, Miss = 3158562, Miss_rate = 0.380, Pending_hits = 17432, Reservation_fails = 9422
L2_cache_bank[17]: Access = 6285478, Miss = 3153180, Miss_rate = 0.502, Pending_hits = 17602, Reservation_fails = 5579
L2_cache_bank[18]: Access = 6297925, Miss = 3147378, Miss_rate = 0.500, Pending_hits = 17748, Reservation_fails = 11082
L2_cache_bank[19]: Access = 6181182, Miss = 3127626, Miss_rate = 0.506, Pending_hits = 17456, Reservation_fails = 9134
L2_cache_bank[20]: Access = 8623728, Miss = 3150006, Miss_rate = 0.365, Pending_hits = 17738, Reservation_fails = 8392
L2_cache_bank[21]: Access = 6284893, Miss = 3158297, Miss_rate = 0.503, Pending_hits = 17969, Reservation_fails = 5337
L2_cache_bank[22]: Access = 6189481, Miss = 3128110, Miss_rate = 0.505, Pending_hits = 16791, Reservation_fails = 8025
L2_cache_bank[23]: Access = 6190793, Miss = 3106166, Miss_rate = 0.502, Pending_hits = 16248, Reservation_fails = 5001
L2_total_cache_accesses = 154615253
L2_total_cache_misses = 75402965
L2_total_cache_miss_rate = 0.4877
L2_total_cache_pending_hits = 416399
L2_total_cache_reservation_fails = 164946
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75869669
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55318906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 164946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18398764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 416399
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2926220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 421331
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1263964
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150003738
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4611515
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16924
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 147663
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=154615253
icnt_total_pkts_simt_to_mem=154615253
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 154615253
Req_Network_cycles = 51837075
Req_Network_injected_packets_per_cycle =       2.9827 
Req_Network_conflicts_per_cycle =       1.3229
Req_Network_conflicts_per_cycle_util =       1.9956
Req_Bank_Level_Parallism =       4.4993
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4491
Req_Network_out_buffer_full_per_cycle =       0.0345
Req_Network_out_buffer_avg_util =       3.0513

Reply_Network_injected_packets_num = 154615253
Reply_Network_cycles = 51837075
Reply_Network_injected_packets_per_cycle =        2.9827
Reply_Network_conflicts_per_cycle =        1.4837
Reply_Network_conflicts_per_cycle_util =       2.2377
Reply_Bank_Level_Parallism =       4.4985
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1408
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0994
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 27 min, 59 sec (235679 sec)
gpgpu_simulation_rate = 4777 (inst/sec)
gpgpu_simulation_rate = 219 (cycle/sec)
gpgpu_silicon_slowdown = 6232876x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (477,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 17 
gpu_sim_cycle = 9365
gpu_sim_insn = 2808184
gpu_ipc =     299.8595
gpu_tot_sim_cycle = 51846440
gpu_tot_sim_insn = 1128879205
gpu_tot_ipc =      21.7735
gpu_tot_issued_cta = 52676
gpu_occupancy = 87.9469% 
gpu_tot_occupancy = 60.1552% 
max_total_param_size = 0
gpu_stall_dramfull = 15283439
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.2617
partiton_level_parallism_total  =       2.9828
partiton_level_parallism_util =       8.4358
partiton_level_parallism_util_total  =       4.6187
L2_BW  =     142.4719 GB/Sec
L2_BW_total  =     130.2872 GB/Sec
gpu_total_sim_rate=4788

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7688336, Miss = 4372968, Miss_rate = 0.569, Pending_hits = 117664, Reservation_fails = 2157264
	L1D_cache_core[1]: Access = 7784442, Miss = 4411488, Miss_rate = 0.567, Pending_hits = 119962, Reservation_fails = 2061464
	L1D_cache_core[2]: Access = 7184054, Miss = 3917778, Miss_rate = 0.545, Pending_hits = 114444, Reservation_fails = 2035180
	L1D_cache_core[3]: Access = 7839819, Miss = 4419815, Miss_rate = 0.564, Pending_hits = 120967, Reservation_fails = 2133522
	L1D_cache_core[4]: Access = 7997007, Miss = 4568009, Miss_rate = 0.571, Pending_hits = 122278, Reservation_fails = 2125248
	L1D_cache_core[5]: Access = 7537113, Miss = 4096497, Miss_rate = 0.544, Pending_hits = 117450, Reservation_fails = 2042950
	L1D_cache_core[6]: Access = 7977661, Miss = 4489979, Miss_rate = 0.563, Pending_hits = 122725, Reservation_fails = 2149732
	L1D_cache_core[7]: Access = 8063386, Miss = 4606112, Miss_rate = 0.571, Pending_hits = 124187, Reservation_fails = 2259457
	L1D_cache_core[8]: Access = 7942404, Miss = 4493866, Miss_rate = 0.566, Pending_hits = 120102, Reservation_fails = 2056228
	L1D_cache_core[9]: Access = 7861177, Miss = 4415874, Miss_rate = 0.562, Pending_hits = 119726, Reservation_fails = 2126993
	L1D_cache_core[10]: Access = 7985076, Miss = 4483423, Miss_rate = 0.561, Pending_hits = 122323, Reservation_fails = 2135496
	L1D_cache_core[11]: Access = 7927666, Miss = 4444414, Miss_rate = 0.561, Pending_hits = 122069, Reservation_fails = 2157341
	L1D_cache_core[12]: Access = 7572564, Miss = 4253684, Miss_rate = 0.562, Pending_hits = 118917, Reservation_fails = 2008565
	L1D_cache_core[13]: Access = 7858134, Miss = 4443712, Miss_rate = 0.565, Pending_hits = 122974, Reservation_fails = 2146537
	L1D_cache_core[14]: Access = 7797679, Miss = 4343938, Miss_rate = 0.557, Pending_hits = 119856, Reservation_fails = 2059649
	L1D_cache_core[15]: Access = 7573225, Miss = 4232624, Miss_rate = 0.559, Pending_hits = 119123, Reservation_fails = 2015134
	L1D_cache_core[16]: Access = 7309942, Miss = 4016275, Miss_rate = 0.549, Pending_hits = 117580, Reservation_fails = 2005476
	L1D_cache_core[17]: Access = 7767076, Miss = 4385758, Miss_rate = 0.565, Pending_hits = 120590, Reservation_fails = 2034294
	L1D_cache_core[18]: Access = 7703330, Miss = 4330758, Miss_rate = 0.562, Pending_hits = 119891, Reservation_fails = 2103522
	L1D_cache_core[19]: Access = 7761904, Miss = 4382668, Miss_rate = 0.565, Pending_hits = 120674, Reservation_fails = 2122103
	L1D_cache_core[20]: Access = 8019970, Miss = 4555213, Miss_rate = 0.568, Pending_hits = 123471, Reservation_fails = 2129684
	L1D_cache_core[21]: Access = 7920437, Miss = 4466942, Miss_rate = 0.564, Pending_hits = 122440, Reservation_fails = 2071175
	L1D_cache_core[22]: Access = 7802124, Miss = 4402551, Miss_rate = 0.564, Pending_hits = 122011, Reservation_fails = 2131643
	L1D_cache_core[23]: Access = 7776246, Miss = 4382507, Miss_rate = 0.564, Pending_hits = 118266, Reservation_fails = 2083564
	L1D_cache_core[24]: Access = 7653134, Miss = 4266501, Miss_rate = 0.557, Pending_hits = 117874, Reservation_fails = 1994073
	L1D_cache_core[25]: Access = 7692945, Miss = 4326412, Miss_rate = 0.562, Pending_hits = 118201, Reservation_fails = 2082765
	L1D_cache_core[26]: Access = 7685814, Miss = 4250501, Miss_rate = 0.553, Pending_hits = 118503, Reservation_fails = 2074181
	L1D_cache_core[27]: Access = 7861802, Miss = 4448790, Miss_rate = 0.566, Pending_hits = 121391, Reservation_fails = 2010857
	L1D_cache_core[28]: Access = 7792129, Miss = 4357586, Miss_rate = 0.559, Pending_hits = 118256, Reservation_fails = 2169812
	L1D_cache_core[29]: Access = 7860726, Miss = 4482095, Miss_rate = 0.570, Pending_hits = 120590, Reservation_fails = 2207490
	L1D_total_cache_accesses = 233197322
	L1D_total_cache_misses = 131048738
	L1D_total_cache_miss_rate = 0.5620
	L1D_total_cache_pending_hits = 3604505
	L1D_total_cache_reservation_fails = 62891399
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98153038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3604505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118429407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62449224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8383599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3604527
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 391041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2396347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1839385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 228570549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4626773

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17234064
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 43421961
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426698
ctas_completed 52676, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
219549, 212398, 246599, 240459, 233078, 231583, 240885, 217426, 235070, 236570, 209875, 229812, 221101, 228366, 223523, 191774, 221016, 238238, 208829, 246341, 249906, 244413, 207212, 232124, 232400, 241259, 214780, 221339, 212217, 235730, 226959, 216508, 
gpgpu_n_tot_thrd_icount = 7027581664
gpgpu_n_tot_w_icount = 219611927
gpgpu_n_stall_shd_mem = 94677005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150019026
gpgpu_n_mem_write_global = 4626773
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 269275547
gpgpu_n_store_insn = 13604371
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 69789190
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78504710
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16172295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15455725	W0_Idle:235044183	W0_Scoreboard:-488207271	W1:108050339	W2:30810688	W3:14742056	W4:8997975	W5:6271010	W6:4722787	W7:3773295	W8:3126517	W9:2661854	W10:2296507	W11:2038037	W12:1861423	W13:1704973	W14:1579616	W15:1441716	W16:1318343	W17:1217195	W18:1132906	W19:1064774	W20:1040966	W21:1048795	W22:1074917	W23:1062749	W24:1026477	W25:934169	W26:821934	W27:708327	W28:629092	W29:554222	W30:506097	W31:419955	W32:10972216
single_issue_nums: WS0:55128350	WS1:54757533	WS2:54972349	WS3:54753695	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1014503872 {8:126812984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185070920 {40:4626773,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 928241680 {40:23206042,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 777552064 {40:126812984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37014184 {8:4626773,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 928241680 {40:23206042,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 458 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28659660 	731265 	1514028 	3281763 	6573549 	9335991 	11739015 	12235318 	9206588 	2793250 	109833 	223 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	70810749 	53790971 	20632690 	6214209 	2539874 	656199 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19445525 	1634293 	161898 	67776 	118867114 	4184841 	1670019 	2037703 	3260599 	2238911 	969477 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	126886257 	19956945 	5873471 	1502036 	356265 	68010 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8979 	38995 	1301 	2006 	486 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060308  1.059646  1.066085  1.068280  1.067235  1.065651  1.061954  1.062671  1.062826  1.061167  1.063614  1.062025  1.064293  1.064292  1.064114  1.062010 
dram[1]:  1.062256  1.063613  1.071858  1.070538  1.071931  1.069403  1.068457  1.066118  1.064246  1.066403  1.068613  1.063827  1.067491  1.065692  1.066474  1.064487 
dram[2]:  1.061317  1.058841  1.065568  1.066286  1.063620  1.065518  1.063690  1.062728  1.061112  1.061432  1.060702  1.063906  1.061958  1.063427  1.061829  1.063850 
dram[3]:  1.058521  1.059805  1.064730  1.066866  1.065846  1.068820  1.062048  1.063466  1.062805  1.062001  1.064345  1.064907  1.062833  1.063869  1.063291  1.063240 
dram[4]:  1.062475  1.059949  1.067519  1.066731  1.064924  1.067196  1.063403  1.062766  1.061965  1.060377  1.067161  1.066192  1.062484  1.063155  1.063936  1.061809 
dram[5]:  1.058428  1.062044  1.069857  1.067372  1.066131  1.068260  1.062278  1.062947  1.061137  1.062710  1.064165  1.065855  1.060014  1.060846  1.063395  1.062785 
dram[6]:  1.061587  1.060829  1.066517  1.068042  1.066461  1.063568  1.062682  1.065099  1.061616  1.061679  1.062106  1.064412  1.062598  1.064553  1.062629  1.064246 
dram[7]:  1.060168  1.059759  1.067330  1.068080  1.066791  1.066234  1.061981  1.061061  1.062247  1.060761  1.064942  1.064512  1.065837  1.064523  1.063669  1.063231 
dram[8]:  1.060458  1.060334  1.071831  1.069966  1.069371  1.070343  1.062609  1.063933  1.062871  1.062838  1.065953  1.067322  1.067166  1.066130  1.062309  1.064014 
dram[9]:  1.059785  1.058837  1.069311  1.067804  1.064701  1.064748  1.064515  1.064643  1.060187  1.060446  1.067194  1.064874  1.064895  1.064081  1.063356  1.061923 
dram[10]:  1.060111  1.059186  1.066839  1.068042  1.068527  1.068496  1.068113  1.064606  1.065153  1.061588  1.066085  1.067267  1.066446  1.063088  1.063189  1.063118 
dram[11]:  1.058707  1.058267  1.064940  1.061581  1.062928  1.064882  1.062509  1.060412  1.061305  1.060512  1.064798  1.062652  1.063286  1.061152  1.063092  1.060431 
average row locality = 86180501/80993214 = 1.064046
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    375386    371768    387062    392974    394085    392646    371153    374173    380768    378838    376584    374810    384687    383178    392248    386171 
dram[1]:    377937    378235    401733    399724    396801    394642    386539    381853    378582    386326    380274    372760    387022    383283    392024    391385 
dram[2]:    378752    372772    390412    391723    391158    390575    377128    383240    380531    376535    369067    382673    380189    385857    384791    392052 
dram[3]:    373538    373881    387070    396042    393694    397279    380153    378811    376381    383405    378668    382142    379009    381251    388760    387527 
dram[4]:    375132    373877    395469    398556    388265    393014    377445    380782    383249    380308    381677    380015    379369    379430    387378    385569 
dram[5]:    374493    377268    402918    391886    395313    397100    382820    379717    382140    382882    379421    383514    376081    376650    388649    386409 
dram[6]:    379683    377413    393588    398097    393048    391644    378447    385854    377847    376687    374716    378164    374697    383272    389621    391542 
dram[7]:    374923    375121    399665    399086    396167    394016    375946    374812    376971    376261    382721    382595    384633    381834    385782    387784 
dram[8]:    377657    373892    404578    396446    395577    396012    377671    381624    379209    375613    383743    382318    386862    388060    383666    389620 
dram[9]:    372827    370789    403621    397106    388829    388982    383526    383197    375843    376970    385037    378686    381905    379767    386192    382529 
dram[10]:    376203    373906    391796    398265    388351    395376    385021    384822    381212    380230    382428    384352    387749    381512    387642    390238 
dram[11]:    375312    372045    393148    383789    382580    391829    381893    373381    375696    375737    378426    379107    384224    378280    387235    382402 
total dram reads = 73732691
bank skew: 404578/369067 = 1.10
chip skew: 6189120/6095084 = 1.02
number of total write accesses:
dram[0]:     79263     79883     81451     80309     79521     78681     79948     80745     80190     79563     80064     79688     80070     79507     83102     83548 
dram[1]:     82086     81821     82980     82498     78810     78625     80849     78952     80412     80131     80361     80376     83078     81520     83666     84949 
dram[2]:     82300     82548     81628     80074     78333     80504     80186     80636     78919     80733     79598     79137     81611     81263     84706     84634 
dram[3]:     82671     81148     81904     82252     78309     80044     80847     79310     78509     80789     78838     79158     79568     79739     84220     85237 
dram[4]:     81708     81829     80992     82728     78698     80267     78666     78155     79196     78937     80052     80953     81151     80625     82977     83624 
dram[5]:     82654     80942     81757     82294     79023     79173     79855     78891     80190     78809     81295     81003     80289     80411     83662     83502 
dram[6]:     81130     80072     80326     81682     79366     79173     78580     81457     77096     78016     80294     80510     82589     81385     84328     84536 
dram[7]:     79377     80685     82273     81345     78620     78853     79951     79684     78843     80420     79970     79140     80854     82375     84505     84762 
dram[8]:     81314     81037     81695     82198     79149     79743     81165     80351     80612     80142     80827     81003     81395     81208     84174     83044 
dram[9]:     81006     80750     83669     81536     78874     79528     79344     79584     80764     78758     80713     80452     79524     80390     84744     83706 
dram[10]:     80878     81383     80662     79520     80773     81462     80001     80116     80343     80021     80279     79770     79743     78640     83073     83965 
dram[11]:     81371     81181     79670     80023     79899     80376     79708     80092     79460     79393     80197     79494     81105     79738     82561     84854 
total dram writes = 15514655
bank skew: 85237/77096 = 1.11
chip skew: 1301114/1285533 = 1.01
average mf latency per bank:
dram[0]:        754       768       765       801       764       778       748       768       760       768       752       760       750       771       744       753
dram[1]:        886       926       934       923       928       941       932       920       894       911       941       917       900       906       896       892
dram[2]:        732       704       738       734       725       713       716       710       713       690       710       712       699       694       699       698
dram[3]:        734       752       735       741       731       737       724       728       729       725       732       751       716       728       718       717
dram[4]:        779       737       791       781       781       741       790       754       793       734       800       756       756       728       753       720
dram[5]:        741       826       787       837       762       848       760       840       759       822       768       851       730       806       742       806
dram[6]:        799       760       798       776       798       761       798       763       800       750       812       770       779       752       756       730
dram[7]:        761       737       753       764       745       737       738       719       721       714       749       735       726       722       714       710
dram[8]:       2390       740       787       771       761       757       739       744       748       741       755       759       746       748       722       731
dram[9]:        783       790       796       811       780       812       783       820       760       793       791       816       785       796       767       771
dram[10]:       1032       753      1068       781      1054       776      2212       763      1082       750      1106       773      1052       745      1035       750
dram[11]:        709       704       723       715       702       717       710       695       703       715       708       712       703       702       704       696
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      6848      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114154920 n_act=6720513 n_pre=6720497 n_ref_event=0 n_req=7147524 n_rd=6116531 n_rd_L2_A=0 n_write=0 n_wr_bk=1285533 bw_util=0.2227
n_activity=88681795 dram_eff=0.3339
bk0: 375386a 78911009i bk1: 371768a 79300558i bk2: 387062a 77815957i bk3: 392974a 77118477i bk4: 394085a 77089563i bk5: 392646a 77257326i bk6: 371153a 79702827i bk7: 374173a 79364827i bk8: 380768a 78567275i bk9: 378838a 78652967i bk10: 376584a 78860301i bk11: 374810a 79211458i bk12: 384687a 78013291i bk13: 383178a 78140743i bk14: 392248a 76702837i bk15: 386171a 77371337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059743
Row_Buffer_Locality_read = 0.061128
Row_Buffer_Locality_write = 0.051523
Bank_Level_Parallism = 10.031124
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.222688 
total_CMD = 132958547 
util_bw = 29608256 
Wasted_Col = 56591223 
Wasted_Row = 1708982 
Idle = 45050086 

BW Util Bottlenecks: 
RCDc_limit = 92676331 
RCDWRc_limit = 8670223 
WTRc_limit = 36450906 
RTWc_limit = 25927209 
CCDLc_limit = 5768616 
rwq = 0 
CCDLc_limit_alone = 4034379 
WTRc_limit_alone = 35569984 
RTWc_limit_alone = 25073894 

Commands details: 
total_CMD = 132958547 
n_nop = 114154920 
Read = 6116531 
Write = 0 
L2_Alloc = 0 
L2_WB = 1285533 
n_act = 6720513 
n_pre = 6720497 
n_ref = 0 
n_req = 7147524 
total_req = 7402064 

Dual Bus Interface Util: 
issued_total_row = 13441010 
issued_total_col = 7402064 
Row_Bus_Util =  0.101092 
CoL_Bus_Util = 0.055672 
Either_Row_CoL_Bus_Util = 0.141425 
Issued_on_Two_Bus_Simul_Util = 0.015339 
issued_two_Eff = 0.108460 
queue_avg = 14.466235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4662
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=113989720 n_act=6779586 n_pre=6779570 n_ref_event=0 n_req=7233787 n_rd=6189120 n_rd_L2_A=0 n_write=0 n_wr_bk=1301114 bw_util=0.2253
n_activity=88752320 dram_eff=0.3376
bk0: 377937a 76892084i bk1: 378235a 76906374i bk2: 401733a 74431173i bk3: 399724a 74717892i bk4: 396801a 75327607i bk5: 394642a 75623790i bk6: 386539a 76526599i bk7: 381853a 77115958i bk8: 378582a 77374841i bk9: 386326a 76504179i bk10: 380274a 77065959i bk11: 372760a 77932463i bk12: 387022a 76091501i bk13: 383283a 76534939i bk14: 392024a 75232977i bk15: 391385a 75233553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062789
Row_Buffer_Locality_read = 0.063963
Row_Buffer_Locality_write = 0.055830
Bank_Level_Parallism = 10.390560
Bank_Level_Parallism_Col = 2.505325
Bank_Level_Parallism_Ready = 1.227507
write_to_read_ratio_blp_rw_average = 0.190967
GrpLevelPara = 2.126131 

BW Util details:
bwutil = 0.225340 
total_CMD = 132958547 
util_bw = 29960936 
Wasted_Col = 56515842 
Wasted_Row = 1541593 
Idle = 44940176 

BW Util Bottlenecks: 
RCDc_limit = 93073683 
RCDWRc_limit = 8690798 
WTRc_limit = 36821780 
RTWc_limit = 26519721 
CCDLc_limit = 5842465 
rwq = 0 
CCDLc_limit_alone = 4077619 
WTRc_limit_alone = 35931594 
RTWc_limit_alone = 25645061 

Commands details: 
total_CMD = 132958547 
n_nop = 113989720 
Read = 6189120 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301114 
n_act = 6779586 
n_pre = 6779570 
n_ref = 0 
n_req = 7233787 
total_req = 7490234 

Dual Bus Interface Util: 
issued_total_row = 13559156 
issued_total_col = 7490234 
Row_Bus_Util =  0.101980 
CoL_Bus_Util = 0.056335 
Either_Row_CoL_Bus_Util = 0.142667 
Issued_on_Two_Bus_Simul_Util = 0.015648 
issued_two_Eff = 0.109683 
queue_avg = 16.416687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4167
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114099126 n_act=6743536 n_pre=6743520 n_ref_event=0 n_req=7167573 n_rd=6127455 n_rd_L2_A=0 n_write=0 n_wr_bk=1296810 bw_util=0.2234
n_activity=88694960 dram_eff=0.3348
bk0: 378752a 77867402i bk1: 372772a 78515597i bk2: 390412a 77028515i bk3: 391723a 76968221i bk4: 391158a 77008927i bk5: 390575a 77053340i bk6: 377128a 78755231i bk7: 383240a 78015106i bk8: 380531a 78322037i bk9: 376535a 78756376i bk10: 369067a 79530010i bk11: 382673a 78087822i bk12: 380189a 78063133i bk13: 385857a 77355432i bk14: 384791a 77176392i bk15: 392052a 76411998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059160
Row_Buffer_Locality_read = 0.060673
Row_Buffer_Locality_write = 0.050251
Bank_Level_Parallism = 10.108758
Bank_Level_Parallism_Col = 2.484509
Bank_Level_Parallism_Ready = 1.222993
write_to_read_ratio_blp_rw_average = 0.189843
GrpLevelPara = 2.110482 

BW Util details:
bwutil = 0.223356 
total_CMD = 132958547 
util_bw = 29697060 
Wasted_Col = 56600116 
Wasted_Row = 1646683 
Idle = 45014688 

BW Util Bottlenecks: 
RCDc_limit = 92787301 
RCDWRc_limit = 8759038 
WTRc_limit = 36745670 
RTWc_limit = 26021664 
CCDLc_limit = 5784509 
rwq = 0 
CCDLc_limit_alone = 4043996 
WTRc_limit_alone = 35857004 
RTWc_limit_alone = 25169817 

Commands details: 
total_CMD = 132958547 
n_nop = 114099126 
Read = 6127455 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296810 
n_act = 6743536 
n_pre = 6743520 
n_ref = 0 
n_req = 7167573 
total_req = 7424265 

Dual Bus Interface Util: 
issued_total_row = 13487056 
issued_total_col = 7424265 
Row_Bus_Util =  0.101438 
CoL_Bus_Util = 0.055839 
Either_Row_CoL_Bus_Util = 0.141844 
Issued_on_Two_Bus_Simul_Util = 0.015433 
issued_two_Eff = 0.108800 
queue_avg = 14.324526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3245
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 51846443 -   mf: uid=478304703, sid4294967295:w4294967295, part=3, addr=0xd5595b00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (51846347), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114090817 n_act=6746234 n_pre=6746218 n_ref_event=0 n_req=7175370 n_rd=6137611 n_rd_L2_A=0 n_write=0 n_wr_bk=1292543 bw_util=0.2235
n_activity=88714584 dram_eff=0.335
bk0: 373538a 78356796i bk1: 373881a 78662913i bk2: 387070a 77308050i bk3: 396042a 76185927i bk4: 393694a 76864480i bk5: 397279a 76372217i bk6: 380153a 78134236i bk7: 378811a 78648071i bk8: 376381a 78883721i bk9: 383405a 77775069i bk10: 378668a 78517138i bk11: 382142a 78102052i bk12: 379009a 78377572i bk13: 381251a 78164983i bk14: 388760a 76820934i bk15: 387527a 76782453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059807
Row_Buffer_Locality_read = 0.061266
Row_Buffer_Locality_write = 0.051179
Bank_Level_Parallism = 10.118387
Bank_Level_Parallism_Col = 2.486147
Bank_Level_Parallism_Ready = 1.223801
write_to_read_ratio_blp_rw_average = 0.190016
GrpLevelPara = 2.111385 

BW Util details:
bwutil = 0.223533 
total_CMD = 132958547 
util_bw = 29720616 
Wasted_Col = 56607910 
Wasted_Row = 1628178 
Idle = 45001843 

BW Util Bottlenecks: 
RCDc_limit = 92866743 
RCDWRc_limit = 8723016 
WTRc_limit = 36618540 
RTWc_limit = 26108529 
CCDLc_limit = 5795257 
rwq = 0 
CCDLc_limit_alone = 4049092 
WTRc_limit_alone = 35733614 
RTWc_limit_alone = 25247290 

Commands details: 
total_CMD = 132958547 
n_nop = 114090817 
Read = 6137611 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292543 
n_act = 6746234 
n_pre = 6746218 
n_ref = 0 
n_req = 7175370 
total_req = 7430154 

Dual Bus Interface Util: 
issued_total_row = 13492452 
issued_total_col = 7430154 
Row_Bus_Util =  0.101479 
CoL_Bus_Util = 0.055883 
Either_Row_CoL_Bus_Util = 0.141907 
Issued_on_Two_Bus_Simul_Util = 0.015455 
issued_two_Eff = 0.108910 
queue_avg = 14.533587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114096499 n_act=6744163 n_pre=6744147 n_ref_event=0 n_req=7175094 n_rd=6139535 n_rd_L2_A=0 n_write=0 n_wr_bk=1290558 bw_util=0.2235
n_activity=88740758 dram_eff=0.3349
bk0: 375132a 78585683i bk1: 373877a 78636547i bk2: 395469a 76667544i bk3: 398556a 76004851i bk4: 388265a 77467925i bk5: 393014a 76866914i bk6: 377445a 78858303i bk7: 380782a 78527936i bk8: 383249a 78134118i bk9: 380308a 78537507i bk10: 381677a 78388787i bk11: 380015a 78378109i bk12: 379369a 78381793i bk13: 379430a 78496116i bk14: 387378a 77242437i bk15: 385569a 77331469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060059
Row_Buffer_Locality_read = 0.061616
Row_Buffer_Locality_write = 0.050829
Bank_Level_Parallism = 10.086352
Bank_Level_Parallism_Col = 2.485515
Bank_Level_Parallism_Ready = 1.224166
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.110201 

BW Util details:
bwutil = 0.223531 
total_CMD = 132958547 
util_bw = 29720372 
Wasted_Col = 56626536 
Wasted_Row = 1635964 
Idle = 44975675 

BW Util Bottlenecks: 
RCDc_limit = 92871449 
RCDWRc_limit = 8706953 
WTRc_limit = 36622552 
RTWc_limit = 26049031 
CCDLc_limit = 5799921 
rwq = 0 
CCDLc_limit_alone = 4055430 
WTRc_limit_alone = 35737127 
RTWc_limit_alone = 25189965 

Commands details: 
total_CMD = 132958547 
n_nop = 114096499 
Read = 6139535 
Write = 0 
L2_Alloc = 0 
L2_WB = 1290558 
n_act = 6744163 
n_pre = 6744147 
n_ref = 0 
n_req = 7175094 
total_req = 7430093 

Dual Bus Interface Util: 
issued_total_row = 13488310 
issued_total_col = 7430093 
Row_Bus_Util =  0.101447 
CoL_Bus_Util = 0.055883 
Either_Row_CoL_Bus_Util = 0.141864 
Issued_on_Two_Bus_Simul_Util = 0.015466 
issued_two_Eff = 0.109021 
queue_avg = 14.383878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3839
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 51846452 -   mf: uid=478304704, sid4294967295:w4294967295, part=5, addr=0xd616b180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (51846356), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114055565 n_act=6764707 n_pre=6764691 n_ref_event=0 n_req=7195467 n_rd=6157261 n_rd_L2_A=0 n_write=0 n_wr_bk=1293750 bw_util=0.2242
n_activity=88707244 dram_eff=0.336
bk0: 374493a 77887471i bk1: 377268a 77748235i bk2: 402918a 75143976i bk3: 391886a 76174963i bk4: 395313a 76099820i bk5: 397100a 75861649i bk6: 382820a 77529919i bk7: 379717a 78024334i bk8: 382140a 77590592i bk9: 382882a 77715247i bk10: 379421a 77802595i bk11: 383514a 77414217i bk12: 376081a 78140321i bk13: 376650a 78074073i bk14: 388649a 76326622i bk15: 386409a 76524840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059865
Row_Buffer_Locality_read = 0.061464
Row_Buffer_Locality_write = 0.050386
Bank_Level_Parallism = 10.231075
Bank_Level_Parallism_Col = 2.490231
Bank_Level_Parallism_Ready = 1.223187
write_to_read_ratio_blp_rw_average = 0.190050
GrpLevelPara = 2.115865 

BW Util details:
bwutil = 0.224160 
total_CMD = 132958547 
util_bw = 29804044 
Wasted_Col = 56583586 
Wasted_Row = 1572547 
Idle = 44998370 

BW Util Bottlenecks: 
RCDc_limit = 93029721 
RCDWRc_limit = 8722194 
WTRc_limit = 36714317 
RTWc_limit = 26176621 
CCDLc_limit = 5801128 
rwq = 0 
CCDLc_limit_alone = 4060599 
WTRc_limit_alone = 35831295 
RTWc_limit_alone = 25319114 

Commands details: 
total_CMD = 132958547 
n_nop = 114055565 
Read = 6157261 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293750 
n_act = 6764707 
n_pre = 6764691 
n_ref = 0 
n_req = 7195467 
total_req = 7451011 

Dual Bus Interface Util: 
issued_total_row = 13529398 
issued_total_col = 7451011 
Row_Bus_Util =  0.101757 
CoL_Bus_Util = 0.056040 
Either_Row_CoL_Bus_Util = 0.142172 
Issued_on_Two_Bus_Simul_Util = 0.015625 
issued_two_Eff = 0.109899 
queue_avg = 14.908494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9085
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 51846456 -   mf: uid=478304705, sid4294967295:w4294967295, part=6, addr=0xd7413e80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (51846360), 
Ready @ 51846486 -   mf: uid=478304708, sid4294967295:w4294967295, part=6, addr=0xd619b200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (51846390), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114081412 n_act=6749722 n_pre=6749706 n_ref_event=0 n_req=7179598 n_rd=6144320 n_rd_L2_A=0 n_write=0 n_wr_bk=1290540 bw_util=0.2237
n_activity=88758950 dram_eff=0.3351
bk0: 379683a 77906755i bk1: 377413a 78344430i bk2: 393588a 76861671i bk3: 398097a 76182116i bk4: 393048a 76841368i bk5: 391644a 76929684i bk6: 378447a 78594359i bk7: 385854a 77607566i bk8: 377847a 78896896i bk9: 376687a 78961805i bk10: 374716a 78845097i bk11: 378164a 78418162i bk12: 374697a 78581055i bk13: 383272a 77776002i bk14: 389621a 76632318i bk15: 391542a 76376141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059875
Row_Buffer_Locality_read = 0.061288
Row_Buffer_Locality_write = 0.051489
Bank_Level_Parallism = 10.116239
Bank_Level_Parallism_Col = 2.487174
Bank_Level_Parallism_Ready = 1.224017
write_to_read_ratio_blp_rw_average = 0.189566
GrpLevelPara = 2.112283 

BW Util details:
bwutil = 0.223675 
total_CMD = 132958547 
util_bw = 29739440 
Wasted_Col = 56625370 
Wasted_Row = 1632004 
Idle = 44961733 

BW Util Bottlenecks: 
RCDc_limit = 92963791 
RCDWRc_limit = 8691450 
WTRc_limit = 36630946 
RTWc_limit = 26092633 
CCDLc_limit = 5793837 
rwq = 0 
CCDLc_limit_alone = 4053933 
WTRc_limit_alone = 35747720 
RTWc_limit_alone = 25235955 

Commands details: 
total_CMD = 132958547 
n_nop = 114081412 
Read = 6144320 
Write = 0 
L2_Alloc = 0 
L2_WB = 1290540 
n_act = 6749722 
n_pre = 6749706 
n_ref = 0 
n_req = 7179598 
total_req = 7434860 

Dual Bus Interface Util: 
issued_total_row = 13499428 
issued_total_col = 7434860 
Row_Bus_Util =  0.101531 
CoL_Bus_Util = 0.055919 
Either_Row_CoL_Bus_Util = 0.141978 
Issued_on_Two_Bus_Simul_Util = 0.015472 
issued_two_Eff = 0.108976 
queue_avg = 14.463958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.464
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 51846472 -   mf: uid=478304706, sid4294967295:w4294967295, part=7, addr=0xd7350f80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (51846376), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114070708 n_act=6753781 n_pre=6753765 n_ref_event=0 n_req=7185067 n_rd=6148317 n_rd_L2_A=0 n_write=0 n_wr_bk=1291657 bw_util=0.2238
n_activity=88762159 dram_eff=0.3353
bk0: 374923a 78502688i bk1: 375121a 78326128i bk2: 399665a 75625801i bk3: 399086a 75813957i bk4: 396167a 76364382i bk5: 394016a 76614458i bk6: 375946a 78603524i bk7: 374812a 78800867i bk8: 376971a 78813339i bk9: 376261a 78522090i bk10: 382721a 77786037i bk11: 382595a 77769538i bk12: 384633a 77469589i bk13: 381834a 77580838i bk14: 385782a 76852762i bk15: 387784a 76712105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060025
Row_Buffer_Locality_read = 0.061547
Row_Buffer_Locality_write = 0.051004
Bank_Level_Parallism = 10.156861
Bank_Level_Parallism_Col = 2.487854
Bank_Level_Parallism_Ready = 1.223361
write_to_read_ratio_blp_rw_average = 0.190000
GrpLevelPara = 2.113706 

BW Util details:
bwutil = 0.223828 
total_CMD = 132958547 
util_bw = 29759896 
Wasted_Col = 56618898 
Wasted_Row = 1621051 
Idle = 44958702 

BW Util Bottlenecks: 
RCDc_limit = 92963320 
RCDWRc_limit = 8712314 
WTRc_limit = 36628559 
RTWc_limit = 26175471 
CCDLc_limit = 5795840 
rwq = 0 
CCDLc_limit_alone = 4052443 
WTRc_limit_alone = 35746668 
RTWc_limit_alone = 25313965 

Commands details: 
total_CMD = 132958547 
n_nop = 114070708 
Read = 6148317 
Write = 0 
L2_Alloc = 0 
L2_WB = 1291657 
n_act = 6753781 
n_pre = 6753765 
n_ref = 0 
n_req = 7185067 
total_req = 7439974 

Dual Bus Interface Util: 
issued_total_row = 13507546 
issued_total_col = 7439974 
Row_Bus_Util =  0.101592 
CoL_Bus_Util = 0.055957 
Either_Row_CoL_Bus_Util = 0.142058 
Issued_on_Two_Bus_Simul_Util = 0.015491 
issued_two_Eff = 0.109048 
queue_avg = 14.692854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6929
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114024633 n_act=6771401 n_pre=6771385 n_ref_event=0 n_req=7215002 n_rd=6172548 n_rd_L2_A=0 n_write=0 n_wr_bk=1299057 bw_util=0.2248
n_activity=88721162 dram_eff=0.3369
bk0: 377657a 77182748i bk1: 373892a 77689582i bk2: 404578a 74606653i bk3: 396446a 75311385i bk4: 395577a 75819182i bk5: 396012a 75668341i bk6: 377671a 77649906i bk7: 381624a 77406670i bk8: 379209a 77516886i bk9: 375613a 77985745i bk10: 383743a 76753254i bk11: 382318a 76867802i bk12: 386862a 76542244i bk13: 388060a 76234775i bk14: 383666a 76443994i bk15: 389620a 75891694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061483
Row_Buffer_Locality_read = 0.062951
Row_Buffer_Locality_write = 0.052790
Bank_Level_Parallism = 10.328378
Bank_Level_Parallism_Col = 2.499855
Bank_Level_Parallism_Ready = 1.226228
write_to_read_ratio_blp_rw_average = 0.190460
GrpLevelPara = 2.122760 

BW Util details:
bwutil = 0.224780 
total_CMD = 132958547 
util_bw = 29886420 
Wasted_Col = 56504036 
Wasted_Row = 1569795 
Idle = 44998296 

BW Util Bottlenecks: 
RCDc_limit = 92986145 
RCDWRc_limit = 8712472 
WTRc_limit = 36835859 
RTWc_limit = 26346568 
CCDLc_limit = 5824755 
rwq = 0 
CCDLc_limit_alone = 4071879 
WTRc_limit_alone = 35948489 
RTWc_limit_alone = 25481062 

Commands details: 
total_CMD = 132958547 
n_nop = 114024633 
Read = 6172548 
Write = 0 
L2_Alloc = 0 
L2_WB = 1299057 
n_act = 6771401 
n_pre = 6771385 
n_ref = 0 
n_req = 7215002 
total_req = 7471605 

Dual Bus Interface Util: 
issued_total_row = 13542786 
issued_total_col = 7471605 
Row_Bus_Util =  0.101857 
CoL_Bus_Util = 0.056195 
Either_Row_CoL_Bus_Util = 0.142405 
Issued_on_Two_Bus_Simul_Util = 0.015648 
issued_two_Eff = 0.109881 
queue_avg = 15.517677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5177
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114104937 n_act=6743305 n_pre=6743289 n_ref_event=0 n_req=7173996 n_rd=6135806 n_rd_L2_A=0 n_write=0 n_wr_bk=1293342 bw_util=0.2235
n_activity=88695150 dram_eff=0.335
bk0: 372827a 78518163i bk1: 370789a 78806880i bk2: 403621a 75063054i bk3: 397106a 75921389i bk4: 388829a 77193436i bk5: 388982a 77135145i bk6: 383526a 77909803i bk7: 383197a 77954316i bk8: 375843a 78468251i bk9: 376970a 78524854i bk10: 385037a 77456003i bk11: 378686a 78163791i bk12: 381905a 77989369i bk13: 379767a 78056659i bk14: 386192a 76786080i bk15: 382529a 77304648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060035
Row_Buffer_Locality_read = 0.061623
Row_Buffer_Locality_write = 0.050652
Bank_Level_Parallism = 10.152612
Bank_Level_Parallism_Col = 2.485393
Bank_Level_Parallism_Ready = 1.223128
write_to_read_ratio_blp_rw_average = 0.190034
GrpLevelPara = 2.112224 

BW Util details:
bwutil = 0.223503 
total_CMD = 132958547 
util_bw = 29716592 
Wasted_Col = 56567880 
Wasted_Row = 1644511 
Idle = 45029564 

BW Util Bottlenecks: 
RCDc_limit = 92775503 
RCDWRc_limit = 8736876 
WTRc_limit = 36618150 
RTWc_limit = 26067496 
CCDLc_limit = 5787886 
rwq = 0 
CCDLc_limit_alone = 4047728 
WTRc_limit_alone = 35733782 
RTWc_limit_alone = 25211706 

Commands details: 
total_CMD = 132958547 
n_nop = 114104937 
Read = 6135806 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293342 
n_act = 6743305 
n_pre = 6743289 
n_ref = 0 
n_req = 7173996 
total_req = 7429148 

Dual Bus Interface Util: 
issued_total_row = 13486594 
issued_total_col = 7429148 
Row_Bus_Util =  0.101435 
CoL_Bus_Util = 0.055876 
Either_Row_CoL_Bus_Util = 0.141801 
Issued_on_Two_Bus_Simul_Util = 0.015510 
issued_two_Eff = 0.109376 
queue_avg = 14.836183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8362
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 51846472 -   mf: uid=478304707, sid4294967295:w4294967295, part=10, addr=0xd596a680, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (51846376), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114032960 n_act=6764339 n_pre=6764324 n_ref_event=0 n_req=7204087 n_rd=6169103 n_rd_L2_A=0 n_write=0 n_wr_bk=1290628 bw_util=0.2244
n_activity=88882262 dram_eff=0.3357
bk0: 376203a 78212676i bk1: 373906a 78515945i bk2: 391796a 76797736i bk3: 398265a 76279794i bk4: 388351a 77095466i bk5: 395376a 76292153i bk6: 385021a 77598934i bk7: 384822a 77606475i bk8: 381212a 78036059i bk9: 380230a 78165207i bk10: 382428a 77881119i bk11: 384352a 77769826i bk12: 387749a 77264820i bk13: 381512a 78100820i bk14: 387642a 76927094i bk15: 390238a 76533280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061041
Row_Buffer_Locality_read = 0.062329
Row_Buffer_Locality_write = 0.053365
Bank_Level_Parallism = 10.153481
Bank_Level_Parallism_Col = 2.490829
Bank_Level_Parallism_Ready = 1.225168
write_to_read_ratio_blp_rw_average = 0.189261
GrpLevelPara = 2.114568 

BW Util details:
bwutil = 0.224423 
total_CMD = 132958547 
util_bw = 29838924 
Wasted_Col = 56697353 
Wasted_Row = 1600770 
Idle = 44821500 

BW Util Bottlenecks: 
RCDc_limit = 93185180 
RCDWRc_limit = 8646482 
WTRc_limit = 36640026 
RTWc_limit = 26198292 
CCDLc_limit = 5817479 
rwq = 0 
CCDLc_limit_alone = 4064822 
WTRc_limit_alone = 35752503 
RTWc_limit_alone = 25333158 

Commands details: 
total_CMD = 132958547 
n_nop = 114032960 
Read = 6169103 
Write = 0 
L2_Alloc = 0 
L2_WB = 1290628 
n_act = 6764339 
n_pre = 6764324 
n_ref = 0 
n_req = 7204087 
total_req = 7459731 

Dual Bus Interface Util: 
issued_total_row = 13528663 
issued_total_col = 7459731 
Row_Bus_Util =  0.101751 
CoL_Bus_Util = 0.056106 
Either_Row_CoL_Bus_Util = 0.142342 
Issued_on_Two_Bus_Simul_Util = 0.015515 
issued_two_Eff = 0.108996 
queue_avg = 15.054185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0542
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=132958547 n_nop=114168235 n_act=6711926 n_pre=6711910 n_ref_event=0 n_req=7127936 n_rd=6095084 n_rd_L2_A=0 n_write=0 n_wr_bk=1289122 bw_util=0.2222
n_activity=88683071 dram_eff=0.3331
bk0: 375312a 79263367i bk1: 372045a 79617259i bk2: 393148a 77827412i bk3: 383789a 78612387i bk4: 382580a 78788599i bk5: 391829a 77770335i bk6: 381893a 78966670i bk7: 373381a 79917228i bk8: 375696a 79617518i bk9: 375737a 79671805i bk10: 378426a 79277219i bk11: 379107a 79117681i bk12: 384224a 78389493i bk13: 378280a 79285621i bk14: 387235a 78033960i bk15: 382402a 78108996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058363
Row_Buffer_Locality_read = 0.059738
Row_Buffer_Locality_write = 0.050248
Bank_Level_Parallism = 9.913877
Bank_Level_Parallism_Col = 2.473347
Bank_Level_Parallism_Ready = 1.222481
write_to_read_ratio_blp_rw_average = 0.189035
GrpLevelPara = 2.101932 

BW Util details:
bwutil = 0.222151 
total_CMD = 132958547 
util_bw = 29536824 
Wasted_Col = 56650177 
Wasted_Row = 1726517 
Idle = 45045029 

BW Util Bottlenecks: 
RCDc_limit = 92620273 
RCDWRc_limit = 8711499 
WTRc_limit = 36497985 
RTWc_limit = 25793201 
CCDLc_limit = 5739182 
rwq = 0 
CCDLc_limit_alone = 4013559 
WTRc_limit_alone = 35615614 
RTWc_limit_alone = 24949949 

Commands details: 
total_CMD = 132958547 
n_nop = 114168235 
Read = 6095084 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289122 
n_act = 6711926 
n_pre = 6711910 
n_ref = 0 
n_req = 7127936 
total_req = 7384206 

Dual Bus Interface Util: 
issued_total_row = 13423836 
issued_total_col = 7384206 
Row_Bus_Util =  0.100963 
CoL_Bus_Util = 0.055538 
Either_Row_CoL_Bus_Util = 0.141325 
Issued_on_Two_Bus_Simul_Util = 0.015176 
issued_two_Eff = 0.107381 
queue_avg = 13.658627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6257213, Miss = 3132829, Miss_rate = 0.501, Pending_hits = 17350, Reservation_fails = 8103
L2_cache_bank[1]: Access = 6222063, Miss = 3125414, Miss_rate = 0.502, Pending_hits = 17271, Reservation_fails = 9728
L2_cache_bank[2]: Access = 6298822, Miss = 3171768, Miss_rate = 0.504, Pending_hits = 18765, Reservation_fails = 3332
L2_cache_bank[3]: Access = 6254691, Miss = 3159064, Miss_rate = 0.505, Pending_hits = 18291, Reservation_fails = 4309
L2_cache_bank[4]: Access = 6247160, Miss = 3122884, Miss_rate = 0.500, Pending_hits = 16800, Reservation_fails = 5662
L2_cache_bank[5]: Access = 6237941, Miss = 3146283, Miss_rate = 0.504, Pending_hits = 16770, Reservation_fails = 6819
L2_cache_bank[6]: Access = 6229592, Miss = 3128130, Miss_rate = 0.502, Pending_hits = 16972, Reservation_fails = 5146
L2_cache_bank[7]: Access = 6309221, Miss = 3151194, Miss_rate = 0.499, Pending_hits = 17274, Reservation_fails = 5868
L2_cache_bank[8]: Access = 6258415, Miss = 3138840, Miss_rate = 0.502, Pending_hits = 17547, Reservation_fails = 5429
L2_cache_bank[9]: Access = 6324156, Miss = 3142405, Miss_rate = 0.497, Pending_hits = 17114, Reservation_fails = 6912
L2_cache_bank[10]: Access = 6262498, Miss = 3152684, Miss_rate = 0.503, Pending_hits = 17193, Reservation_fails = 6508
L2_cache_bank[11]: Access = 6239774, Miss = 3146275, Miss_rate = 0.504, Pending_hits = 17233, Reservation_fails = 6450
L2_cache_bank[12]: Access = 6238839, Miss = 3132494, Miss_rate = 0.502, Pending_hits = 17447, Reservation_fails = 7859
L2_cache_bank[13]: Access = 6289595, Miss = 3153517, Miss_rate = 0.501, Pending_hits = 17139, Reservation_fails = 6023
L2_cache_bank[14]: Access = 6296614, Miss = 3147674, Miss_rate = 0.500, Pending_hits = 17140, Reservation_fails = 8396
L2_cache_bank[15]: Access = 6308949, Miss = 3142369, Miss_rate = 0.498, Pending_hits = 17109, Reservation_fails = 6430
L2_cache_bank[16]: Access = 8307846, Miss = 3159821, Miss_rate = 0.380, Pending_hits = 17432, Reservation_fails = 9422
L2_cache_bank[17]: Access = 6286746, Miss = 3154440, Miss_rate = 0.502, Pending_hits = 17602, Reservation_fails = 5579
L2_cache_bank[18]: Access = 6299197, Miss = 3148642, Miss_rate = 0.500, Pending_hits = 17748, Reservation_fails = 11082
L2_cache_bank[19]: Access = 6182454, Miss = 3128886, Miss_rate = 0.506, Pending_hits = 17456, Reservation_fails = 9134
L2_cache_bank[20]: Access = 8625030, Miss = 3151266, Miss_rate = 0.365, Pending_hits = 17738, Reservation_fails = 8392
L2_cache_bank[21]: Access = 6286165, Miss = 3159561, Miss_rate = 0.503, Pending_hits = 17969, Reservation_fails = 5337
L2_cache_bank[22]: Access = 6190753, Miss = 3129374, Miss_rate = 0.505, Pending_hits = 16791, Reservation_fails = 8025
L2_cache_bank[23]: Access = 6192065, Miss = 3107430, Miss_rate = 0.502, Pending_hits = 16248, Reservation_fails = 5001
L2_total_cache_accesses = 154645799
L2_total_cache_misses = 75433244
L2_total_cache_miss_rate = 0.4878
L2_total_cache_pending_hits = 416399
L2_total_cache_reservation_fails = 164946
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75869936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55322661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 164946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18410030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 416399
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2926220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1275407
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150019026
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4626773
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 16924
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 147663
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=154645799
icnt_total_pkts_simt_to_mem=154645799
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 154645799
Req_Network_cycles = 51846440
Req_Network_injected_packets_per_cycle =       2.9828 
Req_Network_conflicts_per_cycle =       1.3229
Req_Network_conflicts_per_cycle_util =       1.9958
Req_Bank_Level_Parallism =       4.4997
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4487
Req_Network_out_buffer_full_per_cycle =       0.0345
Req_Network_out_buffer_avg_util =       3.0508

Reply_Network_injected_packets_num = 154645799
Reply_Network_cycles = 51846440
Reply_Network_injected_packets_per_cycle =        2.9828
Reply_Network_conflicts_per_cycle =        1.4839
Reply_Network_conflicts_per_cycle_util =       2.2382
Reply_Bank_Level_Parallism =       4.4989
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1410
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0994
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 28 min, 48 sec (235728 sec)
gpgpu_simulation_rate = 4788 (inst/sec)
gpgpu_simulation_rate = 219 (cycle/sec)
gpgpu_silicon_slowdown = 6232876x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (477,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 18: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 18 
gpu_sim_cycle = 202688
gpu_sim_insn = 10475988
gpu_ipc =      51.6853
gpu_tot_sim_cycle = 52049128
gpu_tot_sim_insn = 1139355193
gpu_tot_ipc =      21.8900
gpu_tot_issued_cta = 53153
gpu_occupancy = 64.6484% 
gpu_tot_occupancy = 60.1774% 
max_total_param_size = 0
gpu_stall_dramfull = 15600964
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.1434
partiton_level_parallism_total  =       2.9834
partiton_level_parallism_util =       3.9713
partiton_level_parallism_util_total  =       4.6157
L2_BW  =     137.3051 GB/Sec
L2_BW_total  =     130.3145 GB/Sec
gpu_total_sim_rate=4809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7735241, Miss = 4389557, Miss_rate = 0.567, Pending_hits = 120840, Reservation_fails = 2209990
	L1D_cache_core[1]: Access = 7838726, Miss = 4432404, Miss_rate = 0.565, Pending_hits = 123740, Reservation_fails = 2119767
	L1D_cache_core[2]: Access = 7237469, Miss = 3935695, Miss_rate = 0.544, Pending_hits = 117581, Reservation_fails = 2088002
	L1D_cache_core[3]: Access = 7897187, Miss = 4436065, Miss_rate = 0.562, Pending_hits = 123924, Reservation_fails = 2187302
	L1D_cache_core[4]: Access = 8052866, Miss = 4586510, Miss_rate = 0.570, Pending_hits = 125969, Reservation_fails = 2178485
	L1D_cache_core[5]: Access = 7591342, Miss = 4117408, Miss_rate = 0.542, Pending_hits = 121246, Reservation_fails = 2099891
	L1D_cache_core[6]: Access = 8038675, Miss = 4512754, Miss_rate = 0.561, Pending_hits = 126805, Reservation_fails = 2207230
	L1D_cache_core[7]: Access = 8114055, Miss = 4623072, Miss_rate = 0.570, Pending_hits = 127141, Reservation_fails = 2314792
	L1D_cache_core[8]: Access = 7996692, Miss = 4512634, Miss_rate = 0.564, Pending_hits = 123282, Reservation_fails = 2110659
	L1D_cache_core[9]: Access = 7915550, Miss = 4433918, Miss_rate = 0.560, Pending_hits = 122986, Reservation_fails = 2182253
	L1D_cache_core[10]: Access = 8039015, Miss = 4503778, Miss_rate = 0.560, Pending_hits = 125956, Reservation_fails = 2191591
	L1D_cache_core[11]: Access = 7983097, Miss = 4464750, Miss_rate = 0.559, Pending_hits = 125761, Reservation_fails = 2211822
	L1D_cache_core[12]: Access = 7627689, Miss = 4275442, Miss_rate = 0.561, Pending_hits = 122937, Reservation_fails = 2064679
	L1D_cache_core[13]: Access = 7909308, Miss = 4461840, Miss_rate = 0.564, Pending_hits = 126593, Reservation_fails = 2198312
	L1D_cache_core[14]: Access = 7844672, Miss = 4360519, Miss_rate = 0.556, Pending_hits = 123097, Reservation_fails = 2111081
	L1D_cache_core[15]: Access = 7625038, Miss = 4252306, Miss_rate = 0.558, Pending_hits = 122492, Reservation_fails = 2069580
	L1D_cache_core[16]: Access = 7361718, Miss = 4034158, Miss_rate = 0.548, Pending_hits = 120942, Reservation_fails = 2056703
	L1D_cache_core[17]: Access = 7820748, Miss = 4404653, Miss_rate = 0.563, Pending_hits = 124248, Reservation_fails = 2086193
	L1D_cache_core[18]: Access = 7758412, Miss = 4350741, Miss_rate = 0.561, Pending_hits = 123751, Reservation_fails = 2157656
	L1D_cache_core[19]: Access = 7815346, Miss = 4402101, Miss_rate = 0.563, Pending_hits = 124007, Reservation_fails = 2177021
	L1D_cache_core[20]: Access = 8071311, Miss = 4573562, Miss_rate = 0.567, Pending_hits = 126771, Reservation_fails = 2179855
	L1D_cache_core[21]: Access = 7974617, Miss = 4486364, Miss_rate = 0.563, Pending_hits = 126437, Reservation_fails = 2124787
	L1D_cache_core[22]: Access = 7853009, Miss = 4421282, Miss_rate = 0.563, Pending_hits = 125734, Reservation_fails = 2183096
	L1D_cache_core[23]: Access = 7830668, Miss = 4401030, Miss_rate = 0.562, Pending_hits = 121947, Reservation_fails = 2132325
	L1D_cache_core[24]: Access = 7697318, Miss = 4282049, Miss_rate = 0.556, Pending_hits = 120657, Reservation_fails = 2042589
	L1D_cache_core[25]: Access = 7750439, Miss = 4347344, Miss_rate = 0.561, Pending_hits = 121997, Reservation_fails = 2135215
	L1D_cache_core[26]: Access = 7738585, Miss = 4269028, Miss_rate = 0.552, Pending_hits = 122241, Reservation_fails = 2124259
	L1D_cache_core[27]: Access = 7924252, Miss = 4470213, Miss_rate = 0.564, Pending_hits = 125157, Reservation_fails = 2063916
	L1D_cache_core[28]: Access = 7842861, Miss = 4376471, Miss_rate = 0.558, Pending_hits = 121953, Reservation_fails = 2224936
	L1D_cache_core[29]: Access = 7915081, Miss = 4502305, Miss_rate = 0.569, Pending_hits = 124541, Reservation_fails = 2261604
	L1D_total_cache_accesses = 234800987
	L1D_total_cache_misses = 131619953
	L1D_total_cache_miss_rate = 0.5606
	L1D_total_cache_pending_hits = 3710733
	L1D_total_cache_reservation_fails = 64495591
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99077697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3710733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118897585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64053416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8473011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3710756
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2405882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1843475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230159026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4641961

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17343005
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44917212
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426698
ctas_completed 53153, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
221983, 213859, 248496, 242289, 235401, 233341, 242407, 219503, 237306, 238531, 212823, 231025, 223074, 229564, 224430, 193073, 223781, 239502, 211442, 248019, 251725, 246756, 210163, 234013, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7089289984
gpgpu_n_tot_w_icount = 221540312
gpgpu_n_stall_shd_mem = 95711490
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150640974
gpgpu_n_mem_write_global = 4641961
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271162534
gpgpu_n_store_insn = 13622248
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71010310
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79500088
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16211402
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16713856	W0_Idle:236072756	W0_Scoreboard:-471212012	W1:108936251	W2:31100892	W3:14896458	W4:9095251	W5:6339206	W6:4773110	W7:3811951	W8:3154831	W9:2684495	W10:2311513	W11:2048025	W12:1867470	W13:1708695	W14:1582169	W15:1444120	W16:1321873	W17:1222570	W18:1141178	W19:1076104	W20:1054150	W21:1062296	W22:1089212	W23:1074998	W24:1035640	W25:940546	W26:825825	W27:710158	W28:629787	W29:554415	W30:506152	W31:419955	W32:11121016
single_issue_nums: WS0:55615954	WS1:55232707	WS2:55452233	WS3:55239418	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1018964584 {8:127370573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185678440 {40:4641961,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 930816040 {40:23270401,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 799855624 {40:127370573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37135688 {8:4641961,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 930816040 {40:23270401,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 458 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28792772 	734411 	1520555 	3295861 	6601010 	9370298 	11782130 	12287491 	9256115 	2810194 	110525 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71036202 	54026415 	20722135 	6250635 	2588055 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19506768 	1637020 	162006 	67789 	119325940 	4223255 	1693623 	2055117 	3281576 	2251565 	970633 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127450704 	20010420 	5887992 	1506221 	356755 	68028 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9008 	39128 	1317 	2009 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060632  1.060006  1.066319  1.068634  1.067489  1.065878  1.062214  1.062950  1.063069  1.061369  1.063888  1.062288  1.064578  1.064480  1.064403  1.062258 
dram[1]:  1.062493  1.063888  1.072128  1.070970  1.072093  1.069556  1.068651  1.066308  1.064586  1.066604  1.068827  1.064069  1.067803  1.065909  1.066768  1.064780 
dram[2]:  1.061644  1.059144  1.065915  1.066708  1.063832  1.065737  1.063940  1.062954  1.061329  1.061652  1.060972  1.064108  1.062161  1.063653  1.062127  1.064120 
dram[3]:  1.058833  1.060014  1.065046  1.067238  1.066086  1.069025  1.062281  1.063725  1.063104  1.062246  1.064590  1.065156  1.063155  1.064110  1.063592  1.063576 
dram[4]:  1.062783  1.060264  1.067816  1.067034  1.065153  1.067482  1.063603  1.063024  1.062215  1.060670  1.067368  1.066398  1.062796  1.063442  1.064253  1.062039 
dram[5]:  1.058675  1.062371  1.070111  1.067709  1.066322  1.068488  1.062468  1.063138  1.061357  1.062981  1.064377  1.066052  1.060276  1.061032  1.063736  1.063046 
dram[6]:  1.061916  1.061117  1.066822  1.068320  1.066656  1.063814  1.062894  1.065334  1.061864  1.061916  1.062354  1.064617  1.062837  1.064841  1.062856  1.064485 
dram[7]:  1.060432  1.060087  1.067560  1.068328  1.067075  1.066454  1.062226  1.061322  1.062503  1.060980  1.065165  1.064611  1.066077  1.064783  1.063952  1.063524 
dram[8]:  1.060673  1.060597  1.072098  1.070247  1.069564  1.070530  1.062873  1.064160  1.063091  1.063029  1.066203  1.067461  1.067396  1.066333  1.062655  1.064243 
dram[9]:  1.060041  1.059050  1.069642  1.068058  1.064972  1.064909  1.064825  1.064907  1.060504  1.060770  1.067395  1.065017  1.065068  1.064354  1.063612  1.062200 
dram[10]:  1.060418  1.059564  1.067121  1.068278  1.068759  1.068758  1.068359  1.064825  1.065363  1.061852  1.066289  1.067510  1.066745  1.063391  1.063584  1.063372 
dram[11]:  1.059097  1.058654  1.065232  1.061912  1.063115  1.065148  1.062811  1.060639  1.061582  1.060825  1.065076  1.062925  1.063538  1.061406  1.063412  1.060807 
average row locality = 86561693/81331603 = 1.064306
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377273    373629    389015    395039    395872    394452    373014    376064    382566    380616    378455    376615    386473    384957    394187    388060 
dram[1]:    379805    380031    403712    401721    398585    396460    388390    383704    380445    388063    382084    374579    388885    385089    393953    393197 
dram[2]:    380619    374647    392416    393726    392983    392354    378990    385085    382328    378344    370944    384460    382044    387658    386676    393901 
dram[3]:    375407    375692    389080    398038    395517    399101    382107    380748    378273    385199    380556    384095    380865    383152    390637    389493 
dram[4]:    376943    375751    397485    400529    390060    394802    379255    382620    385007    382189    383530    381843    381216    381326    389278    387421 
dram[5]:    376306    379137    404917    393968    397090    398965    384686    381584    383987    384626    381240    385349    377918    378423    390530    388351 
dram[6]:    381610    379351    395580    400081    394887    393459    380303    387795    379567    378482    376566    379986    376524    385169    391465    393371 
dram[7]:    376798    377012    401605    401057    397986    395853    377824    376663    378742    378062    384478    384267    386475    383675    387629    389685 
dram[8]:    379533    375748    406528    398324    397418    397758    379511    383641    380930    377363    385472    384044    388681    389844    385581    391478 
dram[9]:    374742    372610    405598    399044    390653    390767    385502    385079    377688    378957    386869    380435    383732    381594    388131    384426 
dram[10]:    378053    375846    393777    400167    390195    397243    386885    386726    383083    382038    384182    386309    389557    383343    389553    392130 
dram[11]:    377278    374079    395110    385730    384387    393658    383799    375182    377504    377569    380239    381030    386000    380119    389126    384311 
total dram reads = 74090353
bank skew: 406528/370944 = 1.10
chip skew: 6218703/6125121 = 1.02
number of total write accesses:
dram[0]:     79467     80114     81639     80477     79729     78902     80107     80924     80338     79705     80228     79874     80372     79817     83389     83819 
dram[1]:     82260     82021     83167     82676     78998     78835     81009     79119     80577     80284     80532     80545     83373     81837     83959     85225 
dram[2]:     82501     82734     81806     80261     78534     80702     80349     80825     79074     80894     79768     79314     81904     81577     84990     84923 
dram[3]:     82874     81333     82090     82451     78521     80245     81031     79505     78667     80939     79023     79339     79872     80052     84498     85528 
dram[4]:     81920     82026     81190     82908     78930     80480     78825     78311     79353     79085     80237     81127     81450     80923     83275     83898 
dram[5]:     82855     81149     81940     82476     79246     79384     80016     79062     80343     78973     81461     81178     80570     80724     83950     83761 
dram[6]:     81325     80269     80508     81855     79548     79394     78746     81633     77262     78155     80466     80677     82897     81685     84610     84799 
dram[7]:     79597     80879     82456     81526     78841     79062     80129     79841     79017     80585     80129     79303     81178     82689     84768     85041 
dram[8]:     81547     81249     81883     82372     79360     79933     81324     80528     80759     80304     80978     81157     81716     81516     84447     83295 
dram[9]:     81219     80956     83857     81722     79070     79721     79521     79771     80900     78895     80907     80625     79825     80711     85009     83960 
dram[10]:     81092     81590     80838     79711     80981     81667     80177     80278     80498     80173     80469     79963     80029     78962     83365     84249 
dram[11]:     81560     81387     79848     80203     80114     80580     79869     80248     79616     79546     80355     79663     81391     80053     82854     85125 
total dram writes = 15554829
bank skew: 85528/77262 = 1.11
chip skew: 1304417/1288901 = 1.01
average mf latency per bank:
dram[0]:        754       770       766       803       765       779       748       770       761       769       752       762       751       772       745       754
dram[1]:        888       927       936       925       929       942       933       921       896       912       942       918       901       906       897       892
dram[2]:        734       706       740       736       727       714       717       711       714       691       712       713       700       695       701       699
dram[3]:        735       753       737       742       733       739       725       729       730       726       733       752       717       730       719       718
dram[4]:        780       738       792       782       782       742       790       754       794       735       800       757       757       729       753       721
dram[5]:        742       827       789       838       763       849       761       841       760       823       769       852       732       806       743       807
dram[6]:        800       761       799       777       799       762       798       764       800       751       812       770       780       753       756       731
dram[7]:        761       738       754       765       745       739       738       721       722       715       749       736       727       724       715       711
dram[8]:       2392       741       788       772       762       758       740       745       748       742       756       760       747       749       723       732
dram[9]:        784       791       797       812       782       813       783       820       761       794       792       817       785       797       768       772
dram[10]:       1031       755      1068       783      1054       778      2207       764      1081       752      1106       774      1052       747      1034       751
dram[11]:        711       706       724       717       704       718       711       696       704       716       709       713       704       703       706       697
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114595065 n_act=6748654 n_pre=6748638 n_ref_event=0 n_req=7179259 n_rd=6146287 n_rd_L2_A=0 n_write=0 n_wr_bk=1288901 bw_util=0.2228
n_activity=89098030 dram_eff=0.3338
bk0: 377273a 79199640i bk1: 373629a 79595742i bk2: 389015a 78104050i bk3: 395039a 77399697i bk4: 395872a 77392589i bk5: 394452a 77558263i bk6: 373014a 80004029i bk7: 376064a 79659594i bk8: 382566a 78875682i bk9: 380616a 78961252i bk10: 378455a 79162449i bk11: 376615a 79516623i bk12: 386473a 78314075i bk13: 384957a 78442280i bk14: 394187a 76990021i bk15: 388060a 77659248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059979
Row_Buffer_Locality_read = 0.061389
Row_Buffer_Locality_write = 0.051591
Bank_Level_Parallism = 10.026281
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.222813 
total_CMD = 133478332 
util_bw = 29740752 
Wasted_Col = 56837144 
Wasted_Row = 1732269 
Idle = 45168167 

BW Util Bottlenecks: 
RCDc_limit = 93093739 
RCDWRc_limit = 8685071 
WTRc_limit = 36540181 
RTWc_limit = 25993599 
CCDLc_limit = 5797704 
rwq = 0 
CCDLc_limit_alone = 4057418 
WTRc_limit_alone = 35656060 
RTWc_limit_alone = 25137434 

Commands details: 
total_CMD = 133478332 
n_nop = 114595065 
Read = 6146287 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288901 
n_act = 6748654 
n_pre = 6748638 
n_ref = 0 
n_req = 7179259 
total_req = 7435188 

Dual Bus Interface Util: 
issued_total_row = 13497292 
issued_total_col = 7435188 
Row_Bus_Util =  0.101120 
CoL_Bus_Util = 0.055703 
Either_Row_CoL_Bus_Util = 0.141471 
Issued_on_Two_Bus_Simul_Util = 0.015352 
issued_two_Eff = 0.108520 
queue_avg = 14.483386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4834
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114430470 n_act=6807502 n_pre=6807486 n_ref_event=0 n_req=7265289 n_rd=6218703 n_rd_L2_A=0 n_write=0 n_wr_bk=1304417 bw_util=0.2254
n_activity=89164713 dram_eff=0.3375
bk0: 379805a 77183402i bk1: 380031a 77204009i bk2: 403712a 74714437i bk3: 401721a 75003446i bk4: 398585a 75627012i bk5: 396460a 75919610i bk6: 388390a 76828896i bk7: 383704a 77419027i bk8: 380445a 77668738i bk9: 388063a 76816073i bk10: 382084a 77364410i bk11: 374579a 78234168i bk12: 388885a 76394164i bk13: 385089a 76834911i bk14: 393953a 75514522i bk15: 393197a 75532346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063010
Row_Buffer_Locality_read = 0.064210
Row_Buffer_Locality_write = 0.055884
Bank_Level_Parallism = 10.384443
Bank_Level_Parallism_Col = 2.504876
Bank_Level_Parallism_Ready = 1.227270
write_to_read_ratio_blp_rw_average = 0.190686
GrpLevelPara = 2.125645 

BW Util details:
bwutil = 0.225448 
total_CMD = 133478332 
util_bw = 30092480 
Wasted_Col = 56760477 
Wasted_Row = 1564707 
Idle = 45060668 

BW Util Bottlenecks: 
RCDc_limit = 93488891 
RCDWRc_limit = 8705234 
WTRc_limit = 36908824 
RTWc_limit = 26600475 
CCDLc_limit = 5872264 
rwq = 0 
CCDLc_limit_alone = 4100679 
WTRc_limit_alone = 36015464 
RTWc_limit_alone = 25722250 

Commands details: 
total_CMD = 133478332 
n_nop = 114430470 
Read = 6218703 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304417 
n_act = 6807502 
n_pre = 6807486 
n_ref = 0 
n_req = 7265289 
total_req = 7523120 

Dual Bus Interface Util: 
issued_total_row = 13614988 
issued_total_col = 7523120 
Row_Bus_Util =  0.102001 
CoL_Bus_Util = 0.056362 
Either_Row_CoL_Bus_Util = 0.142704 
Issued_on_Two_Bus_Simul_Util = 0.015660 
issued_two_Eff = 0.109737 
queue_avg = 16.428514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4285
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114539324 n_act=6771674 n_pre=6771658 n_ref_event=0 n_req=7199264 n_rd=6157175 n_rd_L2_A=0 n_write=0 n_wr_bk=1300156 bw_util=0.2235
n_activity=89107936 dram_eff=0.3348
bk0: 380619a 78161961i bk1: 374647a 78811741i bk2: 392416a 77316220i bk3: 393726a 77260860i bk4: 392983a 77311797i bk5: 392354a 77361201i bk6: 378990a 79060596i bk7: 385085a 78317006i bk8: 382328a 78630238i bk9: 378344a 79065260i bk10: 370944a 79828971i bk11: 384460a 78400210i bk12: 382044a 78361450i bk13: 387658a 77656618i bk14: 386676a 77468071i bk15: 393901a 76702074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059394
Row_Buffer_Locality_read = 0.060931
Row_Buffer_Locality_write = 0.050310
Bank_Level_Parallism = 10.103292
Bank_Level_Parallism_Col = 2.484076
Bank_Level_Parallism_Ready = 1.222765
write_to_read_ratio_blp_rw_average = 0.189554
GrpLevelPara = 2.109997 

BW Util details:
bwutil = 0.223477 
total_CMD = 133478332 
util_bw = 29829324 
Wasted_Col = 56846269 
Wasted_Row = 1667795 
Idle = 45134944 

BW Util Bottlenecks: 
RCDc_limit = 93205218 
RCDWRc_limit = 8773857 
WTRc_limit = 36832892 
RTWc_limit = 26100858 
CCDLc_limit = 5813958 
rwq = 0 
CCDLc_limit_alone = 4066792 
WTRc_limit_alone = 35941106 
RTWc_limit_alone = 25245478 

Commands details: 
total_CMD = 133478332 
n_nop = 114539324 
Read = 6157175 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300156 
n_act = 6771674 
n_pre = 6771658 
n_ref = 0 
n_req = 7199264 
total_req = 7457331 

Dual Bus Interface Util: 
issued_total_row = 13543332 
issued_total_col = 7457331 
Row_Bus_Util =  0.101465 
CoL_Bus_Util = 0.055869 
Either_Row_CoL_Bus_Util = 0.141888 
Issued_on_Two_Bus_Simul_Util = 0.015446 
issued_two_Eff = 0.108858 
queue_avg = 14.339017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.339
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114530053 n_act=6774889 n_pre=6774873 n_ref_event=0 n_req=7207705 n_rd=6167960 n_rd_L2_A=0 n_write=0 n_wr_bk=1295968 bw_util=0.2237
n_activity=89129618 dram_eff=0.335
bk0: 375407a 78634788i bk1: 375692a 78951314i bk2: 389080a 77577500i bk3: 398038a 76461383i bk4: 395517a 77153488i bk5: 399101a 76664829i bk6: 382107a 78408158i bk7: 380748a 78922638i bk8: 378273a 79168012i bk9: 385199a 78076294i bk10: 380556a 78809393i bk11: 384095a 78387245i bk12: 380865a 78660841i bk13: 383152a 78442926i bk14: 390637a 77101216i bk15: 389493a 77053683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060049
Row_Buffer_Locality_read = 0.061529
Row_Buffer_Locality_write = 0.051271
Bank_Level_Parallism = 10.115764
Bank_Level_Parallism_Col = 2.485861
Bank_Level_Parallism_Ready = 1.223576
write_to_read_ratio_blp_rw_average = 0.189735
GrpLevelPara = 2.111032 

BW Util details:
bwutil = 0.223675 
total_CMD = 133478332 
util_bw = 29855712 
Wasted_Col = 56853760 
Wasted_Row = 1649535 
Idle = 45119325 

BW Util Bottlenecks: 
RCDc_limit = 93289256 
RCDWRc_limit = 8737313 
WTRc_limit = 36707925 
RTWc_limit = 26189663 
CCDLc_limit = 5825395 
rwq = 0 
CCDLc_limit_alone = 4072700 
WTRc_limit_alone = 35819906 
RTWc_limit_alone = 25324987 

Commands details: 
total_CMD = 133478332 
n_nop = 114530053 
Read = 6167960 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295968 
n_act = 6774889 
n_pre = 6774873 
n_ref = 0 
n_req = 7207705 
total_req = 7463928 

Dual Bus Interface Util: 
issued_total_row = 13549762 
issued_total_col = 7463928 
Row_Bus_Util =  0.101513 
CoL_Bus_Util = 0.055919 
Either_Row_CoL_Bus_Util = 0.141958 
Issued_on_Two_Bus_Simul_Util = 0.015474 
issued_two_Eff = 0.109003 
queue_avg = 14.562007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.562
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114536629 n_act=6772225 n_pre=6772209 n_ref_event=0 n_req=7206770 n_rd=6169255 n_rd_L2_A=0 n_write=0 n_wr_bk=1293938 bw_util=0.2237
n_activity=89155581 dram_eff=0.3348
bk0: 376943a 78886090i bk1: 375751a 78933011i bk2: 397485a 76948408i bk3: 400529a 76293765i bk4: 390060a 77768891i bk5: 394802a 77173687i bk6: 379255a 79167749i bk7: 382620a 78837509i bk8: 385007a 78456032i bk9: 382189a 78837379i bk10: 383530a 78683459i bk11: 381843a 78677471i bk12: 381216a 78679510i bk13: 381326a 78789857i bk14: 389278a 77533581i bk15: 387421a 77627306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060297
Row_Buffer_Locality_read = 0.061880
Row_Buffer_Locality_write = 0.050880
Bank_Level_Parallism = 10.080948
Bank_Level_Parallism_Col = 2.485049
Bank_Level_Parallism_Ready = 1.223913
write_to_read_ratio_blp_rw_average = 0.189217
GrpLevelPara = 2.109726 

BW Util details:
bwutil = 0.223653 
total_CMD = 133478332 
util_bw = 29852772 
Wasted_Col = 56872273 
Wasted_Row = 1658866 
Idle = 45094421 

BW Util Bottlenecks: 
RCDc_limit = 93288689 
RCDWRc_limit = 8721617 
WTRc_limit = 36709358 
RTWc_limit = 26126751 
CCDLc_limit = 5829228 
rwq = 0 
CCDLc_limit_alone = 4078462 
WTRc_limit_alone = 35820906 
RTWc_limit_alone = 25264437 

Commands details: 
total_CMD = 133478332 
n_nop = 114536629 
Read = 6169255 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293938 
n_act = 6772225 
n_pre = 6772209 
n_ref = 0 
n_req = 7206770 
total_req = 7463193 

Dual Bus Interface Util: 
issued_total_row = 13544434 
issued_total_col = 7463193 
Row_Bus_Util =  0.101473 
CoL_Bus_Util = 0.055913 
Either_Row_CoL_Bus_Util = 0.141908 
Issued_on_Two_Bus_Simul_Util = 0.015478 
issued_two_Eff = 0.109067 
queue_avg = 14.400012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114495937 n_act=6792990 n_pre=6792974 n_ref_event=0 n_req=7227214 n_rd=6187077 n_rd_L2_A=0 n_write=0 n_wr_bk=1297088 bw_util=0.2243
n_activity=89120946 dram_eff=0.3359
bk0: 376306a 78185836i bk1: 379137a 78043053i bk2: 404917a 75426941i bk3: 393968a 76452171i bk4: 397090a 76401100i bk5: 398965a 76154669i bk6: 384686a 77825138i bk7: 381584a 78318019i bk8: 383987a 77892606i bk9: 384626a 78023489i bk10: 381240a 78102434i bk11: 385349a 77710380i bk12: 377918a 78436116i bk13: 378423a 78375313i bk14: 390530a 76622878i bk15: 388351a 76813588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060082
Row_Buffer_Locality_read = 0.061701
Row_Buffer_Locality_write = 0.050453
Bank_Level_Parallism = 10.225863
Bank_Level_Parallism_Col = 2.489770
Bank_Level_Parallism_Ready = 1.222940
write_to_read_ratio_blp_rw_average = 0.189740
GrpLevelPara = 2.115381 

BW Util details:
bwutil = 0.224281 
total_CMD = 133478332 
util_bw = 29936660 
Wasted_Col = 56829288 
Wasted_Row = 1594076 
Idle = 45118308 

BW Util Bottlenecks: 
RCDc_limit = 93449898 
RCDWRc_limit = 8736626 
WTRc_limit = 36801151 
RTWc_limit = 26253015 
CCDLc_limit = 5830873 
rwq = 0 
CCDLc_limit_alone = 4084012 
WTRc_limit_alone = 35915139 
RTWc_limit_alone = 25392166 

Commands details: 
total_CMD = 133478332 
n_nop = 114495937 
Read = 6187077 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297088 
n_act = 6792990 
n_pre = 6792974 
n_ref = 0 
n_req = 7227214 
total_req = 7484165 

Dual Bus Interface Util: 
issued_total_row = 13585964 
issued_total_col = 7484165 
Row_Bus_Util =  0.101784 
CoL_Bus_Util = 0.056070 
Either_Row_CoL_Bus_Util = 0.142213 
Issued_on_Two_Bus_Simul_Util = 0.015641 
issued_two_Eff = 0.109983 
queue_avg = 14.925011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.925
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114520746 n_act=6778046 n_pre=6778030 n_ref_event=0 n_req=7211429 n_rd=6174196 n_rd_L2_A=0 n_write=0 n_wr_bk=1293829 bw_util=0.2238
n_activity=89174783 dram_eff=0.335
bk0: 381610a 78192352i bk1: 379351a 78631040i bk2: 395580a 77144197i bk3: 400081a 76463620i bk4: 394887a 77136495i bk5: 393459a 77229918i bk6: 380303a 78894493i bk7: 387795a 77896686i bk8: 379567a 79210277i bk9: 378482a 79275422i bk10: 376566a 79141711i bk11: 379986a 78723969i bk12: 376524a 78878039i bk13: 385169a 78064768i bk14: 391465a 76929097i bk15: 393371a 76672725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060097
Row_Buffer_Locality_read = 0.061532
Row_Buffer_Locality_write = 0.051552
Bank_Level_Parallism = 10.111192
Bank_Level_Parallism_Col = 2.486663
Bank_Level_Parallism_Ready = 1.223771
write_to_read_ratio_blp_rw_average = 0.189254
GrpLevelPara = 2.111768 

BW Util details:
bwutil = 0.223797 
total_CMD = 133478332 
util_bw = 29872100 
Wasted_Col = 56873131 
Wasted_Row = 1654108 
Idle = 45078993 

BW Util Bottlenecks: 
RCDc_limit = 93385758 
RCDWRc_limit = 8706005 
WTRc_limit = 36718493 
RTWc_limit = 26168172 
CCDLc_limit = 5822603 
rwq = 0 
CCDLc_limit_alone = 4076635 
WTRc_limit_alone = 35832443 
RTWc_limit_alone = 25308254 

Commands details: 
total_CMD = 133478332 
n_nop = 114520746 
Read = 6174196 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293829 
n_act = 6778046 
n_pre = 6778030 
n_ref = 0 
n_req = 7211429 
total_req = 7468025 

Dual Bus Interface Util: 
issued_total_row = 13556076 
issued_total_col = 7468025 
Row_Bus_Util =  0.101560 
CoL_Bus_Util = 0.055949 
Either_Row_CoL_Bus_Util = 0.142027 
Issued_on_Two_Bus_Simul_Util = 0.015482 
issued_two_Eff = 0.109007 
queue_avg = 14.479130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4791
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114511098 n_act=6781802 n_pre=6781786 n_ref_event=0 n_req=7216553 n_rd=6177811 n_rd_L2_A=0 n_write=0 n_wr_bk=1295041 bw_util=0.2239
n_activity=89178105 dram_eff=0.3352
bk0: 376798a 78797624i bk1: 377012a 78623345i bk2: 401605a 75918634i bk3: 401057a 76104527i bk4: 397986a 76667664i bk5: 395853a 76913851i bk6: 377824a 78903609i bk7: 376663a 79104200i bk8: 378742a 79122579i bk9: 378062a 78830237i bk10: 384478a 78099622i bk11: 384267a 78089071i bk12: 386475a 77766265i bk13: 383675a 77878048i bk14: 387629a 77151142i bk15: 389685a 77006336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060244
Row_Buffer_Locality_read = 0.061788
Row_Buffer_Locality_write = 0.051059
Bank_Level_Parallism = 10.150774
Bank_Level_Parallism_Col = 2.487176
Bank_Level_Parallism_Ready = 1.223103
write_to_read_ratio_blp_rw_average = 0.189652
GrpLevelPara = 2.113085 

BW Util details:
bwutil = 0.223942 
total_CMD = 133478332 
util_bw = 29891408 
Wasted_Col = 56865202 
Wasted_Row = 1644398 
Idle = 45077324 

BW Util Bottlenecks: 
RCDc_limit = 93380008 
RCDWRc_limit = 8727434 
WTRc_limit = 36721273 
RTWc_limit = 26241898 
CCDLc_limit = 5824913 
rwq = 0 
CCDLc_limit_alone = 4075488 
WTRc_limit_alone = 35835979 
RTWc_limit_alone = 25377767 

Commands details: 
total_CMD = 133478332 
n_nop = 114511098 
Read = 6177811 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295041 
n_act = 6781802 
n_pre = 6781786 
n_ref = 0 
n_req = 7216553 
total_req = 7472852 

Dual Bus Interface Util: 
issued_total_row = 13563588 
issued_total_col = 7472852 
Row_Bus_Util =  0.101616 
CoL_Bus_Util = 0.055986 
Either_Row_CoL_Bus_Util = 0.142100 
Issued_on_Two_Bus_Simul_Util = 0.015502 
issued_two_Eff = 0.109094 
queue_avg = 14.703727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7037
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114466166 n_act=6799244 n_pre=6799228 n_ref_event=0 n_req=7246244 n_rd=6201854 n_rd_L2_A=0 n_write=0 n_wr_bk=1302368 bw_util=0.2249
n_activity=89135829 dram_eff=0.3368
bk0: 379533a 77475066i bk1: 375748a 77983526i bk2: 406528a 74899301i bk3: 398324a 75611410i bk4: 397418a 76116708i bk5: 397758a 75977619i bk6: 379511a 77952167i bk7: 383641a 77686458i bk8: 380930a 77831719i bk9: 377363a 78296868i bk10: 385472a 77066859i bk11: 384044a 77181898i bk12: 388681a 76840611i bk13: 389844a 76538577i bk14: 385581a 76738102i bk15: 391478a 76191050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061687
Row_Buffer_Locality_read = 0.063177
Row_Buffer_Locality_write = 0.052839
Bank_Level_Parallism = 10.321687
Bank_Level_Parallism_Col = 2.499164
Bank_Level_Parallism_Ready = 1.225987
write_to_read_ratio_blp_rw_average = 0.190119
GrpLevelPara = 2.122112 

BW Util details:
bwutil = 0.224882 
total_CMD = 133478332 
util_bw = 30016888 
Wasted_Col = 56749311 
Wasted_Row = 1593942 
Idle = 45118191 

BW Util Bottlenecks: 
RCDc_limit = 93401022 
RCDWRc_limit = 8726890 
WTRc_limit = 36925820 
RTWc_limit = 26415316 
CCDLc_limit = 5853526 
rwq = 0 
CCDLc_limit_alone = 4094729 
WTRc_limit_alone = 36035294 
RTWc_limit_alone = 25547045 

Commands details: 
total_CMD = 133478332 
n_nop = 114466166 
Read = 6201854 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302368 
n_act = 6799244 
n_pre = 6799228 
n_ref = 0 
n_req = 7246244 
total_req = 7504222 

Dual Bus Interface Util: 
issued_total_row = 13598472 
issued_total_col = 7504222 
Row_Bus_Util =  0.101878 
CoL_Bus_Util = 0.056221 
Either_Row_CoL_Bus_Util = 0.142436 
Issued_on_Two_Bus_Simul_Util = 0.015662 
issued_two_Eff = 0.109957 
queue_avg = 15.524995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.525
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114544462 n_act=6771740 n_pre=6771724 n_ref_event=0 n_req=7205951 n_rd=6165827 n_rd_L2_A=0 n_write=0 n_wr_bk=1296669 bw_util=0.2236
n_activity=89111705 dram_eff=0.335
bk0: 374742a 78805448i bk1: 372610a 79099375i bk2: 405598a 75352006i bk3: 399044a 76212870i bk4: 390653a 77490581i bk5: 390767a 77436812i bk6: 385502a 78195038i bk7: 385079a 78250376i bk8: 377688a 78775099i bk9: 378957a 78816679i bk10: 386869a 77753146i bk11: 380435a 78472258i bk12: 383732a 78281065i bk13: 381594a 78352886i bk14: 388131a 77072936i bk15: 384426a 77590933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060257
Row_Buffer_Locality_read = 0.061865
Row_Buffer_Locality_write = 0.050725
Bank_Level_Parallism = 10.147605
Bank_Level_Parallism_Col = 2.484823
Bank_Level_Parallism_Ready = 1.222873
write_to_read_ratio_blp_rw_average = 0.189704
GrpLevelPara = 2.111692 

BW Util details:
bwutil = 0.223632 
total_CMD = 133478332 
util_bw = 29849984 
Wasted_Col = 56815385 
Wasted_Row = 1666668 
Idle = 45146295 

BW Util Bottlenecks: 
RCDc_limit = 93198165 
RCDWRc_limit = 8751310 
WTRc_limit = 36705114 
RTWc_limit = 26139408 
CCDLc_limit = 5816705 
rwq = 0 
CCDLc_limit_alone = 4070500 
WTRc_limit_alone = 35817796 
RTWc_limit_alone = 25280521 

Commands details: 
total_CMD = 133478332 
n_nop = 114544462 
Read = 6165827 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296669 
n_act = 6771740 
n_pre = 6771724 
n_ref = 0 
n_req = 7205951 
total_req = 7462496 

Dual Bus Interface Util: 
issued_total_row = 13543464 
issued_total_col = 7462496 
Row_Bus_Util =  0.101466 
CoL_Bus_Util = 0.055908 
Either_Row_CoL_Bus_Util = 0.141850 
Issued_on_Two_Bus_Simul_Util = 0.015524 
issued_two_Eff = 0.109438 
queue_avg = 14.847315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8473
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114472865 n_act=6792666 n_pre=6792650 n_ref_event=0 n_req=7236094 n_rd=6199087 n_rd_L2_A=0 n_write=0 n_wr_bk=1294042 bw_util=0.2245
n_activity=89297801 dram_eff=0.3356
bk0: 378053a 78503675i bk1: 375846a 78794041i bk2: 393777a 77073063i bk3: 400167a 76560772i bk4: 390195a 77390079i bk5: 397243a 76581165i bk6: 386885a 77893013i bk7: 386726a 77894122i bk8: 383083a 78327902i bk9: 382038a 78462358i bk10: 384182a 78179013i bk11: 386309a 78050877i bk12: 389557a 77561080i bk13: 383343a 78388464i bk14: 389553a 77208488i bk15: 392130a 76809794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061280
Row_Buffer_Locality_read = 0.062594
Row_Buffer_Locality_write = 0.053426
Bank_Level_Parallism = 10.149675
Bank_Level_Parallism_Col = 2.490210
Bank_Level_Parallism_Ready = 1.224926
write_to_read_ratio_blp_rw_average = 0.188917
GrpLevelPara = 2.114005 

BW Util details:
bwutil = 0.224550 
total_CMD = 133478332 
util_bw = 29972516 
Wasted_Col = 56944246 
Wasted_Row = 1623344 
Idle = 44938226 

BW Util Bottlenecks: 
RCDc_limit = 93603848 
RCDWRc_limit = 8661632 
WTRc_limit = 36732274 
RTWc_limit = 26266915 
CCDLc_limit = 5847075 
rwq = 0 
CCDLc_limit_alone = 4088471 
WTRc_limit_alone = 35841659 
RTWc_limit_alone = 25398926 

Commands details: 
total_CMD = 133478332 
n_nop = 114472865 
Read = 6199087 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294042 
n_act = 6792666 
n_pre = 6792650 
n_ref = 0 
n_req = 7236094 
total_req = 7493129 

Dual Bus Interface Util: 
issued_total_row = 13585316 
issued_total_col = 7493129 
Row_Bus_Util =  0.101779 
CoL_Bus_Util = 0.056137 
Either_Row_CoL_Bus_Util = 0.142386 
Issued_on_Two_Bus_Simul_Util = 0.015530 
issued_two_Eff = 0.109073 
queue_avg = 15.075287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0753
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133478332 n_nop=114608916 n_act=6740171 n_pre=6740155 n_ref_event=0 n_req=7159921 n_rd=6125121 n_rd_L2_A=0 n_write=0 n_wr_bk=1292412 bw_util=0.2223
n_activity=89097694 dram_eff=0.333
bk0: 377278a 79541746i bk1: 374079a 79891051i bk2: 395110a 78108696i bk3: 385730a 78898826i bk4: 384387a 79083995i bk5: 393658a 78068015i bk6: 383799a 79255684i bk7: 375182a 80219923i bk8: 377504a 79918316i bk9: 377569a 79971618i bk10: 380239a 79576538i bk11: 381030a 79397700i bk12: 386000a 78684372i bk13: 380119a 79573219i bk14: 389126a 78316007i bk15: 384311a 78395422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058625
Row_Buffer_Locality_read = 0.060028
Row_Buffer_Locality_write = 0.050320
Bank_Level_Parallism = 9.910982
Bank_Level_Parallism_Col = 2.472806
Bank_Level_Parallism_Ready = 1.222240
write_to_read_ratio_blp_rw_average = 0.188693
GrpLevelPara = 2.101398 

BW Util details:
bwutil = 0.222284 
total_CMD = 133478332 
util_bw = 29670132 
Wasted_Col = 56896204 
Wasted_Row = 1748214 
Idle = 45163782 

BW Util Bottlenecks: 
RCDc_limit = 93038596 
RCDWRc_limit = 8726034 
WTRc_limit = 36584709 
RTWc_limit = 25861416 
CCDLc_limit = 5768902 
rwq = 0 
CCDLc_limit_alone = 4037418 
WTRc_limit_alone = 35699419 
RTWc_limit_alone = 25015222 

Commands details: 
total_CMD = 133478332 
n_nop = 114608916 
Read = 6125121 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292412 
n_act = 6740171 
n_pre = 6740155 
n_ref = 0 
n_req = 7159921 
total_req = 7417533 

Dual Bus Interface Util: 
issued_total_row = 13480326 
issued_total_col = 7417533 
Row_Bus_Util =  0.100993 
CoL_Bus_Util = 0.055571 
Either_Row_CoL_Bus_Util = 0.141367 
Issued_on_Two_Bus_Simul_Util = 0.015197 
issued_two_Eff = 0.107499 
queue_avg = 13.684124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6283104, Miss = 3147803, Miss_rate = 0.501, Pending_hits = 18134, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6247533, Miss = 3140380, Miss_rate = 0.503, Pending_hits = 17979, Reservation_fails = 11769
L2_cache_bank[2]: Access = 6324516, Miss = 3186807, Miss_rate = 0.504, Pending_hits = 19628, Reservation_fails = 5214
L2_cache_bank[3]: Access = 6280083, Miss = 3173792, Miss_rate = 0.505, Pending_hits = 19079, Reservation_fails = 5018
L2_cache_bank[4]: Access = 6272861, Miss = 3137948, Miss_rate = 0.500, Pending_hits = 17619, Reservation_fails = 8538
L2_cache_bank[5]: Access = 6262700, Miss = 3161123, Miss_rate = 0.505, Pending_hits = 17542, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6255455, Miss = 3143391, Miss_rate = 0.503, Pending_hits = 17777, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6335487, Miss = 3166466, Miss_rate = 0.500, Pending_hits = 18138, Reservation_fails = 6576
L2_cache_bank[8]: Access = 6284508, Miss = 3153722, Miss_rate = 0.502, Pending_hits = 18330, Reservation_fails = 5957
L2_cache_bank[9]: Access = 6350452, Miss = 3157427, Miss_rate = 0.497, Pending_hits = 17930, Reservation_fails = 7265
L2_cache_bank[10]: Access = 6288320, Miss = 3167615, Miss_rate = 0.504, Pending_hits = 18006, Reservation_fails = 7052
L2_cache_bank[11]: Access = 6266287, Miss = 3161344, Miss_rate = 0.505, Pending_hits = 18045, Reservation_fails = 8346
L2_cache_bank[12]: Access = 6264725, Miss = 3147441, Miss_rate = 0.502, Pending_hits = 18300, Reservation_fails = 8817
L2_cache_bank[13]: Access = 6315656, Miss = 3168630, Miss_rate = 0.502, Pending_hits = 17971, Reservation_fails = 6431
L2_cache_bank[14]: Access = 6322239, Miss = 3162499, Miss_rate = 0.500, Pending_hits = 17895, Reservation_fails = 9512
L2_cache_bank[15]: Access = 6334472, Miss = 3157230, Miss_rate = 0.498, Pending_hits = 17891, Reservation_fails = 7998
L2_cache_bank[16]: Access = 8351072, Miss = 3174608, Miss_rate = 0.380, Pending_hits = 18121, Reservation_fails = 10953
L2_cache_bank[17]: Access = 6311710, Miss = 3169151, Miss_rate = 0.502, Pending_hits = 18351, Reservation_fails = 6132
L2_cache_bank[18]: Access = 6325569, Miss = 3163873, Miss_rate = 0.500, Pending_hits = 18580, Reservation_fails = 11878
L2_cache_bank[19]: Access = 6208671, Miss = 3143868, Miss_rate = 0.506, Pending_hits = 18187, Reservation_fails = 10357
L2_cache_bank[20]: Access = 8650862, Miss = 3166244, Miss_rate = 0.366, Pending_hits = 18568, Reservation_fails = 8425
L2_cache_bank[21]: Access = 6312319, Miss = 3174754, Miss_rate = 0.503, Pending_hits = 18829, Reservation_fails = 6072
L2_cache_bank[22]: Access = 6216066, Miss = 3144395, Miss_rate = 0.506, Pending_hits = 17622, Reservation_fails = 10156
L2_cache_bank[23]: Access = 6218268, Miss = 3122630, Miss_rate = 0.502, Pending_hits = 17029, Reservation_fails = 5877
L2_total_cache_accesses = 155282935
L2_total_cache_misses = 75793141
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 435551
L2_total_cache_reservation_fails = 191605
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76115070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 435551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55574964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18515389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 435551
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2939173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425705
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1277083
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150640974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4641961
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19745
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 171501
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155282935
icnt_total_pkts_simt_to_mem=155282935
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155282935
Req_Network_cycles = 52049128
Req_Network_injected_packets_per_cycle =       2.9834 
Req_Network_conflicts_per_cycle =       1.3192
Req_Network_conflicts_per_cycle_util =       1.9886
Req_Bank_Level_Parallism =       4.4972
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4360
Req_Network_out_buffer_full_per_cycle =       0.0344
Req_Network_out_buffer_avg_util =       3.0571

Reply_Network_injected_packets_num = 155282935
Reply_Network_cycles = 52049128
Reply_Network_injected_packets_per_cycle =        2.9834
Reply_Network_conflicts_per_cycle =        1.4824
Reply_Network_conflicts_per_cycle_util =       2.2341
Reply_Bank_Level_Parallism =       4.4964
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1408
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0994
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 48 min, 30 sec (236910 sec)
gpgpu_simulation_rate = 4809 (inst/sec)
gpgpu_simulation_rate = 219 (cycle/sec)
gpgpu_silicon_slowdown = 6232876x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (70,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 19: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 19 
gpu_sim_cycle = 6261
gpu_sim_insn = 411816
gpu_ipc =      65.7748
gpu_tot_sim_cycle = 52055389
gpu_tot_sim_insn = 1139767009
gpu_tot_ipc =      21.8953
gpu_tot_issued_cta = 53223
gpu_occupancy = 52.8899% 
gpu_tot_occupancy = 60.1771% 
max_total_param_size = 0
gpu_stall_dramfull = 15600964
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8080
partiton_level_parallism_total  =       2.9831
partiton_level_parallism_util =       8.9540
partiton_level_parallism_util_total  =       4.6157
L2_BW  =      35.2942 GB/Sec
L2_BW_total  =     130.3031 GB/Sec
gpu_total_sim_rate=4810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7735481, Miss = 4389753, Miss_rate = 0.567, Pending_hits = 120863, Reservation_fails = 2210098
	L1D_cache_core[1]: Access = 7838966, Miss = 4432600, Miss_rate = 0.565, Pending_hits = 123763, Reservation_fails = 2119852
	L1D_cache_core[2]: Access = 7237709, Miss = 3935891, Miss_rate = 0.544, Pending_hits = 117604, Reservation_fails = 2088105
	L1D_cache_core[3]: Access = 7897427, Miss = 4436261, Miss_rate = 0.562, Pending_hits = 123947, Reservation_fails = 2187434
	L1D_cache_core[4]: Access = 8053106, Miss = 4586706, Miss_rate = 0.570, Pending_hits = 125992, Reservation_fails = 2178586
	L1D_cache_core[5]: Access = 7591582, Miss = 4117604, Miss_rate = 0.542, Pending_hits = 121269, Reservation_fails = 2100002
	L1D_cache_core[6]: Access = 8038904, Miss = 4512940, Miss_rate = 0.561, Pending_hits = 126828, Reservation_fails = 2207320
	L1D_cache_core[7]: Access = 8114215, Miss = 4623203, Miss_rate = 0.570, Pending_hits = 127156, Reservation_fails = 2314831
	L1D_cache_core[8]: Access = 7996852, Miss = 4512765, Miss_rate = 0.564, Pending_hits = 123297, Reservation_fails = 2110710
	L1D_cache_core[9]: Access = 7915710, Miss = 4434049, Miss_rate = 0.560, Pending_hits = 123001, Reservation_fails = 2182310
	L1D_cache_core[10]: Access = 8039175, Miss = 4503909, Miss_rate = 0.560, Pending_hits = 125971, Reservation_fails = 2191639
	L1D_cache_core[11]: Access = 7983257, Miss = 4464881, Miss_rate = 0.559, Pending_hits = 125776, Reservation_fails = 2211879
	L1D_cache_core[12]: Access = 7627849, Miss = 4275573, Miss_rate = 0.561, Pending_hits = 122952, Reservation_fails = 2064740
	L1D_cache_core[13]: Access = 7909468, Miss = 4461971, Miss_rate = 0.564, Pending_hits = 126608, Reservation_fails = 2198370
	L1D_cache_core[14]: Access = 7844832, Miss = 4360650, Miss_rate = 0.556, Pending_hits = 123112, Reservation_fails = 2111138
	L1D_cache_core[15]: Access = 7625198, Miss = 4252437, Miss_rate = 0.558, Pending_hits = 122507, Reservation_fails = 2069634
	L1D_cache_core[16]: Access = 7361878, Miss = 4034289, Miss_rate = 0.548, Pending_hits = 120957, Reservation_fails = 2056760
	L1D_cache_core[17]: Access = 7820908, Miss = 4404784, Miss_rate = 0.563, Pending_hits = 124263, Reservation_fails = 2086238
	L1D_cache_core[18]: Access = 7758572, Miss = 4350872, Miss_rate = 0.561, Pending_hits = 123766, Reservation_fails = 2157720
	L1D_cache_core[19]: Access = 7815506, Miss = 4402232, Miss_rate = 0.563, Pending_hits = 124022, Reservation_fails = 2177077
	L1D_cache_core[20]: Access = 8071471, Miss = 4573693, Miss_rate = 0.567, Pending_hits = 126786, Reservation_fails = 2179906
	L1D_cache_core[21]: Access = 7974777, Miss = 4486495, Miss_rate = 0.563, Pending_hits = 126452, Reservation_fails = 2124832
	L1D_cache_core[22]: Access = 7853169, Miss = 4421413, Miss_rate = 0.563, Pending_hits = 125749, Reservation_fails = 2183162
	L1D_cache_core[23]: Access = 7830828, Miss = 4401161, Miss_rate = 0.562, Pending_hits = 121962, Reservation_fails = 2132381
	L1D_cache_core[24]: Access = 7697478, Miss = 4282180, Miss_rate = 0.556, Pending_hits = 120672, Reservation_fails = 2042646
	L1D_cache_core[25]: Access = 7750599, Miss = 4347475, Miss_rate = 0.561, Pending_hits = 122012, Reservation_fails = 2135272
	L1D_cache_core[26]: Access = 7738745, Miss = 4269159, Miss_rate = 0.552, Pending_hits = 122256, Reservation_fails = 2124316
	L1D_cache_core[27]: Access = 7924492, Miss = 4470409, Miss_rate = 0.564, Pending_hits = 125180, Reservation_fails = 2064013
	L1D_cache_core[28]: Access = 7843101, Miss = 4376667, Miss_rate = 0.558, Pending_hits = 121976, Reservation_fails = 2225051
	L1D_cache_core[29]: Access = 7915321, Miss = 4502501, Miss_rate = 0.569, Pending_hits = 124564, Reservation_fails = 2261729
	L1D_total_cache_accesses = 234806576
	L1D_total_cache_misses = 131624523
	L1D_total_cache_miss_rate = 0.5606
	L1D_total_cache_pending_hits = 3711263
	L1D_total_cache_reservation_fails = 64497751
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.119
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99077697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3711263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118898174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64055477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8474687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3711286
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2406511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1845151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230161821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4644755

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17345066
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44917212
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53223, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222008, 213884, 248521, 242314, 235426, 233366, 242432, 219528, 237331, 238556, 212848, 231050, 223099, 229589, 224455, 193098, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7089737664
gpgpu_n_tot_w_icount = 221554302
gpgpu_n_stall_shd_mem = 95712048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150643239
gpgpu_n_mem_write_global = 4644755
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271198331
gpgpu_n_store_insn = 13640125
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71081990
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79500088
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16211960
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16721135	W0_Idle:236105894	W0_Scoreboard:-471121703	W1:108936251	W2:31100892	W3:14896458	W4:9095251	W5:6339206	W6:4773110	W7:3811951	W8:3154831	W9:2684495	W10:2311513	W11:2048025	W12:1867470	W13:1708695	W14:1582169	W15:1444120	W16:1321873	W17:1222570	W18:1141178	W19:1076104	W20:1054150	W21:1062306	W22:1089212	W23:1074998	W24:1035640	W25:940546	W26:825825	W27:710158	W28:629787	W29:554415	W30:506152	W31:419955	W32:11134996
single_issue_nums: WS0:55619454	WS1:55236207	WS2:55455733	WS3:55242908	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1018982704 {8:127372838,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185790200 {40:4644755,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 930816040 {40:23270401,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 799946224 {40:127372838,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37158040 {8:4644755,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 930816040 {40:23270401,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 458 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28792857 	734421 	1520574 	3295898 	6601271 	9370998 	11782692 	12287753 	9256115 	2810194 	110525 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71038676 	54028667 	20722468 	6250635 	2588055 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19506768 	1637020 	162006 	67789 	119329233 	4224995 	1693649 	2055117 	3281576 	2251565 	970633 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127455242 	20010918 	5888015 	1506221 	356755 	68028 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9009 	39129 	1317 	2009 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060632  1.060006  1.066319  1.068634  1.067489  1.065878  1.062214  1.062950  1.063069  1.061369  1.063888  1.062288  1.064717  1.064620  1.064447  1.062302 
dram[1]:  1.062493  1.063888  1.072128  1.070970  1.072093  1.069555  1.068651  1.066308  1.064586  1.066604  1.068827  1.064069  1.067941  1.066048  1.066811  1.064824 
dram[2]:  1.061644  1.059144  1.065915  1.066708  1.063832  1.065737  1.063940  1.062954  1.061329  1.061652  1.060972  1.064108  1.062301  1.063791  1.062171  1.064154 
dram[3]:  1.058833  1.060014  1.065046  1.067238  1.066086  1.069025  1.062281  1.063725  1.063104  1.062246  1.064589  1.065156  1.063295  1.064250  1.063627  1.063620 
dram[4]:  1.062783  1.060264  1.067816  1.067034  1.065153  1.067482  1.063603  1.063024  1.062215  1.060670  1.067368  1.066398  1.062937  1.063582  1.064298  1.062083 
dram[5]:  1.058675  1.062373  1.070111  1.067709  1.066322  1.068488  1.062468  1.063138  1.061357  1.062981  1.064377  1.066052  1.060417  1.061173  1.063771  1.063080 
dram[6]:  1.061916  1.061117  1.066822  1.068320  1.066656  1.063814  1.062894  1.065334  1.061864  1.061916  1.062354  1.064617  1.062978  1.064980  1.062900  1.064519 
dram[7]:  1.060432  1.060087  1.067560  1.068328  1.067075  1.066454  1.062226  1.061322  1.062503  1.060980  1.065165  1.064611  1.066226  1.064932  1.063987  1.063568 
dram[8]:  1.060673  1.060597  1.072098  1.070247  1.069564  1.070530  1.062873  1.064160  1.063091  1.063029  1.066203  1.067461  1.067544  1.066480  1.062681  1.064268 
dram[9]:  1.060041  1.059050  1.069642  1.068058  1.064972  1.064909  1.064825  1.064907  1.060504  1.060769  1.067395  1.065017  1.065217  1.064504  1.063656  1.062236 
dram[10]:  1.060418  1.059564  1.067121  1.068278  1.068759  1.068758  1.068359  1.064825  1.065363  1.061852  1.066289  1.067510  1.066893  1.063541  1.063622  1.063416 
dram[11]:  1.059097  1.058654  1.065232  1.061912  1.063115  1.065148  1.062811  1.060638  1.061582  1.060825  1.065076  1.062925  1.063686  1.061556  1.063447  1.060842 
average row locality = 86563629/81331681 = 1.064329
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377273    373629    389015    395039    395872    394452    373014    376064    382566    380616    378455    376615    386533    385017    394207    388080 
dram[1]:    379805    380031    403712    401721    398585    396460    388390    383704    380445    388063    382084    374579    388945    385149    393973    393217 
dram[2]:    380619    374647    392416    393726    392983    392354    378990    385085    382328    378344    370944    384460    382104    387718    386696    393917 
dram[3]:    375407    375692    389080    398038    395517    399101    382107    380748    378273    385199    380556    384095    380925    383212    390653    389513 
dram[4]:    376943    375751    397485    400529    390060    394802    379255    382620    385007    382189    383530    381843    381276    381386    389298    387441 
dram[5]:    376306    379137    404917    393968    397090    398965    384686    381584    383987    384626    381240    385349    377978    378483    390546    388367 
dram[6]:    381610    379351    395580    400081    394887    393459    380303    387795    379567    378482    376566    379986    376584    385229    391485    393387 
dram[7]:    376798    377012    401605    401057    397986    395853    377824    376663    378742    378062    384478    384267    386539    383739    387645    389705 
dram[8]:    379533    375748    406528    398324    397418    397758    379511    383641    380930    377363    385472    384044    388745    389908    385593    391490 
dram[9]:    374742    372610    405598    399044    390653    390767    385502    385079    377688    378957    386869    380435    383796    381658    388151    384442 
dram[10]:    378053    375846    393777    400167    390195    397243    386885    386726    383083    382038    384182    386309    389621    383407    389570    392150 
dram[11]:    377278    374079    395110    385730    384387    393658    383799    375182    377504    377569    380239    381030    386064    380183    389142    384327 
total dram reads = 74092258
bank skew: 406528/370944 = 1.10
chip skew: 6218863/6125281 = 1.02
number of total write accesses:
dram[0]:     79467     80114     81639     80477     79729     78902     80107     80924     80338     79705     80228     79874     80372     79817     83389     83819 
dram[1]:     82260     82021     83167     82676     78998     78836     81009     79119     80577     80284     80532     80545     83373     81837     83959     85225 
dram[2]:     82501     82734     81806     80261     78534     80703     80349     80825     79074     80894     79768     79314     81904     81577     84990     84923 
dram[3]:     82874     81335     82090     82451     78521     80245     81031     79505     78667     80939     79027     79339     79872     80052     84498     85528 
dram[4]:     81920     82026     81190     82908     78930     80480     78825     78311     79353     79085     80238     81127     81450     80925     83275     83898 
dram[5]:     82855     81155     81940     82476     79248     79384     80016     79062     80343     78973     81461     81178     80570     80725     83950     83763 
dram[6]:     81325     80269     80508     81855     79548     79394     78746     81633     77262     78155     80466     80677     82897     81685     84610     84799 
dram[7]:     79597     80879     82456     81526     78841     79062     80129     79841     79017     80585     80130     79303     81181     82689     84768     85041 
dram[8]:     81547     81249     81883     82372     79360     79933     81324     80528     80759     80304     80978     81158     81716     81517     84447     83295 
dram[9]:     81219     80956     83860     81725     79070     79721     79522     79772     80900     78896     80907     80625     79827     80712     85009     83960 
dram[10]:     81092     81590     80839     79711     80981     81667     80177     80279     80498     80173     80470     79963     80029     78962     83365     84249 
dram[11]:     81560     81387     79848     80203     80114     80581     79869     80251     79616     79546     80355     79663     81391     80053     82854     85125 
total dram writes = 15554876
bank skew: 85528/77262 = 1.11
chip skew: 1304418/1288901 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       779       748       770       761       769       752       762       751       772       745       754
dram[1]:        888       927       936       925       929       942       933       921       896       912       942       918       901       906       897       892
dram[2]:        734       706       740       736       727       714       717       711       714       691       712       713       700       695       701       699
dram[3]:        735       753       737       742       733       739       725       729       730       726       733       752       717       730       719       718
dram[4]:        780       738       792       782       782       742       790       754       794       735       800       757       757       729       753       721
dram[5]:        742       827       789       838       763       849       761       841       760       823       769       852       732       806       743       807
dram[6]:        800       761       799       777       799       762       798       764       800       751       812       770       779       753       756       731
dram[7]:        762       738       754       765       745       739       738       721       722       715       749       736       727       724       715       711
dram[8]:       2392       741       788       772       762       758       740       745       748       742       756       760       747       749       724       732
dram[9]:        784       791       797       812       782       813       783       820       761       794       792       817       785       797       768       772
dram[10]:       1031       755      1068       783      1054       778      2207       764      1081       752      1106       774      1052       747      1034       751
dram[11]:        711       706       724       717       704       718       711       696       704       716       709       713       704       703       706       697
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 52055415 -   mf: uid=482194385, sid4294967295:w4294967295, part=0, addr=0xd61a9c80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52055319), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114610952 n_act=6748658 n_pre=6748642 n_ref_event=0 n_req=7179419 n_rd=6146447 n_rd_L2_A=0 n_write=0 n_wr_bk=1288901 bw_util=0.2228
n_activity=89098744 dram_eff=0.3338
bk0: 377273a 79215689i bk1: 373629a 79611793i bk2: 389015a 78120102i bk3: 395039a 77415750i bk4: 395872a 77408643i bk5: 394452a 77574317i bk6: 373014a 80020083i bk7: 376064a 79675648i bk8: 382566a 78891736i bk9: 380616a 78977307i bk10: 378455a 79178504i bk11: 376615a 79532679i bk12: 386533a 78329624i bk13: 385017a 78457816i bk14: 394207a 77005524i bk15: 388080a 77674749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059999
Row_Buffer_Locality_read = 0.061413
Row_Buffer_Locality_write = 0.051591
Bank_Level_Parallism = 10.026228
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.222791 
total_CMD = 133494386 
util_bw = 29741392 
Wasted_Col = 56837176 
Wasted_Row = 1732293 
Idle = 45183525 

BW Util Bottlenecks: 
RCDc_limit = 93093779 
RCDWRc_limit = 8685071 
WTRc_limit = 36540181 
RTWc_limit = 25993599 
CCDLc_limit = 5797712 
rwq = 0 
CCDLc_limit_alone = 4057426 
WTRc_limit_alone = 35656060 
RTWc_limit_alone = 25137434 

Commands details: 
total_CMD = 133494386 
n_nop = 114610952 
Read = 6146447 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288901 
n_act = 6748658 
n_pre = 6748642 
n_ref = 0 
n_req = 7179419 
total_req = 7435348 

Dual Bus Interface Util: 
issued_total_row = 13497300 
issued_total_col = 7435348 
Row_Bus_Util =  0.101108 
CoL_Bus_Util = 0.055698 
Either_Row_CoL_Bus_Util = 0.141455 
Issued_on_Two_Bus_Simul_Util = 0.015351 
issued_two_Eff = 0.108519 
queue_avg = 14.481862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114446353 n_act=6807507 n_pre=6807491 n_ref_event=0 n_req=7265450 n_rd=6218863 n_rd_L2_A=0 n_write=0 n_wr_bk=1304418 bw_util=0.2254
n_activity=89165453 dram_eff=0.3375
bk0: 379805a 77199453i bk1: 380031a 77220061i bk2: 403712a 74730490i bk3: 401721a 75019500i bk4: 398585a 75643067i bk5: 396460a 75935234i bk6: 388390a 76844948i bk7: 383704a 77435079i bk8: 380445a 77684790i bk9: 388063a 76832127i bk10: 382084a 77380466i bk11: 374579a 78250224i bk12: 388945a 76409715i bk13: 385149a 76850451i bk14: 393973a 75530016i bk15: 393217a 75547819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063030
Row_Buffer_Locality_read = 0.064233
Row_Buffer_Locality_write = 0.055884
Bank_Level_Parallism = 10.384390
Bank_Level_Parallism_Col = 2.504886
Bank_Level_Parallism_Ready = 1.227292
write_to_read_ratio_blp_rw_average = 0.190686
GrpLevelPara = 2.125654 

BW Util details:
bwutil = 0.225426 
total_CMD = 133494386 
util_bw = 30093124 
Wasted_Col = 56760531 
Wasted_Row = 1564731 
Idle = 45076000 

BW Util Bottlenecks: 
RCDc_limit = 93488927 
RCDWRc_limit = 8705234 
WTRc_limit = 36908824 
RTWc_limit = 26600499 
CCDLc_limit = 5872276 
rwq = 0 
CCDLc_limit_alone = 4100691 
WTRc_limit_alone = 36015464 
RTWc_limit_alone = 25722274 

Commands details: 
total_CMD = 133494386 
n_nop = 114446353 
Read = 6218863 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304418 
n_act = 6807507 
n_pre = 6807491 
n_ref = 0 
n_req = 7265450 
total_req = 7523281 

Dual Bus Interface Util: 
issued_total_row = 13614998 
issued_total_col = 7523281 
Row_Bus_Util =  0.101989 
CoL_Bus_Util = 0.056357 
Either_Row_CoL_Bus_Util = 0.142688 
Issued_on_Two_Bus_Simul_Util = 0.015658 
issued_two_Eff = 0.109736 
queue_avg = 16.426741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 52055409 -   mf: uid=482194384, sid4294967295:w4294967295, part=2, addr=0xd6f27a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52055313), 
Ready @ 52055432 -   mf: uid=482194388, sid4294967295:w4294967295, part=2, addr=0xd739ae00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52055336), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114555211 n_act=6771679 n_pre=6771663 n_ref_event=0 n_req=7199421 n_rd=6157331 n_rd_L2_A=0 n_write=0 n_wr_bk=1300157 bw_util=0.2235
n_activity=89108771 dram_eff=0.3348
bk0: 380619a 78178010i bk1: 374647a 78827792i bk2: 392416a 77332271i bk3: 393726a 77276913i bk4: 392983a 77327850i bk5: 392354a 77377216i bk6: 378990a 79076649i bk7: 385085a 78333060i bk8: 382328a 78646292i bk9: 378344a 79081315i bk10: 370944a 79845026i bk11: 384460a 78416267i bk12: 382104a 78376987i bk13: 387718a 77672185i bk14: 386696a 77483554i bk15: 393917a 76717556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059413
Row_Buffer_Locality_read = 0.060954
Row_Buffer_Locality_write = 0.050309
Bank_Level_Parallism = 10.103231
Bank_Level_Parallism_Col = 2.484081
Bank_Level_Parallism_Ready = 1.222788
write_to_read_ratio_blp_rw_average = 0.189553
GrpLevelPara = 2.110005 

BW Util details:
bwutil = 0.223455 
total_CMD = 133494386 
util_bw = 29829952 
Wasted_Col = 56846338 
Wasted_Row = 1667856 
Idle = 45150240 

BW Util Bottlenecks: 
RCDc_limit = 93205266 
RCDWRc_limit = 8773872 
WTRc_limit = 36832892 
RTWc_limit = 26100858 
CCDLc_limit = 5813964 
rwq = 0 
CCDLc_limit_alone = 4066798 
WTRc_limit_alone = 35941106 
RTWc_limit_alone = 25245478 

Commands details: 
total_CMD = 133494386 
n_nop = 114555211 
Read = 6157331 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300157 
n_act = 6771679 
n_pre = 6771663 
n_ref = 0 
n_req = 7199421 
total_req = 7457488 

Dual Bus Interface Util: 
issued_total_row = 13543342 
issued_total_col = 7457488 
Row_Bus_Util =  0.101453 
CoL_Bus_Util = 0.055864 
Either_Row_CoL_Bus_Util = 0.141872 
Issued_on_Two_Bus_Simul_Util = 0.015444 
issued_two_Eff = 0.108857 
queue_avg = 14.337478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3375
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114545933 n_act=6774895 n_pre=6774879 n_ref_event=0 n_req=7207863 n_rd=6168116 n_rd_L2_A=0 n_write=0 n_wr_bk=1295974 bw_util=0.2237
n_activity=89130470 dram_eff=0.335
bk0: 375407a 78650839i bk1: 375692a 78967320i bk2: 389080a 77593551i bk3: 398038a 76477434i bk4: 395517a 77169539i bk5: 399101a 76680882i bk6: 382107a 78424212i bk7: 380748a 78938692i bk8: 378273a 79184066i bk9: 385199a 78092350i bk10: 380556a 78824921i bk11: 384095a 78403303i bk12: 380925a 78676359i bk13: 383212a 78458452i bk14: 390653a 77116657i bk15: 389513a 77069144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060069
Row_Buffer_Locality_read = 0.061552
Row_Buffer_Locality_write = 0.051271
Bank_Level_Parallism = 10.115709
Bank_Level_Parallism_Col = 2.485873
Bank_Level_Parallism_Ready = 1.223603
write_to_read_ratio_blp_rw_average = 0.189735
GrpLevelPara = 2.111042 

BW Util details:
bwutil = 0.223653 
total_CMD = 133494386 
util_bw = 29856360 
Wasted_Col = 56853845 
Wasted_Row = 1649583 
Idle = 45134598 

BW Util Bottlenecks: 
RCDc_limit = 93289300 
RCDWRc_limit = 8737328 
WTRc_limit = 36707925 
RTWc_limit = 26189697 
CCDLc_limit = 5825422 
rwq = 0 
CCDLc_limit_alone = 4072727 
WTRc_limit_alone = 35819906 
RTWc_limit_alone = 25325021 

Commands details: 
total_CMD = 133494386 
n_nop = 114545933 
Read = 6168116 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295974 
n_act = 6774895 
n_pre = 6774879 
n_ref = 0 
n_req = 7207863 
total_req = 7464090 

Dual Bus Interface Util: 
issued_total_row = 13549774 
issued_total_col = 7464090 
Row_Bus_Util =  0.101501 
CoL_Bus_Util = 0.055913 
Either_Row_CoL_Bus_Util = 0.141942 
Issued_on_Two_Bus_Simul_Util = 0.015472 
issued_two_Eff = 0.109002 
queue_avg = 14.560467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5605
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 52055394 -   mf: uid=482194382, sid4294967295:w4294967295, part=4, addr=0xd61a7080, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52055298), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114552508 n_act=6772231 n_pre=6772215 n_ref_event=0 n_req=7206932 n_rd=6169415 n_rd_L2_A=0 n_write=0 n_wr_bk=1293941 bw_util=0.2236
n_activity=89156326 dram_eff=0.3348
bk0: 376943a 78902136i bk1: 375751a 78949058i bk2: 397485a 76964458i bk3: 400529a 76309815i bk4: 390060a 77784945i bk5: 394802a 77189743i bk6: 379255a 79183805i bk7: 382620a 78853565i bk8: 385007a 78472090i bk9: 382189a 78853438i bk10: 383530a 78698905i bk11: 381843a 78693527i bk12: 381276a 78695051i bk13: 381386a 78805262i bk14: 389298a 77549047i bk15: 387441a 77642767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060317
Row_Buffer_Locality_read = 0.061904
Row_Buffer_Locality_write = 0.050880
Bank_Level_Parallism = 10.080901
Bank_Level_Parallism_Col = 2.485063
Bank_Level_Parallism_Ready = 1.223937
write_to_read_ratio_blp_rw_average = 0.189217
GrpLevelPara = 2.109737 

BW Util details:
bwutil = 0.223631 
total_CMD = 133494386 
util_bw = 29853424 
Wasted_Col = 56872324 
Wasted_Row = 1658890 
Idle = 45109748 

BW Util Bottlenecks: 
RCDc_limit = 93288727 
RCDWRc_limit = 8721617 
WTRc_limit = 36709358 
RTWc_limit = 26126795 
CCDLc_limit = 5829237 
rwq = 0 
CCDLc_limit_alone = 4078471 
WTRc_limit_alone = 35820906 
RTWc_limit_alone = 25264481 

Commands details: 
total_CMD = 133494386 
n_nop = 114552508 
Read = 6169415 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293941 
n_act = 6772231 
n_pre = 6772215 
n_ref = 0 
n_req = 7206932 
total_req = 7463356 

Dual Bus Interface Util: 
issued_total_row = 13544446 
issued_total_col = 7463356 
Row_Bus_Util =  0.101461 
CoL_Bus_Util = 0.055908 
Either_Row_CoL_Bus_Util = 0.141893 
Issued_on_Two_Bus_Simul_Util = 0.015476 
issued_two_Eff = 0.109066 
queue_avg = 14.398510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3985
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 52055416 -   mf: uid=482194386, sid4294967295:w4294967295, part=5, addr=0xd72d0900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52055320), 
Ready @ 52055418 -   mf: uid=482194387, sid4294967295:w4294967295, part=5, addr=0xd6081d00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52055322), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114511811 n_act=6792999 n_pre=6792983 n_ref_event=0 n_req=7227372 n_rd=6187229 n_rd_L2_A=0 n_write=0 n_wr_bk=1297099 bw_util=0.2243
n_activity=89121982 dram_eff=0.3359
bk0: 376306a 78201885i bk1: 379137a 78059040i bk2: 404917a 75442993i bk3: 393968a 76468225i bk4: 397090a 76416600i bk5: 398965a 76170720i bk6: 384686a 77841189i bk7: 381584a 78334071i bk8: 383987a 77908659i bk9: 384626a 78039546i bk10: 381240a 78118492i bk11: 385349a 77726438i bk12: 377978a 78451667i bk13: 378483a 78390844i bk14: 390546a 76638457i bk15: 388367a 76829080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060101
Row_Buffer_Locality_read = 0.061723
Row_Buffer_Locality_write = 0.050454
Bank_Level_Parallism = 10.225792
Bank_Level_Parallism_Col = 2.489778
Bank_Level_Parallism_Ready = 1.222959
write_to_read_ratio_blp_rw_average = 0.189741
GrpLevelPara = 2.115387 

BW Util details:
bwutil = 0.224259 
total_CMD = 133494386 
util_bw = 29937312 
Wasted_Col = 56829430 
Wasted_Row = 1594184 
Idle = 45133460 

BW Util Bottlenecks: 
RCDc_limit = 93449930 
RCDWRc_limit = 8736686 
WTRc_limit = 36801151 
RTWc_limit = 26253047 
CCDLc_limit = 5830913 
rwq = 0 
CCDLc_limit_alone = 4084052 
WTRc_limit_alone = 35915139 
RTWc_limit_alone = 25392198 

Commands details: 
total_CMD = 133494386 
n_nop = 114511811 
Read = 6187229 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297099 
n_act = 6792999 
n_pre = 6792983 
n_ref = 0 
n_req = 7227372 
total_req = 7484328 

Dual Bus Interface Util: 
issued_total_row = 13585982 
issued_total_col = 7484328 
Row_Bus_Util =  0.101772 
CoL_Bus_Util = 0.056065 
Either_Row_CoL_Bus_Util = 0.142198 
Issued_on_Two_Bus_Simul_Util = 0.015639 
issued_two_Eff = 0.109982 
queue_avg = 14.923375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9234
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114536636 n_act=6778050 n_pre=6778034 n_ref_event=0 n_req=7211585 n_rd=6174352 n_rd_L2_A=0 n_write=0 n_wr_bk=1293829 bw_util=0.2238
n_activity=89175481 dram_eff=0.335
bk0: 381610a 78208401i bk1: 379351a 78647090i bk2: 395580a 77160247i bk3: 400081a 76479670i bk4: 394887a 77152546i bk5: 393459a 77245971i bk6: 380303a 78910547i bk7: 387795a 77912741i bk8: 379567a 79226332i bk9: 378482a 79291478i bk10: 376566a 79157769i bk11: 379986a 78740028i bk12: 376584a 78893577i bk13: 385229a 78080315i bk14: 391485a 76944565i bk15: 393387a 76688227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060116
Row_Buffer_Locality_read = 0.061555
Row_Buffer_Locality_write = 0.051552
Bank_Level_Parallism = 10.111140
Bank_Level_Parallism_Col = 2.486670
Bank_Level_Parallism_Ready = 1.223795
write_to_read_ratio_blp_rw_average = 0.189253
GrpLevelPara = 2.111777 

BW Util details:
bwutil = 0.223775 
total_CMD = 133494386 
util_bw = 29872724 
Wasted_Col = 56873163 
Wasted_Row = 1654132 
Idle = 45094367 

BW Util Bottlenecks: 
RCDc_limit = 93385794 
RCDWRc_limit = 8706005 
WTRc_limit = 36718493 
RTWc_limit = 26168172 
CCDLc_limit = 5822611 
rwq = 0 
CCDLc_limit_alone = 4076643 
WTRc_limit_alone = 35832443 
RTWc_limit_alone = 25308254 

Commands details: 
total_CMD = 133494386 
n_nop = 114536636 
Read = 6174352 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293829 
n_act = 6778050 
n_pre = 6778034 
n_ref = 0 
n_req = 7211585 
total_req = 7468181 

Dual Bus Interface Util: 
issued_total_row = 13556084 
issued_total_col = 7468181 
Row_Bus_Util =  0.101548 
CoL_Bus_Util = 0.055944 
Either_Row_CoL_Bus_Util = 0.142012 
Issued_on_Two_Bus_Simul_Util = 0.015480 
issued_two_Eff = 0.109006 
queue_avg = 14.477592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4776
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114526973 n_act=6781808 n_pre=6781792 n_ref_event=0 n_req=7216719 n_rd=6177975 n_rd_L2_A=0 n_write=0 n_wr_bk=1295045 bw_util=0.2239
n_activity=89178880 dram_eff=0.3352
bk0: 376798a 78813671i bk1: 377012a 78639392i bk2: 401605a 75934684i bk3: 401057a 76120580i bk4: 397986a 76683719i bk5: 395853a 76929906i bk6: 377824a 78919665i bk7: 376663a 79120257i bk8: 378742a 79138637i bk9: 378062a 78846295i bk10: 384478a 78115069i bk11: 384267a 78105127i bk12: 386539a 77781630i bk13: 383739a 77893525i bk14: 387645a 77166616i bk15: 389705a 77021782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060264
Row_Buffer_Locality_read = 0.061812
Row_Buffer_Locality_write = 0.051059
Bank_Level_Parallism = 10.150723
Bank_Level_Parallism_Col = 2.487190
Bank_Level_Parallism_Ready = 1.223129
write_to_read_ratio_blp_rw_average = 0.189653
GrpLevelPara = 2.113096 

BW Util details:
bwutil = 0.223920 
total_CMD = 133494386 
util_bw = 29892080 
Wasted_Col = 56865263 
Wasted_Row = 1644422 
Idle = 45092621 

BW Util Bottlenecks: 
RCDc_limit = 93380048 
RCDWRc_limit = 8727435 
WTRc_limit = 36721273 
RTWc_limit = 26241960 
CCDLc_limit = 5824933 
rwq = 0 
CCDLc_limit_alone = 4075507 
WTRc_limit_alone = 35835979 
RTWc_limit_alone = 25377828 

Commands details: 
total_CMD = 133494386 
n_nop = 114526973 
Read = 6177975 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295045 
n_act = 6781808 
n_pre = 6781792 
n_ref = 0 
n_req = 7216719 
total_req = 7473020 

Dual Bus Interface Util: 
issued_total_row = 13563600 
issued_total_col = 7473020 
Row_Bus_Util =  0.101604 
CoL_Bus_Util = 0.055980 
Either_Row_CoL_Bus_Util = 0.142084 
Issued_on_Two_Bus_Simul_Util = 0.015500 
issued_two_Eff = 0.109093 
queue_avg = 14.702175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7022
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 52055401 -   mf: uid=482194383, sid4294967295:w4294967295, part=8, addr=0xd61a8080, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52055305), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114482054 n_act=6799250 n_pre=6799234 n_ref_event=0 n_req=7246398 n_rd=6202006 n_rd_L2_A=0 n_write=0 n_wr_bk=1302370 bw_util=0.2249
n_activity=89136639 dram_eff=0.3368
bk0: 379533a 77491114i bk1: 375748a 77999576i bk2: 406528a 74915351i bk3: 398324a 75627460i bk4: 397418a 76132759i bk5: 397758a 75993672i bk6: 379511a 77968222i bk7: 383641a 77702514i bk8: 380930a 77847775i bk9: 377363a 78312924i bk10: 385472a 77082917i bk11: 384044a 77197273i bk12: 388745a 76856089i bk13: 389908a 76554051i bk14: 385593a 76753579i bk15: 391490a 76206533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061706
Row_Buffer_Locality_read = 0.063199
Row_Buffer_Locality_write = 0.052839
Bank_Level_Parallism = 10.321637
Bank_Level_Parallism_Col = 2.499179
Bank_Level_Parallism_Ready = 1.226014
write_to_read_ratio_blp_rw_average = 0.190119
GrpLevelPara = 2.122123 

BW Util details:
bwutil = 0.224860 
total_CMD = 133494386 
util_bw = 30017504 
Wasted_Col = 56749380 
Wasted_Row = 1593990 
Idle = 45133512 

BW Util Bottlenecks: 
RCDc_limit = 93401054 
RCDWRc_limit = 8726918 
WTRc_limit = 36925820 
RTWc_limit = 26415345 
CCDLc_limit = 5853543 
rwq = 0 
CCDLc_limit_alone = 4094740 
WTRc_limit_alone = 36035294 
RTWc_limit_alone = 25547068 

Commands details: 
total_CMD = 133494386 
n_nop = 114482054 
Read = 6202006 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302370 
n_act = 6799250 
n_pre = 6799234 
n_ref = 0 
n_req = 7246398 
total_req = 7504376 

Dual Bus Interface Util: 
issued_total_row = 13598484 
issued_total_col = 7504376 
Row_Bus_Util =  0.101866 
CoL_Bus_Util = 0.056215 
Either_Row_CoL_Bus_Util = 0.142420 
Issued_on_Two_Bus_Simul_Util = 0.015660 
issued_two_Eff = 0.109956 
queue_avg = 15.523329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5233
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114560318 n_act=6771751 n_pre=6771737 n_ref_event=0 n_req=7206124 n_rd=6165991 n_rd_L2_A=0 n_write=0 n_wr_bk=1296679 bw_util=0.2236
n_activity=89112883 dram_eff=0.335
bk0: 374742a 78821499i bk1: 372610a 79115429i bk2: 405598a 75367379i bk3: 399044a 76228837i bk4: 390653a 77506632i bk5: 390767a 77452868i bk6: 385502a 78211084i bk7: 385079a 78265790i bk8: 377688a 78791152i bk9: 378957a 78832711i bk10: 386869a 77769199i bk11: 380435a 78488313i bk12: 383796a 78296436i bk13: 381658a 78368330i bk14: 388151a 77088336i bk15: 384442a 77606363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060278
Row_Buffer_Locality_read = 0.061890
Row_Buffer_Locality_write = 0.050724
Bank_Level_Parallism = 10.147541
Bank_Level_Parallism_Col = 2.484844
Bank_Level_Parallism_Ready = 1.222902
write_to_read_ratio_blp_rw_average = 0.189706
GrpLevelPara = 2.111704 

BW Util details:
bwutil = 0.223610 
total_CMD = 133494386 
util_bw = 29850680 
Wasted_Col = 56815498 
Wasted_Row = 1666832 
Idle = 45161376 

BW Util Bottlenecks: 
RCDc_limit = 93198204 
RCDWRc_limit = 8751370 
WTRc_limit = 36705114 
RTWc_limit = 26139470 
CCDLc_limit = 5816719 
rwq = 0 
CCDLc_limit_alone = 4070510 
WTRc_limit_alone = 35817796 
RTWc_limit_alone = 25280579 

Commands details: 
total_CMD = 133494386 
n_nop = 114560318 
Read = 6165991 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296679 
n_act = 6771751 
n_pre = 6771737 
n_ref = 0 
n_req = 7206124 
total_req = 7462670 

Dual Bus Interface Util: 
issued_total_row = 13543488 
issued_total_col = 7462670 
Row_Bus_Util =  0.101454 
CoL_Bus_Util = 0.055902 
Either_Row_CoL_Bus_Util = 0.141834 
Issued_on_Two_Bus_Simul_Util = 0.015522 
issued_two_Eff = 0.109437 
queue_avg = 14.845764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8458
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114488737 n_act=6792673 n_pre=6792657 n_ref_event=0 n_req=7236262 n_rd=6199252 n_rd_L2_A=0 n_write=0 n_wr_bk=1294045 bw_util=0.2245
n_activity=89298587 dram_eff=0.3357
bk0: 378053a 78519722i bk1: 375846a 78810090i bk2: 393777a 77088364i bk3: 400167a 76576823i bk4: 390195a 77406134i bk5: 397243a 76597221i bk6: 386885a 77909069i bk7: 386726a 77909492i bk8: 383083a 78343957i bk9: 382038a 78478415i bk10: 384182a 78194450i bk11: 386309a 78066933i bk12: 389621a 77576610i bk13: 383407a 78403964i bk14: 389570a 77223982i bk15: 392150a 76825239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061301
Row_Buffer_Locality_read = 0.062618
Row_Buffer_Locality_write = 0.053426
Bank_Level_Parallism = 10.149637
Bank_Level_Parallism_Col = 2.490238
Bank_Level_Parallism_Ready = 1.224951
write_to_read_ratio_blp_rw_average = 0.188919
GrpLevelPara = 2.114017 

BW Util details:
bwutil = 0.224528 
total_CMD = 133494386 
util_bw = 29973188 
Wasted_Col = 56944318 
Wasted_Row = 1623368 
Idle = 44953512 

BW Util Bottlenecks: 
RCDc_limit = 93603880 
RCDWRc_limit = 8661644 
WTRc_limit = 36732274 
RTWc_limit = 26267035 
CCDLc_limit = 5847125 
rwq = 0 
CCDLc_limit_alone = 4088501 
WTRc_limit_alone = 35841659 
RTWc_limit_alone = 25399026 

Commands details: 
total_CMD = 133494386 
n_nop = 114488737 
Read = 6199252 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294045 
n_act = 6792673 
n_pre = 6792657 
n_ref = 0 
n_req = 7236262 
total_req = 7493297 

Dual Bus Interface Util: 
issued_total_row = 13585330 
issued_total_col = 7493297 
Row_Bus_Util =  0.101767 
CoL_Bus_Util = 0.056132 
Either_Row_CoL_Bus_Util = 0.142370 
Issued_on_Two_Bus_Simul_Util = 0.015529 
issued_two_Eff = 0.109072 
queue_avg = 15.073654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0737
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133494386 n_nop=114624794 n_act=6740177 n_pre=6740162 n_ref_event=0 n_req=7160084 n_rd=6125281 n_rd_L2_A=0 n_write=0 n_wr_bk=1292415 bw_util=0.2223
n_activity=89098548 dram_eff=0.333
bk0: 377278a 79557796i bk1: 374079a 79907102i bk2: 395110a 78124750i bk3: 385730a 78914881i bk4: 384387a 79100051i bk5: 393658a 78084031i bk6: 383799a 79271739i bk7: 375182a 80235264i bk8: 377504a 79934368i bk9: 377569a 79987672i bk10: 380239a 79592593i bk11: 381030a 79413755i bk12: 386064a 78699882i bk13: 380183a 79588725i bk14: 389142a 78331488i bk15: 384327a 78410896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058645
Row_Buffer_Locality_read = 0.060052
Row_Buffer_Locality_write = 0.050320
Bank_Level_Parallism = 9.910932
Bank_Level_Parallism_Col = 2.472820
Bank_Level_Parallism_Ready = 1.222265
write_to_read_ratio_blp_rw_average = 0.188693
GrpLevelPara = 2.101408 

BW Util details:
bwutil = 0.222262 
total_CMD = 133494386 
util_bw = 29670784 
Wasted_Col = 56896269 
Wasted_Row = 1748274 
Idle = 45179059 

BW Util Bottlenecks: 
RCDc_limit = 93038636 
RCDWRc_limit = 8726053 
WTRc_limit = 36584709 
RTWc_limit = 25861439 
CCDLc_limit = 5768913 
rwq = 0 
CCDLc_limit_alone = 4037425 
WTRc_limit_alone = 35699419 
RTWc_limit_alone = 25015241 

Commands details: 
total_CMD = 133494386 
n_nop = 114624794 
Read = 6125281 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292415 
n_act = 6740177 
n_pre = 6740162 
n_ref = 0 
n_req = 7160084 
total_req = 7417696 

Dual Bus Interface Util: 
issued_total_row = 13480339 
issued_total_col = 7417696 
Row_Bus_Util =  0.100981 
CoL_Bus_Util = 0.055566 
Either_Row_CoL_Bus_Util = 0.141351 
Issued_on_Two_Bus_Simul_Util = 0.015195 
issued_two_Eff = 0.107498 
queue_avg = 13.682702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6283311, Miss = 3147975, Miss_rate = 0.501, Pending_hits = 18134, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6247740, Miss = 3140552, Miss_rate = 0.503, Pending_hits = 17979, Reservation_fails = 11769
L2_cache_bank[2]: Access = 6324723, Miss = 3186979, Miss_rate = 0.504, Pending_hits = 19628, Reservation_fails = 5214
L2_cache_bank[3]: Access = 6280290, Miss = 3173964, Miss_rate = 0.505, Pending_hits = 19079, Reservation_fails = 5018
L2_cache_bank[4]: Access = 6273068, Miss = 3138120, Miss_rate = 0.500, Pending_hits = 17619, Reservation_fails = 8538
L2_cache_bank[5]: Access = 6262907, Miss = 3161291, Miss_rate = 0.505, Pending_hits = 17542, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6255662, Miss = 3143559, Miss_rate = 0.503, Pending_hits = 17777, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6335694, Miss = 3166638, Miss_rate = 0.500, Pending_hits = 18138, Reservation_fails = 6576
L2_cache_bank[8]: Access = 6284715, Miss = 3153894, Miss_rate = 0.502, Pending_hits = 18330, Reservation_fails = 5957
L2_cache_bank[9]: Access = 6350659, Miss = 3157599, Miss_rate = 0.497, Pending_hits = 17930, Reservation_fails = 7265
L2_cache_bank[10]: Access = 6288527, Miss = 3167783, Miss_rate = 0.504, Pending_hits = 18006, Reservation_fails = 7052
L2_cache_bank[11]: Access = 6266494, Miss = 3161512, Miss_rate = 0.505, Pending_hits = 18045, Reservation_fails = 8346
L2_cache_bank[12]: Access = 6264932, Miss = 3147613, Miss_rate = 0.502, Pending_hits = 18300, Reservation_fails = 8817
L2_cache_bank[13]: Access = 6315863, Miss = 3168798, Miss_rate = 0.502, Pending_hits = 17971, Reservation_fails = 6431
L2_cache_bank[14]: Access = 6322451, Miss = 3162672, Miss_rate = 0.500, Pending_hits = 17895, Reservation_fails = 9512
L2_cache_bank[15]: Access = 6334688, Miss = 3157410, Miss_rate = 0.498, Pending_hits = 17891, Reservation_fails = 7998
L2_cache_bank[16]: Access = 8351318, Miss = 3174780, Miss_rate = 0.380, Pending_hits = 18121, Reservation_fails = 10953
L2_cache_bank[17]: Access = 6311926, Miss = 3169323, Miss_rate = 0.502, Pending_hits = 18351, Reservation_fails = 6132
L2_cache_bank[18]: Access = 6325785, Miss = 3164053, Miss_rate = 0.500, Pending_hits = 18580, Reservation_fails = 11878
L2_cache_bank[19]: Access = 6208887, Miss = 3144044, Miss_rate = 0.506, Pending_hits = 18187, Reservation_fails = 10357
L2_cache_bank[20]: Access = 8651077, Miss = 3166421, Miss_rate = 0.366, Pending_hits = 18568, Reservation_fails = 8425
L2_cache_bank[21]: Access = 6312529, Miss = 3174933, Miss_rate = 0.503, Pending_hits = 18829, Reservation_fails = 6072
L2_cache_bank[22]: Access = 6216273, Miss = 3144567, Miss_rate = 0.506, Pending_hits = 17622, Reservation_fails = 10156
L2_cache_bank[23]: Access = 6218475, Miss = 3122802, Miss_rate = 0.502, Pending_hits = 17029, Reservation_fails = 5877
L2_total_cache_accesses = 155287994
L2_total_cache_misses = 75797282
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 435551
L2_total_cache_reservation_fails = 191605
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76115430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 435551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55575440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 191605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18516818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 435551
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2939731
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426265
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1278759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150643239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4644755
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19745
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 171501
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155287994
icnt_total_pkts_simt_to_mem=155287994
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155287994
Req_Network_cycles = 52055389
Req_Network_injected_packets_per_cycle =       2.9831 
Req_Network_conflicts_per_cycle =       1.3191
Req_Network_conflicts_per_cycle_util =       1.9886
Req_Bank_Level_Parallism =       4.4973
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4357
Req_Network_out_buffer_full_per_cycle =       0.0344
Req_Network_out_buffer_avg_util =       3.0568

Reply_Network_injected_packets_num = 155287994
Reply_Network_cycles = 52055389
Reply_Network_injected_packets_per_cycle =        2.9831
Reply_Network_conflicts_per_cycle =        1.4822
Reply_Network_conflicts_per_cycle_util =       2.2341
Reply_Bank_Level_Parallism =       4.4964
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1407
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0994
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 48 min, 43 sec (236923 sec)
gpgpu_simulation_rate = 4810 (inst/sec)
gpgpu_simulation_rate = 219 (cycle/sec)
gpgpu_silicon_slowdown = 6232876x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (70,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 20: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 96382
gpu_sim_insn = 1614520
gpu_ipc =      16.7513
gpu_tot_sim_cycle = 52151771
gpu_tot_sim_insn = 1141381529
gpu_tot_ipc =      21.8858
gpu_tot_issued_cta = 53293
gpu_occupancy = 34.9754% 
gpu_tot_occupancy = 60.1447% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9924
partiton_level_parallism_total  =       2.9795
partiton_level_parallism_util =       3.5075
partiton_level_parallism_util_total  =       4.6148
L2_BW  =      43.3460 GB/Sec
L2_BW_total  =     130.1424 GB/Sec
gpu_total_sim_rate=4812

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7743323, Miss = 4392105, Miss_rate = 0.567, Pending_hits = 121281, Reservation_fails = 2214992
	L1D_cache_core[1]: Access = 7846581, Miss = 4434957, Miss_rate = 0.565, Pending_hits = 124176, Reservation_fails = 2124633
	L1D_cache_core[2]: Access = 7246105, Miss = 3938168, Miss_rate = 0.543, Pending_hits = 118077, Reservation_fails = 2092094
	L1D_cache_core[3]: Access = 7905958, Miss = 4438590, Miss_rate = 0.561, Pending_hits = 124442, Reservation_fails = 2192115
	L1D_cache_core[4]: Access = 8061625, Miss = 4588957, Miss_rate = 0.569, Pending_hits = 126482, Reservation_fails = 2182798
	L1D_cache_core[5]: Access = 7599633, Miss = 4119770, Miss_rate = 0.542, Pending_hits = 121814, Reservation_fails = 2104448
	L1D_cache_core[6]: Access = 8046386, Miss = 4515215, Miss_rate = 0.561, Pending_hits = 127278, Reservation_fails = 2212870
	L1D_cache_core[7]: Access = 8124411, Miss = 4627338, Miss_rate = 0.570, Pending_hits = 127616, Reservation_fails = 2335602
	L1D_cache_core[8]: Access = 8005639, Miss = 4516603, Miss_rate = 0.564, Pending_hits = 123878, Reservation_fails = 2130594
	L1D_cache_core[9]: Access = 7922994, Miss = 4437702, Miss_rate = 0.560, Pending_hits = 123372, Reservation_fails = 2200385
	L1D_cache_core[10]: Access = 8047350, Miss = 4507576, Miss_rate = 0.560, Pending_hits = 126455, Reservation_fails = 2210213
	L1D_cache_core[11]: Access = 7992286, Miss = 4468609, Miss_rate = 0.559, Pending_hits = 126236, Reservation_fails = 2228725
	L1D_cache_core[12]: Access = 7637066, Miss = 4279494, Miss_rate = 0.560, Pending_hits = 123466, Reservation_fails = 2083575
	L1D_cache_core[13]: Access = 7918342, Miss = 4465574, Miss_rate = 0.564, Pending_hits = 127197, Reservation_fails = 2215157
	L1D_cache_core[14]: Access = 7856551, Miss = 4364393, Miss_rate = 0.556, Pending_hits = 123797, Reservation_fails = 2126324
	L1D_cache_core[15]: Access = 7637004, Miss = 4255793, Miss_rate = 0.557, Pending_hits = 123224, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7372133, Miss = 4037197, Miss_rate = 0.548, Pending_hits = 121548, Reservation_fails = 2068700
	L1D_cache_core[17]: Access = 7827753, Miss = 4407110, Miss_rate = 0.563, Pending_hits = 124650, Reservation_fails = 2090732
	L1D_cache_core[18]: Access = 7764731, Miss = 4353134, Miss_rate = 0.561, Pending_hits = 124118, Reservation_fails = 2162514
	L1D_cache_core[19]: Access = 7821950, Miss = 4404402, Miss_rate = 0.563, Pending_hits = 124414, Reservation_fails = 2181713
	L1D_cache_core[20]: Access = 8078714, Miss = 4575881, Miss_rate = 0.566, Pending_hits = 127240, Reservation_fails = 2184602
	L1D_cache_core[21]: Access = 7983611, Miss = 4488808, Miss_rate = 0.562, Pending_hits = 126894, Reservation_fails = 2130271
	L1D_cache_core[22]: Access = 7863114, Miss = 4423680, Miss_rate = 0.563, Pending_hits = 126245, Reservation_fails = 2187127
	L1D_cache_core[23]: Access = 7839757, Miss = 4403606, Miss_rate = 0.562, Pending_hits = 122426, Reservation_fails = 2137239
	L1D_cache_core[24]: Access = 7705651, Miss = 4284714, Miss_rate = 0.556, Pending_hits = 121122, Reservation_fails = 2047364
	L1D_cache_core[25]: Access = 7759786, Miss = 4349967, Miss_rate = 0.561, Pending_hits = 122422, Reservation_fails = 2139449
	L1D_cache_core[26]: Access = 7746821, Miss = 4271554, Miss_rate = 0.551, Pending_hits = 122692, Reservation_fails = 2129003
	L1D_cache_core[27]: Access = 7932884, Miss = 4472809, Miss_rate = 0.564, Pending_hits = 125619, Reservation_fails = 2068623
	L1D_cache_core[28]: Access = 7850603, Miss = 4378983, Miss_rate = 0.558, Pending_hits = 122418, Reservation_fails = 2230430
	L1D_cache_core[29]: Access = 7923314, Miss = 4504821, Miss_rate = 0.569, Pending_hits = 124991, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235062076
	L1D_total_cache_misses = 131707510
	L1D_total_cache_miss_rate = 0.5603
	L1D_total_cache_pending_hits = 3725590
	L1D_total_cache_reservation_fails = 64761724
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99235577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3725590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118963849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64319450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8489632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3725613
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1845838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230414648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4647428

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17357056
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45169195
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53293, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222474, 215365, 248810, 242895, 235916, 233654, 243030, 219969, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7098086752
gpgpu_n_tot_w_icount = 221815211
gpgpu_n_stall_shd_mem = 95870583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150736211
gpgpu_n_mem_write_global = 4647428
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271499379
gpgpu_n_store_insn = 13643301
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71261190
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79651057
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16219526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16875702	W0_Idle:237524402	W0_Scoreboard:-467408347	W1:109040994	W2:31139364	W3:14913620	W4:9108737	W5:6349855	W6:4781153	W7:3818743	W8:3161409	W9:2689439	W10:2315724	W11:2050712	W12:1869871	W13:1710140	W14:1583538	W15:1444800	W16:1322470	W17:1223520	W18:1142213	W19:1077842	W20:1055990	W21:1064263	W22:1091248	W23:1076665	W24:1036834	W25:941563	W26:826550	W27:710501	W28:629981	W29:554503	W30:506202	W31:419955	W32:11156812
single_issue_nums: WS0:55685635	WS1:55300794	WS2:55521407	WS3:55307375	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019627664 {8:127453458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185897120 {40:4647428,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931310120 {40:23282753,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803171024 {40:127453458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37179424 {8:4647428,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931310120 {40:23282753,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28809110 	734727 	1521222 	3297225 	6603392 	9374132 	11787735 	12295682 	9265303 	2812969 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71073649 	54050092 	20732333 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19518601 	1637423 	162028 	67792 	119379686 	4232974 	1704141 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127545227 	20015079 	5889106 	1506561 	356823 	68028 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9073 	39147 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060728  1.060123  1.066377  1.068749  1.067583  1.065958  1.062332  1.063053  1.063130  1.061427  1.063949  1.062353  1.064770  1.064654  1.064480  1.062348 
dram[1]:  1.062593  1.063998  1.072198  1.071063  1.072119  1.069596  1.068709  1.066384  1.064694  1.066703  1.068858  1.064107  1.067984  1.066080  1.066874  1.064920 
dram[2]:  1.061760  1.059233  1.065951  1.066770  1.063899  1.065789  1.064078  1.063034  1.061434  1.061766  1.061011  1.064151  1.062348  1.063807  1.062227  1.064181 
dram[3]:  1.058971  1.060100  1.065119  1.067391  1.066138  1.069096  1.062456  1.063804  1.063211  1.062343  1.064620  1.065192  1.063312  1.064281  1.063670  1.063654 
dram[4]:  1.062896  1.060376  1.067905  1.067149  1.065228  1.067542  1.063739  1.063103  1.062270  1.060745  1.067416  1.066448  1.063005  1.063677  1.064350  1.062126 
dram[5]:  1.058805  1.062521  1.070156  1.067837  1.066420  1.068545  1.062557  1.063215  1.061452  1.063063  1.064414  1.066100  1.060473  1.061222  1.063793  1.063125 
dram[6]:  1.061999  1.061205  1.066911  1.068412  1.066727  1.063925  1.062986  1.065438  1.061981  1.062005  1.062422  1.064677  1.063020  1.064998  1.062932  1.064565 
dram[7]:  1.060611  1.060263  1.067654  1.068380  1.067124  1.066531  1.062320  1.061416  1.062597  1.061047  1.065187  1.064639  1.066283  1.064972  1.064064  1.063617 
dram[8]:  1.060782  1.060670  1.072197  1.070326  1.069633  1.070630  1.062930  1.064278  1.063171  1.063082  1.066241  1.067508  1.067576  1.066549  1.062753  1.064322 
dram[9]:  1.060136  1.059144  1.069723  1.068143  1.065068  1.064978  1.064949  1.065017  1.060612  1.060842  1.067420  1.065069  1.065264  1.064555  1.063703  1.062290 
dram[10]:  1.060517  1.059622  1.067210  1.068358  1.068860  1.068822  1.068472  1.064929  1.065500  1.061918  1.066329  1.067559  1.066947  1.063569  1.063666  1.063469 
dram[11]:  1.059296  1.058747  1.065306  1.061976  1.063163  1.065260  1.062940  1.060750  1.061636  1.060860  1.065087  1.062943  1.063725  1.061605  1.063513  1.060901 
average row locality = 86612441/81371891 = 1.064402
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377538    373902    389233    395304    396113    394670    373256    376325    382775    380853    378678    376866    386760    385229    394436    388301 
dram[1]:    380039    380271    403962    401998    398817    396678    388614    383961    380696    388320    382292    374802    389156    385348    394204    393455 
dram[2]:    380882    374886    392654    393964    393179    392563    379273    385325    382581    378610    371160    384673    382308    387884    386922    394116 
dram[3]:    375692    375932    389327    398322    395732    399326    382414    381019    378515    385468    380794    384323    381126    383428    390874    389729 
dram[4]:    377186    376008    397764    400795    390293    395034    379529    382856    385237    382428    383797    382080    381510    381627    389536    387661 
dram[5]:    376553    379399    405165    394239    397324    399173    384912    381805    384229    384875    381434    385550    378192    378722    390754    388580 
dram[6]:    381851    379602    395836    400347    395102    393705    380544    388067    379847    378751    376802    380213    376804    385454    391698    393597 
dram[7]:    377094    377299    401861    401296    398211    396094    378074    376904    379013    378305    384688    384462    386791    383931    387892    389915 
dram[8]:    379782    375985    406815    398587    397669    397981    379762    383907    381168    377595    385689    384265    388962    390130    385842    391740 
dram[9]:    374982    372876    405878    399328    390879    390991    385770    385336    377933    379183    387087    380694    384008    381882    388378    384681 
dram[10]:    378330    376097    394065    400439    390422    397468    387183    386999    383330    382234    384402    386524    389846    383611    389815    392392 
dram[11]:    377556    374308    395361    385960    384607    393935    384041    375412    377714    377796    380442    381255    386261    380382    389390    384562 
total dram reads = 74138054
bank skew: 406815/371160 = 1.10
chip skew: 6222613/6128982 = 1.02
number of total write accesses:
dram[0]:     79551     80196     81672     80506     79741     78928     80124     80934     80347     79717     80241     79890     80394     79829     83416     83855 
dram[1]:     82337     82107     83189     82701     79015     78847     81024     79142     80590     80291     80539     80559     83383     81854     83994     85264 
dram[2]:     82581     82806     81838     80293     78555     80723     80367     80839     79090     80904     79778     79320     81914     81587     85024     84959 
dram[3]:     82959     81414     82133     82479     78538     80262     81047     79521     78682     80947     79040     79358     79886     80062     84545     85570 
dram[4]:     82007     82125     81223     82941     78953     80501     78870     78335     79366     79092     80258     81141     81471     80946     83322     83935 
dram[5]:     82940     81244     81972     82512     79266     79397     80029     79074     80359     78989     81475     81191     80588     80738     83996     83808 
dram[6]:     81407     80354     80534     81884     79563     79418     78763     81648     77277     78165     80472     80689     82910     81690     84651     84842 
dram[7]:     79674     80956     82493     81544     78856     79079     80142     79850     79025     80596     80138     79307     81192     82697     84802     85073 
dram[8]:     81631     81336     81915     82402     79373     79954     81339     80540     80763     80312     80989     81169     81727     81535     84501     83339 
dram[9]:     81309     81045     83886     81765     79092     79739     79533     79791     80910     78908     80918     80637     79838     80721     85054     84008 
dram[10]:     81190     81682     80867     79746     81002     81683     80202     80300     80511     80186     80485     79980     80048     78972     83406     84287 
dram[11]:     81646     81477     79868     80236     80131     80603     79882     80277     79626     79560     80357     79676     81406     80074     82886     85168 
total dram writes = 15560352
bank skew: 85570/77277 = 1.11
chip skew: 1304836/1289341 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       919       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114848282 n_act=6751982 n_pre=6751966 n_ref_event=0 n_req=7183458 n_rd=6150239 n_rd_L2_A=0 n_write=0 n_wr_bk=1289341 bw_util=0.2225
n_activity=89162329 dram_eff=0.3338
bk0: 377538a 79432535i bk1: 373902a 79828679i bk2: 389233a 78338895i bk3: 395304a 77633859i bk4: 396113a 77628263i bk5: 394670a 77794737i bk6: 373256a 80241196i bk7: 376325a 79894908i bk8: 382775a 79114908i bk9: 380853a 79198469i bk10: 378678a 79399958i bk11: 376866a 79751105i bk12: 386760a 78550698i bk13: 385229a 78680677i bk14: 394436a 77226570i bk15: 388301a 77897002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060065
Row_Buffer_Locality_read = 0.061486
Row_Buffer_Locality_write = 0.051611
Bank_Level_Parallism = 10.024838
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.222506 
total_CMD = 133741553 
util_bw = 29758320 
Wasted_Col = 56869169 
Wasted_Row = 1739662 
Idle = 45374402 

BW Util Bottlenecks: 
RCDc_limit = 93143154 
RCDWRc_limit = 8686862 
WTRc_limit = 36550530 
RTWc_limit = 26002269 
CCDLc_limit = 5801565 
rwq = 0 
CCDLc_limit_alone = 4060408 
WTRc_limit_alone = 35665920 
RTWc_limit_alone = 25145722 

Commands details: 
total_CMD = 133741553 
n_nop = 114848282 
Read = 6150239 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289341 
n_act = 6751982 
n_pre = 6751966 
n_ref = 0 
n_req = 7183458 
total_req = 7439580 

Dual Bus Interface Util: 
issued_total_row = 13503948 
issued_total_col = 7439580 
Row_Bus_Util =  0.100970 
CoL_Bus_Util = 0.055627 
Either_Row_CoL_Bus_Util = 0.141267 
Issued_on_Two_Bus_Simul_Util = 0.015330 
issued_two_Eff = 0.108518 
queue_avg = 14.466557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4666
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114683584 n_act=6810804 n_pre=6810788 n_ref_event=0 n_req=7269430 n_rd=6222613 n_rd_L2_A=0 n_write=0 n_wr_bk=1304836 bw_util=0.2251
n_activity=89231071 dram_eff=0.3374
bk0: 380039a 77419700i bk1: 380271a 77440091i bk2: 403962a 74949023i bk3: 401998a 75237204i bk4: 398817a 75862362i bk5: 396678a 76157715i bk6: 388614a 77067847i bk7: 383961a 77652634i bk8: 380696a 77905699i bk9: 388320a 77052128i bk10: 382292a 77601795i bk11: 374802a 78471654i bk12: 389156a 76631369i bk13: 385348a 77073744i bk14: 394204a 75750228i bk15: 393455a 75766834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063090
Row_Buffer_Locality_read = 0.064299
Row_Buffer_Locality_write = 0.055900
Bank_Level_Parallism = 10.382590
Bank_Level_Parallism_Col = 2.504748
Bank_Level_Parallism_Ready = 1.227269
write_to_read_ratio_blp_rw_average = 0.190644
GrpLevelPara = 2.125534 

BW Util details:
bwutil = 0.225134 
total_CMD = 133741553 
util_bw = 30109796 
Wasted_Col = 56793290 
Wasted_Row = 1572854 
Idle = 45265613 

BW Util Bottlenecks: 
RCDc_limit = 93538879 
RCDWRc_limit = 8706831 
WTRc_limit = 36919458 
RTWc_limit = 26609623 
CCDLc_limit = 5875894 
rwq = 0 
CCDLc_limit_alone = 4103529 
WTRc_limit_alone = 36025711 
RTWc_limit_alone = 25731005 

Commands details: 
total_CMD = 133741553 
n_nop = 114683584 
Read = 6222613 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304836 
n_act = 6810804 
n_pre = 6810788 
n_ref = 0 
n_req = 7269430 
total_req = 7527449 

Dual Bus Interface Util: 
issued_total_row = 13621592 
issued_total_col = 7527449 
Row_Bus_Util =  0.101850 
CoL_Bus_Util = 0.056284 
Either_Row_CoL_Bus_Util = 0.142498 
Issued_on_Two_Bus_Simul_Util = 0.015635 
issued_two_Eff = 0.109722 
queue_avg = 16.407751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114792878 n_act=6774915 n_pre=6774899 n_ref_event=0 n_req=7203320 n_rd=6160980 n_rd_L2_A=0 n_write=0 n_wr_bk=1300578 bw_util=0.2232
n_activity=89173189 dram_eff=0.3347
bk0: 380882a 78396134i bk1: 374886a 79047303i bk2: 392654a 77553093i bk3: 393964a 77496558i bk4: 393179a 77550412i bk5: 392563a 77599008i bk6: 379273a 79294103i bk7: 385325a 78553733i bk8: 382581a 78865921i bk9: 378610a 79300862i bk10: 371160a 80066534i bk11: 384673a 78638368i bk12: 382308a 78599602i bk13: 387884a 77899693i bk14: 386922a 77703530i bk15: 394116a 76939984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059473
Row_Buffer_Locality_read = 0.061021
Row_Buffer_Locality_write = 0.050322
Bank_Level_Parallism = 10.101699
Bank_Level_Parallism_Col = 2.484015
Bank_Level_Parallism_Ready = 1.222763
write_to_read_ratio_blp_rw_average = 0.189526
GrpLevelPara = 2.109916 

BW Util details:
bwutil = 0.223164 
total_CMD = 133741553 
util_bw = 29846232 
Wasted_Col = 56877845 
Wasted_Row = 1676008 
Idle = 45341468 

BW Util Bottlenecks: 
RCDc_limit = 93253410 
RCDWRc_limit = 8775742 
WTRc_limit = 36843002 
RTWc_limit = 26112663 
CCDLc_limit = 5817825 
rwq = 0 
CCDLc_limit_alone = 4069695 
WTRc_limit_alone = 35950817 
RTWc_limit_alone = 25256718 

Commands details: 
total_CMD = 133741553 
n_nop = 114792878 
Read = 6160980 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300578 
n_act = 6774915 
n_pre = 6774899 
n_ref = 0 
n_req = 7203320 
total_req = 7461558 

Dual Bus Interface Util: 
issued_total_row = 13549814 
issued_total_col = 7461558 
Row_Bus_Util =  0.101313 
CoL_Bus_Util = 0.055791 
Either_Row_CoL_Bus_Util = 0.141681 
Issued_on_Two_Bus_Simul_Util = 0.015423 
issued_two_Eff = 0.108857 
queue_avg = 14.322126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3221
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114782999 n_act=6778308 n_pre=6778292 n_ref_event=0 n_req=7212012 n_rd=6172021 n_rd_L2_A=0 n_write=0 n_wr_bk=1296443 bw_util=0.2234
n_activity=89195014 dram_eff=0.3349
bk0: 375692a 78865281i bk1: 375932a 79184849i bk2: 389327a 77808681i bk3: 398322a 76693314i bk4: 395732a 77387544i bk5: 399326a 76904066i bk6: 382414a 78639410i bk7: 381019a 79156311i bk8: 378515a 79404915i bk9: 385468a 78310747i bk10: 380794a 79044773i bk11: 384323a 78622614i bk12: 381126a 78899110i bk13: 383428a 78679977i bk14: 390874a 77333761i bk15: 389729a 77287516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060136
Row_Buffer_Locality_read = 0.061628
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.114514
Bank_Level_Parallism_Col = 2.485858
Bank_Level_Parallism_Ready = 1.223586
write_to_read_ratio_blp_rw_average = 0.189711
GrpLevelPara = 2.110986 

BW Util details:
bwutil = 0.223370 
total_CMD = 133741553 
util_bw = 29873856 
Wasted_Col = 56885862 
Wasted_Row = 1656931 
Idle = 45324904 

BW Util Bottlenecks: 
RCDc_limit = 93339501 
RCDWRc_limit = 8739032 
WTRc_limit = 36718039 
RTWc_limit = 26202316 
CCDLc_limit = 5829756 
rwq = 0 
CCDLc_limit_alone = 4076004 
WTRc_limit_alone = 35829615 
RTWc_limit_alone = 25336988 

Commands details: 
total_CMD = 133741553 
n_nop = 114782999 
Read = 6172021 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296443 
n_act = 6778308 
n_pre = 6778292 
n_ref = 0 
n_req = 7212012 
total_req = 7468464 

Dual Bus Interface Util: 
issued_total_row = 13556600 
issued_total_col = 7468464 
Row_Bus_Util =  0.101364 
CoL_Bus_Util = 0.055843 
Either_Row_CoL_Bus_Util = 0.141755 
Issued_on_Two_Bus_Simul_Util = 0.015452 
issued_two_Eff = 0.109001 
queue_avg = 14.546118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114789197 n_act=6775716 n_pre=6775700 n_ref_event=0 n_req=7211176 n_rd=6173341 n_rd_L2_A=0 n_write=0 n_wr_bk=1294486 bw_util=0.2234
n_activity=89221355 dram_eff=0.3348
bk0: 377186a 79116633i bk1: 376008a 79162500i bk2: 397764a 77177578i bk3: 400795a 76524395i bk4: 390293a 78002672i bk5: 395034a 77408264i bk6: 379529a 79398903i bk7: 382856a 79073311i bk8: 385237a 78692412i bk9: 382428a 79071547i bk10: 383797a 78913276i bk11: 382080a 78909905i bk12: 381510a 78912396i bk13: 381627a 79022357i bk14: 389536a 77764554i bk15: 387661a 77859548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060387
Row_Buffer_Locality_read = 0.061982
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.080026
Bank_Level_Parallism_Col = 2.485035
Bank_Level_Parallism_Ready = 1.223932
write_to_read_ratio_blp_rw_average = 0.189190
GrpLevelPara = 2.109692 

BW Util details:
bwutil = 0.223351 
total_CMD = 133741553 
util_bw = 29871308 
Wasted_Col = 56904618 
Wasted_Row = 1666222 
Idle = 45299405 

BW Util Bottlenecks: 
RCDc_limit = 93338729 
RCDWRc_limit = 8723890 
WTRc_limit = 36721995 
RTWc_limit = 26138507 
CCDLc_limit = 5833195 
rwq = 0 
CCDLc_limit_alone = 4081521 
WTRc_limit_alone = 35833116 
RTWc_limit_alone = 25275712 

Commands details: 
total_CMD = 133741553 
n_nop = 114789197 
Read = 6173341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294486 
n_act = 6775716 
n_pre = 6775700 
n_ref = 0 
n_req = 7211176 
total_req = 7467827 

Dual Bus Interface Util: 
issued_total_row = 13551416 
issued_total_col = 7467827 
Row_Bus_Util =  0.101325 
CoL_Bus_Util = 0.055838 
Either_Row_CoL_Bus_Util = 0.141709 
Issued_on_Two_Bus_Simul_Util = 0.015454 
issued_two_Eff = 0.109057 
queue_avg = 14.385408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3854
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114749353 n_act=6796222 n_pre=6796206 n_ref_event=0 n_req=7231313 n_rd=6190906 n_rd_L2_A=0 n_write=0 n_wr_bk=1297578 bw_util=0.224
n_activity=89185256 dram_eff=0.3359
bk0: 376553a 78419644i bk1: 379399a 78276893i bk2: 405165a 75661526i bk3: 394239a 76685909i bk4: 397324a 76637813i bk5: 399173a 76394056i bk6: 384912a 78064016i bk7: 381805a 78556572i bk8: 384229a 78127438i bk9: 384875a 78258564i bk10: 381434a 78342745i bk11: 385550a 77950714i bk12: 378192a 78674035i bk13: 378722a 78611421i bk14: 390754a 76857478i bk15: 388580a 77050523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060168
Row_Buffer_Locality_read = 0.061797
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.224246
Bank_Level_Parallism_Col = 2.489682
Bank_Level_Parallism_Ready = 1.222932
write_to_read_ratio_blp_rw_average = 0.189714
GrpLevelPara = 2.115291 

BW Util details:
bwutil = 0.223969 
total_CMD = 133741553 
util_bw = 29953936 
Wasted_Col = 56861130 
Wasted_Row = 1601633 
Idle = 45324854 

BW Util Bottlenecks: 
RCDc_limit = 93497453 
RCDWRc_limit = 8738485 
WTRc_limit = 36811769 
RTWc_limit = 26263684 
CCDLc_limit = 5834816 
rwq = 0 
CCDLc_limit_alone = 4087039 
WTRc_limit_alone = 35925384 
RTWc_limit_alone = 25402292 

Commands details: 
total_CMD = 133741553 
n_nop = 114749353 
Read = 6190906 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297578 
n_act = 6796222 
n_pre = 6796206 
n_ref = 0 
n_req = 7231313 
total_req = 7488484 

Dual Bus Interface Util: 
issued_total_row = 13592428 
issued_total_col = 7488484 
Row_Bus_Util =  0.101632 
CoL_Bus_Util = 0.055992 
Either_Row_CoL_Bus_Util = 0.142007 
Issued_on_Two_Bus_Simul_Util = 0.015618 
issued_two_Eff = 0.109977 
queue_avg = 14.906697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9067
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114773788 n_act=6781435 n_pre=6781419 n_ref_event=0 n_req=7215696 n_rd=6178220 n_rd_L2_A=0 n_write=0 n_wr_bk=1294267 bw_util=0.2235
n_activity=89241100 dram_eff=0.3349
bk0: 381851a 78425115i bk1: 379602a 78863521i bk2: 395836a 77377032i bk3: 400347a 76697227i bk4: 395102a 77372793i bk5: 393705a 77463995i bk6: 380544a 79129440i bk7: 388067a 78129382i bk8: 379847a 79442926i bk9: 378751a 79508510i bk10: 376802a 79376830i bk11: 380213a 78959744i bk12: 376804a 79112273i bk13: 385454a 78301838i bk14: 391698a 77164723i bk15: 393597a 76908695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060183
Row_Buffer_Locality_read = 0.061630
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109899
Bank_Level_Parallism_Col = 2.486562
Bank_Level_Parallism_Ready = 1.223769
write_to_read_ratio_blp_rw_average = 0.189216
GrpLevelPara = 2.111672 

BW Util details:
bwutil = 0.223490 
total_CMD = 133741553 
util_bw = 29889948 
Wasted_Col = 56905922 
Wasted_Row = 1661561 
Idle = 45284122 

BW Util Bottlenecks: 
RCDc_limit = 93436098 
RCDWRc_limit = 8707705 
WTRc_limit = 36729139 
RTWc_limit = 26178247 
CCDLc_limit = 5826557 
rwq = 0 
CCDLc_limit_alone = 4079656 
WTRc_limit_alone = 35842687 
RTWc_limit_alone = 25317798 

Commands details: 
total_CMD = 133741553 
n_nop = 114773788 
Read = 6178220 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294267 
n_act = 6781435 
n_pre = 6781419 
n_ref = 0 
n_req = 7215696 
total_req = 7472487 

Dual Bus Interface Util: 
issued_total_row = 13562854 
issued_total_col = 7472487 
Row_Bus_Util =  0.101411 
CoL_Bus_Util = 0.055873 
Either_Row_CoL_Bus_Util = 0.141824 
Issued_on_Two_Bus_Simul_Util = 0.015459 
issued_two_Eff = 0.109005 
queue_avg = 14.462867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4629
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114764227 n_act=6785132 n_pre=6785116 n_ref_event=0 n_req=7220783 n_rd=6181830 n_rd_L2_A=0 n_write=0 n_wr_bk=1295424 bw_util=0.2236
n_activity=89243278 dram_eff=0.3351
bk0: 377094a 79029425i bk1: 377299a 78855465i bk2: 401861a 76150973i bk3: 401296a 76340718i bk4: 398211a 76903556i bk5: 396094a 77149302i bk6: 378074a 79138595i bk7: 376904a 79343940i bk8: 379013a 79357588i bk9: 378305a 79066140i bk10: 384688a 78336644i bk11: 384462a 78329753i bk12: 386791a 77999875i bk13: 383931a 78119642i bk14: 387892a 77384807i bk15: 389915a 77244095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060333
Row_Buffer_Locality_read = 0.061888
Row_Buffer_Locality_write = 0.051080
Bank_Level_Parallism = 10.149261
Bank_Level_Parallism_Col = 2.487113
Bank_Level_Parallism_Ready = 1.223090
write_to_read_ratio_blp_rw_average = 0.189615
GrpLevelPara = 2.112992 

BW Util details:
bwutil = 0.223633 
total_CMD = 133741553 
util_bw = 29909016 
Wasted_Col = 56897388 
Wasted_Row = 1651933 
Idle = 45283216 

BW Util Bottlenecks: 
RCDc_limit = 93430065 
RCDWRc_limit = 8728878 
WTRc_limit = 36730348 
RTWc_limit = 26252829 
CCDLc_limit = 5828872 
rwq = 0 
CCDLc_limit_alone = 4078499 
WTRc_limit_alone = 35844640 
RTWc_limit_alone = 25388164 

Commands details: 
total_CMD = 133741553 
n_nop = 114764227 
Read = 6181830 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295424 
n_act = 6785132 
n_pre = 6785116 
n_ref = 0 
n_req = 7220783 
total_req = 7477254 

Dual Bus Interface Util: 
issued_total_row = 13570248 
issued_total_col = 7477254 
Row_Bus_Util =  0.101466 
CoL_Bus_Util = 0.055908 
Either_Row_CoL_Bus_Util = 0.141896 
Issued_on_Two_Bus_Simul_Util = 0.015479 
issued_two_Eff = 0.109087 
queue_avg = 14.687180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6872
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114719112 n_act=6802647 n_pre=6802631 n_ref_event=0 n_req=7250506 n_rd=6205879 n_rd_L2_A=0 n_write=0 n_wr_bk=1302825 bw_util=0.2246
n_activity=89202812 dram_eff=0.3367
bk0: 379782a 77708561i bk1: 375985a 78216877i bk2: 406815a 75131894i bk3: 398587a 75844765i bk4: 397669a 76351051i bk5: 397981a 76215156i bk6: 379762a 78187716i bk7: 383907a 77922208i bk8: 381168a 78067876i bk9: 377595a 78534159i bk10: 385689a 77303345i bk11: 384265a 77417679i bk12: 388962a 77077691i bk13: 390130a 76774964i bk14: 385842a 76969787i bk15: 391740a 76422498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061769
Row_Buffer_Locality_read = 0.063269
Row_Buffer_Locality_write = 0.052859
Bank_Level_Parallism = 10.320062
Bank_Level_Parallism_Col = 2.499037
Bank_Level_Parallism_Ready = 1.225989
write_to_read_ratio_blp_rw_average = 0.190073
GrpLevelPara = 2.122005 

BW Util details:
bwutil = 0.224574 
total_CMD = 133741553 
util_bw = 30034816 
Wasted_Col = 56782188 
Wasted_Row = 1602013 
Idle = 45322536 

BW Util Bottlenecks: 
RCDc_limit = 93451784 
RCDWRc_limit = 8728516 
WTRc_limit = 36936248 
RTWc_limit = 26423660 
CCDLc_limit = 5857355 
rwq = 0 
CCDLc_limit_alone = 4097807 
WTRc_limit_alone = 36045348 
RTWc_limit_alone = 25555012 

Commands details: 
total_CMD = 133741553 
n_nop = 114719112 
Read = 6205879 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302825 
n_act = 6802647 
n_pre = 6802631 
n_ref = 0 
n_req = 7250506 
total_req = 7508704 

Dual Bus Interface Util: 
issued_total_row = 13605278 
issued_total_col = 7508704 
Row_Bus_Util =  0.101728 
CoL_Bus_Util = 0.056143 
Either_Row_CoL_Bus_Util = 0.142233 
Issued_on_Two_Bus_Simul_Util = 0.015639 
issued_two_Eff = 0.109951 
queue_avg = 15.506408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5064
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114797245 n_act=6775165 n_pre=6775149 n_ref_event=0 n_req=7210267 n_rd=6169886 n_rd_L2_A=0 n_write=0 n_wr_bk=1297154 bw_util=0.2233
n_activity=89178604 dram_eff=0.3349
bk0: 374982a 79039479i bk1: 372876a 79331098i bk2: 405878a 75583422i bk3: 399328a 76443991i bk4: 390879a 77728797i bk5: 390991a 77673849i bk6: 385770a 78430142i bk7: 385336a 78485203i bk8: 377933a 79012501i bk9: 379183a 79054154i bk10: 387087a 77991456i bk11: 380694a 78705885i bk12: 384008a 78518540i bk13: 381882a 78590091i bk14: 388378a 77306561i bk15: 384681a 77823205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060345
Row_Buffer_Locality_read = 0.061964
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.146063
Bank_Level_Parallism_Col = 2.484741
Bank_Level_Parallism_Ready = 1.222892
write_to_read_ratio_blp_rw_average = 0.189662
GrpLevelPara = 2.111601 

BW Util details:
bwutil = 0.223327 
total_CMD = 133741553 
util_bw = 29868160 
Wasted_Col = 56848240 
Wasted_Row = 1674507 
Idle = 45350646 

BW Util Bottlenecks: 
RCDc_limit = 93248705 
RCDWRc_limit = 8753066 
WTRc_limit = 36716523 
RTWc_limit = 26148524 
CCDLc_limit = 5820701 
rwq = 0 
CCDLc_limit_alone = 4073689 
WTRc_limit_alone = 35828788 
RTWc_limit_alone = 25289247 

Commands details: 
total_CMD = 133741553 
n_nop = 114797245 
Read = 6169886 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297154 
n_act = 6775165 
n_pre = 6775149 
n_ref = 0 
n_req = 7210267 
total_req = 7467040 

Dual Bus Interface Util: 
issued_total_row = 13550314 
issued_total_col = 7467040 
Row_Bus_Util =  0.101317 
CoL_Bus_Util = 0.055832 
Either_Row_CoL_Bus_Util = 0.141649 
Issued_on_Two_Bus_Simul_Util = 0.015500 
issued_two_Eff = 0.109428 
queue_avg = 14.830549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8305
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114725417 n_act=6796121 n_pre=6796105 n_ref_event=0 n_req=7240437 n_rd=6203157 n_rd_L2_A=0 n_write=0 n_wr_bk=1294547 bw_util=0.2242
n_activity=89368188 dram_eff=0.3356
bk0: 378330a 78734466i bk1: 376097a 79026481i bk2: 394065a 77304319i bk3: 400439a 76794933i bk4: 390422a 77626803i bk5: 397468a 76819884i bk6: 387183a 78126603i bk7: 386999a 78128050i bk8: 383330a 78567386i bk9: 382234a 78704669i bk10: 384402a 78418667i bk11: 386524a 78287026i bk12: 389846a 77798838i bk13: 383611a 78628003i bk14: 389815a 77443386i bk15: 392392a 77043874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061366
Row_Buffer_Locality_read = 0.062692
Row_Buffer_Locality_write = 0.053438
Bank_Level_Parallism = 10.147711
Bank_Level_Parallism_Col = 2.490167
Bank_Level_Parallism_Ready = 1.224914
write_to_read_ratio_blp_rw_average = 0.188898
GrpLevelPara = 2.113927 

BW Util details:
bwutil = 0.224245 
total_CMD = 133741553 
util_bw = 29990816 
Wasted_Col = 56978361 
Wasted_Row = 1632183 
Idle = 45140193 

BW Util Bottlenecks: 
RCDc_limit = 93655257 
RCDWRc_limit = 8663680 
WTRc_limit = 36743308 
RTWc_limit = 26280296 
CCDLc_limit = 5851373 
rwq = 0 
CCDLc_limit_alone = 4091592 
WTRc_limit_alone = 35852254 
RTWc_limit_alone = 25411569 

Commands details: 
total_CMD = 133741553 
n_nop = 114725417 
Read = 6203157 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294547 
n_act = 6796121 
n_pre = 6796105 
n_ref = 0 
n_req = 7240437 
total_req = 7497704 

Dual Bus Interface Util: 
issued_total_row = 13592226 
issued_total_col = 7497704 
Row_Bus_Util =  0.101631 
CoL_Bus_Util = 0.056061 
Either_Row_CoL_Bus_Util = 0.142186 
Issued_on_Two_Bus_Simul_Util = 0.015506 
issued_two_Eff = 0.109054 
queue_avg = 15.056851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0569
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133741553 n_nop=114862115 n_act=6743444 n_pre=6743428 n_ref_event=0 n_req=7164043 n_rd=6128982 n_rd_L2_A=0 n_write=0 n_wr_bk=1292873 bw_util=0.222
n_activity=89163111 dram_eff=0.333
bk0: 377556a 79775272i bk1: 374308a 80124327i bk2: 395361a 78345059i bk3: 385960a 79134167i bk4: 384607a 79321702i bk5: 393935a 78301758i bk6: 384041a 79492559i bk7: 375412a 80455780i bk8: 377714a 80157954i bk9: 377796a 80208220i bk10: 380442a 79816453i bk11: 381255a 79634565i bk12: 386261a 78923500i bk13: 380382a 79811679i bk14: 389390a 78549356i bk15: 384562a 78631604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058710
Row_Buffer_Locality_read = 0.060124
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.909510
Bank_Level_Parallism_Col = 2.472775
Bank_Level_Parallism_Ready = 1.222250
write_to_read_ratio_blp_rw_average = 0.188668
GrpLevelPara = 2.101333 

BW Util details:
bwutil = 0.221976 
total_CMD = 133741553 
util_bw = 29687420 
Wasted_Col = 56928362 
Wasted_Row = 1756159 
Idle = 45369612 

BW Util Bottlenecks: 
RCDc_limit = 93087251 
RCDWRc_limit = 8727907 
WTRc_limit = 36596348 
RTWc_limit = 25873885 
CCDLc_limit = 5772801 
rwq = 0 
CCDLc_limit_alone = 4040318 
WTRc_limit_alone = 35710691 
RTWc_limit_alone = 25027059 

Commands details: 
total_CMD = 133741553 
n_nop = 114862115 
Read = 6128982 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292873 
n_act = 6743444 
n_pre = 6743428 
n_ref = 0 
n_req = 7164043 
total_req = 7421855 

Dual Bus Interface Util: 
issued_total_row = 13486872 
issued_total_col = 7421855 
Row_Bus_Util =  0.100843 
CoL_Bus_Util = 0.055494 
Either_Row_CoL_Bus_Util = 0.141164 
Issued_on_Two_Bus_Simul_Util = 0.015173 
issued_two_Eff = 0.107487 
queue_avg = 13.668926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6689

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6286956, Miss = 3149845, Miss_rate = 0.501, Pending_hits = 18339, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6251951, Miss = 3142506, Miss_rate = 0.503, Pending_hits = 18184, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6328431, Miss = 3188836, Miss_rate = 0.504, Pending_hits = 19837, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6283969, Miss = 3175889, Miss_rate = 0.505, Pending_hits = 19300, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6276765, Miss = 3140015, Miss_rate = 0.500, Pending_hits = 17817, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6266457, Miss = 3163077, Miss_rate = 0.505, Pending_hits = 17727, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6259454, Miss = 3145531, Miss_rate = 0.503, Pending_hits = 17986, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6339679, Miss = 3168603, Miss_rate = 0.500, Pending_hits = 18356, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6288928, Miss = 3155908, Miss_rate = 0.502, Pending_hits = 18599, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6354641, Miss = 3159543, Miss_rate = 0.497, Pending_hits = 18167, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6292239, Miss = 3169612, Miss_rate = 0.504, Pending_hits = 18230, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270169, Miss = 3163392, Miss_rate = 0.505, Pending_hits = 18275, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6268675, Miss = 3149531, Miss_rate = 0.502, Pending_hits = 18519, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6319862, Miss = 3170780, Miss_rate = 0.502, Pending_hits = 18194, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6326423, Miss = 3164695, Miss_rate = 0.500, Pending_hits = 18118, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6338257, Miss = 3159274, Miss_rate = 0.498, Pending_hits = 18094, Reservation_fails = 8445
L2_cache_bank[16]: Access = 8355140, Miss = 3176755, Miss_rate = 0.380, Pending_hits = 18361, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6315782, Miss = 3171253, Miss_rate = 0.502, Pending_hits = 18546, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6330323, Miss = 3165989, Miss_rate = 0.500, Pending_hits = 18813, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6212745, Miss = 3146043, Miss_rate = 0.506, Pending_hits = 18382, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8658279, Miss = 3168468, Miss_rate = 0.366, Pending_hits = 18801, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6316366, Miss = 3176828, Miss_rate = 0.503, Pending_hits = 19017, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6219927, Miss = 3146432, Miss_rate = 0.506, Pending_hits = 17847, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6222221, Miss = 3124670, Miss_rate = 0.502, Pending_hits = 17252, Reservation_fails = 6934
L2_total_cache_accesses = 155383639
L2_total_cache_misses = 75843475
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 440761
L2_total_cache_reservation_fails = 208998
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76157396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 440761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55604826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 208998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18533228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 440761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942007
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150736211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4647428
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 188815
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155383639
icnt_total_pkts_simt_to_mem=155383639
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155383639
Req_Network_cycles = 52151771
Req_Network_injected_packets_per_cycle =       2.9795 
Req_Network_conflicts_per_cycle =       1.3170
Req_Network_conflicts_per_cycle_util =       1.9876
Req_Bank_Level_Parallism =       4.4965
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4298
Req_Network_out_buffer_full_per_cycle =       0.0343
Req_Network_out_buffer_avg_util =       3.0547

Reply_Network_injected_packets_num = 155383639
Reply_Network_cycles = 52151771
Reply_Network_injected_packets_per_cycle =        2.9795
Reply_Network_conflicts_per_cycle =        1.4798
Reply_Network_conflicts_per_cycle_util =       2.2328
Reply_Bank_Level_Parallism =       4.4956
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1405
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0993
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 53 min, 8 sec (237188 sec)
gpgpu_simulation_rate = 4812 (inst/sec)
gpgpu_simulation_rate = 219 (cycle/sec)
gpgpu_silicon_slowdown = 6232876x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 21 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 21: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 21 
gpu_sim_cycle = 5853
gpu_sim_insn = 75328
gpu_ipc =      12.8700
gpu_tot_sim_cycle = 52157624
gpu_tot_sim_insn = 1141456857
gpu_tot_ipc =      21.8848
gpu_tot_issued_cta = 53306
gpu_occupancy = 23.7775% 
gpu_tot_occupancy = 60.1443% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1550
partiton_level_parallism_total  =       2.9791
partiton_level_parallism_util =       7.0310
partiton_level_parallism_util_total  =       4.6148
L2_BW  =       6.7688 GB/Sec
L2_BW_total  =     130.1286 GB/Sec
gpu_total_sim_rate=4812

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7743323, Miss = 4392105, Miss_rate = 0.567, Pending_hits = 121281, Reservation_fails = 2214992
	L1D_cache_core[1]: Access = 7846581, Miss = 4434957, Miss_rate = 0.565, Pending_hits = 124176, Reservation_fails = 2124633
	L1D_cache_core[2]: Access = 7246105, Miss = 3938168, Miss_rate = 0.543, Pending_hits = 118077, Reservation_fails = 2092094
	L1D_cache_core[3]: Access = 7905958, Miss = 4438590, Miss_rate = 0.561, Pending_hits = 124442, Reservation_fails = 2192115
	L1D_cache_core[4]: Access = 8061625, Miss = 4588957, Miss_rate = 0.569, Pending_hits = 126482, Reservation_fails = 2182798
	L1D_cache_core[5]: Access = 7599633, Miss = 4119770, Miss_rate = 0.542, Pending_hits = 121814, Reservation_fails = 2104448
	L1D_cache_core[6]: Access = 8046386, Miss = 4515215, Miss_rate = 0.561, Pending_hits = 127278, Reservation_fails = 2212870
	L1D_cache_core[7]: Access = 8124411, Miss = 4627338, Miss_rate = 0.570, Pending_hits = 127616, Reservation_fails = 2335602
	L1D_cache_core[8]: Access = 8005639, Miss = 4516603, Miss_rate = 0.564, Pending_hits = 123878, Reservation_fails = 2130594
	L1D_cache_core[9]: Access = 7922994, Miss = 4437702, Miss_rate = 0.560, Pending_hits = 123372, Reservation_fails = 2200385
	L1D_cache_core[10]: Access = 8047350, Miss = 4507576, Miss_rate = 0.560, Pending_hits = 126455, Reservation_fails = 2210213
	L1D_cache_core[11]: Access = 7992286, Miss = 4468609, Miss_rate = 0.559, Pending_hits = 126236, Reservation_fails = 2228725
	L1D_cache_core[12]: Access = 7637066, Miss = 4279494, Miss_rate = 0.560, Pending_hits = 123466, Reservation_fails = 2083575
	L1D_cache_core[13]: Access = 7918342, Miss = 4465574, Miss_rate = 0.564, Pending_hits = 127197, Reservation_fails = 2215157
	L1D_cache_core[14]: Access = 7856551, Miss = 4364393, Miss_rate = 0.556, Pending_hits = 123797, Reservation_fails = 2126324
	L1D_cache_core[15]: Access = 7637004, Miss = 4255793, Miss_rate = 0.557, Pending_hits = 123224, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7372133, Miss = 4037197, Miss_rate = 0.548, Pending_hits = 121548, Reservation_fails = 2068700
	L1D_cache_core[17]: Access = 7827833, Miss = 4407176, Miss_rate = 0.563, Pending_hits = 124657, Reservation_fails = 2090747
	L1D_cache_core[18]: Access = 7764811, Miss = 4353200, Miss_rate = 0.561, Pending_hits = 124125, Reservation_fails = 2162529
	L1D_cache_core[19]: Access = 7822030, Miss = 4404468, Miss_rate = 0.563, Pending_hits = 124421, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8078794, Miss = 4575947, Miss_rate = 0.566, Pending_hits = 127247, Reservation_fails = 2184617
	L1D_cache_core[21]: Access = 7983691, Miss = 4488874, Miss_rate = 0.562, Pending_hits = 126901, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863194, Miss = 4423746, Miss_rate = 0.563, Pending_hits = 126252, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839837, Miss = 4403672, Miss_rate = 0.562, Pending_hits = 122433, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705731, Miss = 4284780, Miss_rate = 0.556, Pending_hits = 121129, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759866, Miss = 4350033, Miss_rate = 0.561, Pending_hits = 122429, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235063074
	L1D_total_cache_misses = 131708330
	L1D_total_cache_miss_rate = 0.5603
	L1D_total_cache_pending_hits = 3725681
	L1D_total_cache_reservation_fails = 64761922
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99235577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3725681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118963962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64319648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8489929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3725704
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230415149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4647925

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17357254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45169195
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53306, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222474, 215365, 248810, 242895, 235916, 233654, 243030, 219969, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7098168672
gpgpu_n_tot_w_icount = 221817771
gpgpu_n_stall_shd_mem = 95870682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150736621
gpgpu_n_mem_write_global = 4647925
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271505883
gpgpu_n_store_insn = 13646477
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71274502
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79651057
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16219625
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16876658	W0_Idle:237537844	W0_Scoreboard:-467381561	W1:109040994	W2:31139364	W3:14913620	W4:9108737	W5:6349855	W6:4781153	W7:3818743	W8:3161419	W9:2689439	W10:2315724	W11:2050712	W12:1869871	W13:1710140	W14:1583538	W15:1444800	W16:1322470	W17:1223520	W18:1142213	W19:1077842	W20:1055990	W21:1064263	W22:1091248	W23:1076665	W24:1036834	W25:941563	W26:826550	W27:710501	W28:629981	W29:554503	W30:506202	W31:419955	W32:11159362
single_issue_nums: WS0:55686275	WS1:55301434	WS2:55522047	WS3:55308015	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019630944 {8:127453868,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185917000 {40:4647925,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931310120 {40:23282753,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803187424 {40:127453868,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37183400 {8:4647925,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931310120 {40:23282753,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28809110 	734727 	1521222 	3297225 	6603392 	9374132 	11787735 	12295682 	9265303 	2812969 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71074444 	54050204 	20732333 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19518601 	1637423 	162028 	67792 	119380570 	4232997 	1704141 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127545942 	20015262 	5889115 	1506561 	356823 	68028 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9073 	39148 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060728  1.060123  1.066377  1.068749  1.067583  1.065958  1.062332  1.063053  1.063130  1.061427  1.063949  1.062353  1.064770  1.064654  1.064480  1.062348 
dram[1]:  1.062593  1.063998  1.072198  1.071063  1.072119  1.069596  1.068709  1.066384  1.064694  1.066703  1.068858  1.064107  1.067984  1.066080  1.066874  1.064920 
dram[2]:  1.061760  1.059233  1.065951  1.066770  1.063899  1.065789  1.064078  1.063034  1.061434  1.061766  1.061011  1.064151  1.062348  1.063807  1.062227  1.064181 
dram[3]:  1.058971  1.060100  1.065119  1.067391  1.066138  1.069096  1.062456  1.063804  1.063211  1.062343  1.064620  1.065192  1.063312  1.064281  1.063670  1.063654 
dram[4]:  1.062896  1.060376  1.067905  1.067149  1.065228  1.067542  1.063739  1.063103  1.062270  1.060745  1.067416  1.066448  1.063005  1.063677  1.064350  1.062126 
dram[5]:  1.058805  1.062521  1.070156  1.067837  1.066420  1.068545  1.062557  1.063215  1.061452  1.063063  1.064414  1.066100  1.060473  1.061222  1.063793  1.063125 
dram[6]:  1.061999  1.061205  1.066911  1.068412  1.066727  1.063925  1.062986  1.065438  1.061981  1.062005  1.062422  1.064677  1.063020  1.064998  1.062932  1.064565 
dram[7]:  1.060611  1.060263  1.067654  1.068380  1.067124  1.066531  1.062320  1.061416  1.062597  1.061047  1.065187  1.064639  1.066283  1.064972  1.064064  1.063617 
dram[8]:  1.060782  1.060670  1.072197  1.070326  1.069633  1.070630  1.062930  1.064278  1.063171  1.063082  1.066241  1.067508  1.067576  1.066549  1.062753  1.064322 
dram[9]:  1.060136  1.059144  1.069723  1.068143  1.065068  1.064978  1.064949  1.065017  1.060612  1.060842  1.067420  1.065069  1.065264  1.064555  1.063703  1.062290 
dram[10]:  1.060517  1.059622  1.067210  1.068358  1.068860  1.068822  1.068472  1.064929  1.065500  1.061918  1.066329  1.067559  1.066947  1.063569  1.063666  1.063469 
dram[11]:  1.059296  1.058747  1.065306  1.061976  1.063163  1.065260  1.062940  1.060750  1.061636  1.060860  1.065087  1.062943  1.063725  1.061605  1.063513  1.060901 
average row locality = 86612441/81371891 = 1.064402
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377538    373902    389233    395304    396113    394670    373256    376325    382775    380853    378678    376866    386760    385229    394436    388301 
dram[1]:    380039    380271    403962    401998    398817    396678    388614    383961    380696    388320    382292    374802    389156    385348    394204    393455 
dram[2]:    380882    374886    392654    393964    393179    392563    379273    385325    382581    378610    371160    384673    382308    387884    386922    394116 
dram[3]:    375692    375932    389327    398322    395732    399326    382414    381019    378515    385468    380794    384323    381126    383428    390874    389729 
dram[4]:    377186    376008    397764    400795    390293    395034    379529    382856    385237    382428    383797    382080    381510    381627    389536    387661 
dram[5]:    376553    379399    405165    394239    397324    399173    384912    381805    384229    384875    381434    385550    378192    378722    390754    388580 
dram[6]:    381851    379602    395836    400347    395102    393705    380544    388067    379847    378751    376802    380213    376804    385454    391698    393597 
dram[7]:    377094    377299    401861    401296    398211    396094    378074    376904    379013    378305    384688    384462    386791    383931    387892    389915 
dram[8]:    379782    375985    406815    398587    397669    397981    379762    383907    381168    377595    385689    384265    388962    390130    385842    391740 
dram[9]:    374982    372876    405878    399328    390879    390991    385770    385336    377933    379183    387087    380694    384008    381882    388378    384681 
dram[10]:    378330    376097    394065    400439    390422    397468    387183    386999    383330    382234    384402    386524    389846    383611    389815    392392 
dram[11]:    377556    374308    395361    385960    384607    393935    384041    375412    377714    377796    380442    381255    386261    380382    389390    384562 
total dram reads = 74138054
bank skew: 406815/371160 = 1.10
chip skew: 6222613/6128982 = 1.02
number of total write accesses:
dram[0]:     79551     80196     81672     80506     79741     78928     80124     80934     80347     79717     80241     79890     80394     79829     83416     83855 
dram[1]:     82337     82107     83189     82701     79015     78847     81024     79142     80590     80291     80539     80559     83383     81854     83994     85264 
dram[2]:     82581     82806     81838     80293     78555     80723     80367     80839     79090     80904     79778     79320     81914     81587     85024     84959 
dram[3]:     82959     81414     82133     82479     78538     80262     81047     79521     78682     80947     79040     79358     79886     80062     84545     85570 
dram[4]:     82007     82125     81223     82941     78953     80501     78870     78335     79366     79092     80258     81141     81471     80946     83322     83935 
dram[5]:     82940     81244     81972     82512     79266     79397     80029     79074     80359     78989     81475     81191     80588     80738     83996     83808 
dram[6]:     81407     80354     80534     81884     79563     79418     78763     81648     77277     78165     80472     80689     82910     81690     84651     84842 
dram[7]:     79674     80956     82493     81544     78856     79079     80142     79850     79025     80596     80138     79307     81192     82697     84802     85073 
dram[8]:     81631     81336     81915     82402     79373     79954     81339     80540     80763     80312     80989     81169     81727     81535     84501     83339 
dram[9]:     81309     81045     83886     81765     79092     79739     79533     79791     80910     78908     80918     80637     79838     80721     85054     84008 
dram[10]:     81190     81682     80867     79746     81002     81683     80202     80300     80511     80186     80485     79980     80048     78972     83406     84287 
dram[11]:     81646     81477     79868     80236     80131     80603     79882     80277     79626     79560     80357     79676     81406     80074     82886     85168 
total dram writes = 15560352
bank skew: 85570/77277 = 1.11
chip skew: 1304836/1289341 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       919       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114863290 n_act=6751982 n_pre=6751966 n_ref_event=0 n_req=7183458 n_rd=6150239 n_rd_L2_A=0 n_write=0 n_wr_bk=1289341 bw_util=0.2225
n_activity=89162329 dram_eff=0.3338
bk0: 377538a 79447543i bk1: 373902a 79843687i bk2: 389233a 78353903i bk3: 395304a 77648867i bk4: 396113a 77643271i bk5: 394670a 77809745i bk6: 373256a 80256204i bk7: 376325a 79909916i bk8: 382775a 79129916i bk9: 380853a 79213477i bk10: 378678a 79414966i bk11: 376866a 79766113i bk12: 386760a 78565706i bk13: 385229a 78695685i bk14: 394436a 77241578i bk15: 388301a 77912010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060065
Row_Buffer_Locality_read = 0.061486
Row_Buffer_Locality_write = 0.051611
Bank_Level_Parallism = 10.024838
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.222481 
total_CMD = 133756561 
util_bw = 29758320 
Wasted_Col = 56869169 
Wasted_Row = 1739662 
Idle = 45389410 

BW Util Bottlenecks: 
RCDc_limit = 93143154 
RCDWRc_limit = 8686862 
WTRc_limit = 36550530 
RTWc_limit = 26002269 
CCDLc_limit = 5801565 
rwq = 0 
CCDLc_limit_alone = 4060408 
WTRc_limit_alone = 35665920 
RTWc_limit_alone = 25145722 

Commands details: 
total_CMD = 133756561 
n_nop = 114863290 
Read = 6150239 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289341 
n_act = 6751982 
n_pre = 6751966 
n_ref = 0 
n_req = 7183458 
total_req = 7439580 

Dual Bus Interface Util: 
issued_total_row = 13503948 
issued_total_col = 7439580 
Row_Bus_Util =  0.100959 
CoL_Bus_Util = 0.055620 
Either_Row_CoL_Bus_Util = 0.141251 
Issued_on_Two_Bus_Simul_Util = 0.015328 
issued_two_Eff = 0.108518 
queue_avg = 14.464933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4649
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114698592 n_act=6810804 n_pre=6810788 n_ref_event=0 n_req=7269430 n_rd=6222613 n_rd_L2_A=0 n_write=0 n_wr_bk=1304836 bw_util=0.2251
n_activity=89231071 dram_eff=0.3374
bk0: 380039a 77434708i bk1: 380271a 77455099i bk2: 403962a 74964031i bk3: 401998a 75252212i bk4: 398817a 75877370i bk5: 396678a 76172723i bk6: 388614a 77082855i bk7: 383961a 77667642i bk8: 380696a 77920707i bk9: 388320a 77067136i bk10: 382292a 77616803i bk11: 374802a 78486662i bk12: 389156a 76646377i bk13: 385348a 77088752i bk14: 394204a 75765236i bk15: 393455a 75781842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063090
Row_Buffer_Locality_read = 0.064299
Row_Buffer_Locality_write = 0.055900
Bank_Level_Parallism = 10.382590
Bank_Level_Parallism_Col = 2.504748
Bank_Level_Parallism_Ready = 1.227269
write_to_read_ratio_blp_rw_average = 0.190644
GrpLevelPara = 2.125534 

BW Util details:
bwutil = 0.225109 
total_CMD = 133756561 
util_bw = 30109796 
Wasted_Col = 56793290 
Wasted_Row = 1572854 
Idle = 45280621 

BW Util Bottlenecks: 
RCDc_limit = 93538879 
RCDWRc_limit = 8706831 
WTRc_limit = 36919458 
RTWc_limit = 26609623 
CCDLc_limit = 5875894 
rwq = 0 
CCDLc_limit_alone = 4103529 
WTRc_limit_alone = 36025711 
RTWc_limit_alone = 25731005 

Commands details: 
total_CMD = 133756561 
n_nop = 114698592 
Read = 6222613 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304836 
n_act = 6810804 
n_pre = 6810788 
n_ref = 0 
n_req = 7269430 
total_req = 7527449 

Dual Bus Interface Util: 
issued_total_row = 13621592 
issued_total_col = 7527449 
Row_Bus_Util =  0.101839 
CoL_Bus_Util = 0.056277 
Either_Row_CoL_Bus_Util = 0.142482 
Issued_on_Two_Bus_Simul_Util = 0.015633 
issued_two_Eff = 0.109722 
queue_avg = 16.405910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114807886 n_act=6774915 n_pre=6774899 n_ref_event=0 n_req=7203320 n_rd=6160980 n_rd_L2_A=0 n_write=0 n_wr_bk=1300578 bw_util=0.2231
n_activity=89173189 dram_eff=0.3347
bk0: 380882a 78411142i bk1: 374886a 79062311i bk2: 392654a 77568101i bk3: 393964a 77511566i bk4: 393179a 77565420i bk5: 392563a 77614016i bk6: 379273a 79309111i bk7: 385325a 78568741i bk8: 382581a 78880929i bk9: 378610a 79315870i bk10: 371160a 80081542i bk11: 384673a 78653376i bk12: 382308a 78614610i bk13: 387884a 77914701i bk14: 386922a 77718538i bk15: 394116a 76954992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059473
Row_Buffer_Locality_read = 0.061021
Row_Buffer_Locality_write = 0.050322
Bank_Level_Parallism = 10.101699
Bank_Level_Parallism_Col = 2.484015
Bank_Level_Parallism_Ready = 1.222763
write_to_read_ratio_blp_rw_average = 0.189526
GrpLevelPara = 2.109916 

BW Util details:
bwutil = 0.223138 
total_CMD = 133756561 
util_bw = 29846232 
Wasted_Col = 56877845 
Wasted_Row = 1676008 
Idle = 45356476 

BW Util Bottlenecks: 
RCDc_limit = 93253410 
RCDWRc_limit = 8775742 
WTRc_limit = 36843002 
RTWc_limit = 26112663 
CCDLc_limit = 5817825 
rwq = 0 
CCDLc_limit_alone = 4069695 
WTRc_limit_alone = 35950817 
RTWc_limit_alone = 25256718 

Commands details: 
total_CMD = 133756561 
n_nop = 114807886 
Read = 6160980 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300578 
n_act = 6774915 
n_pre = 6774899 
n_ref = 0 
n_req = 7203320 
total_req = 7461558 

Dual Bus Interface Util: 
issued_total_row = 13549814 
issued_total_col = 7461558 
Row_Bus_Util =  0.101302 
CoL_Bus_Util = 0.055785 
Either_Row_CoL_Bus_Util = 0.141665 
Issued_on_Two_Bus_Simul_Util = 0.015421 
issued_two_Eff = 0.108857 
queue_avg = 14.320519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3205
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 52157657 -   mf: uid=482775880, sid4294967295:w4294967295, part=3, addr=0xd663a700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (52157561), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114798007 n_act=6778308 n_pre=6778292 n_ref_event=0 n_req=7212012 n_rd=6172021 n_rd_L2_A=0 n_write=0 n_wr_bk=1296443 bw_util=0.2233
n_activity=89195014 dram_eff=0.3349
bk0: 375692a 78880289i bk1: 375932a 79199857i bk2: 389327a 77823689i bk3: 398322a 76708322i bk4: 395732a 77402552i bk5: 399326a 76919074i bk6: 382414a 78654418i bk7: 381019a 79171319i bk8: 378515a 79419923i bk9: 385468a 78325755i bk10: 380794a 79059781i bk11: 384323a 78637622i bk12: 381126a 78914118i bk13: 383428a 78694985i bk14: 390874a 77348769i bk15: 389729a 77302524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060136
Row_Buffer_Locality_read = 0.061628
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.114514
Bank_Level_Parallism_Col = 2.485858
Bank_Level_Parallism_Ready = 1.223586
write_to_read_ratio_blp_rw_average = 0.189711
GrpLevelPara = 2.110986 

BW Util details:
bwutil = 0.223345 
total_CMD = 133756561 
util_bw = 29873856 
Wasted_Col = 56885862 
Wasted_Row = 1656931 
Idle = 45339912 

BW Util Bottlenecks: 
RCDc_limit = 93339501 
RCDWRc_limit = 8739032 
WTRc_limit = 36718039 
RTWc_limit = 26202316 
CCDLc_limit = 5829756 
rwq = 0 
CCDLc_limit_alone = 4076004 
WTRc_limit_alone = 35829615 
RTWc_limit_alone = 25336988 

Commands details: 
total_CMD = 133756561 
n_nop = 114798007 
Read = 6172021 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296443 
n_act = 6778308 
n_pre = 6778292 
n_ref = 0 
n_req = 7212012 
total_req = 7468464 

Dual Bus Interface Util: 
issued_total_row = 13556600 
issued_total_col = 7468464 
Row_Bus_Util =  0.101353 
CoL_Bus_Util = 0.055836 
Either_Row_CoL_Bus_Util = 0.141739 
Issued_on_Two_Bus_Simul_Util = 0.015450 
issued_two_Eff = 0.109001 
queue_avg = 14.544486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5445
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114804205 n_act=6775716 n_pre=6775700 n_ref_event=0 n_req=7211176 n_rd=6173341 n_rd_L2_A=0 n_write=0 n_wr_bk=1294486 bw_util=0.2233
n_activity=89221355 dram_eff=0.3348
bk0: 377186a 79131641i bk1: 376008a 79177508i bk2: 397764a 77192586i bk3: 400795a 76539403i bk4: 390293a 78017680i bk5: 395034a 77423272i bk6: 379529a 79413911i bk7: 382856a 79088319i bk8: 385237a 78707420i bk9: 382428a 79086555i bk10: 383797a 78928284i bk11: 382080a 78924913i bk12: 381510a 78927404i bk13: 381627a 79037365i bk14: 389536a 77779562i bk15: 387661a 77874556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060387
Row_Buffer_Locality_read = 0.061982
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.080026
Bank_Level_Parallism_Col = 2.485035
Bank_Level_Parallism_Ready = 1.223932
write_to_read_ratio_blp_rw_average = 0.189190
GrpLevelPara = 2.109692 

BW Util details:
bwutil = 0.223326 
total_CMD = 133756561 
util_bw = 29871308 
Wasted_Col = 56904618 
Wasted_Row = 1666222 
Idle = 45314413 

BW Util Bottlenecks: 
RCDc_limit = 93338729 
RCDWRc_limit = 8723890 
WTRc_limit = 36721995 
RTWc_limit = 26138507 
CCDLc_limit = 5833195 
rwq = 0 
CCDLc_limit_alone = 4081521 
WTRc_limit_alone = 35833116 
RTWc_limit_alone = 25275712 

Commands details: 
total_CMD = 133756561 
n_nop = 114804205 
Read = 6173341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294486 
n_act = 6775716 
n_pre = 6775700 
n_ref = 0 
n_req = 7211176 
total_req = 7467827 

Dual Bus Interface Util: 
issued_total_row = 13551416 
issued_total_col = 7467827 
Row_Bus_Util =  0.101314 
CoL_Bus_Util = 0.055831 
Either_Row_CoL_Bus_Util = 0.141693 
Issued_on_Two_Bus_Simul_Util = 0.015453 
issued_two_Eff = 0.109057 
queue_avg = 14.383794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3838
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114764361 n_act=6796222 n_pre=6796206 n_ref_event=0 n_req=7231313 n_rd=6190906 n_rd_L2_A=0 n_write=0 n_wr_bk=1297578 bw_util=0.2239
n_activity=89185256 dram_eff=0.3359
bk0: 376553a 78434652i bk1: 379399a 78291901i bk2: 405165a 75676534i bk3: 394239a 76700917i bk4: 397324a 76652821i bk5: 399173a 76409064i bk6: 384912a 78079024i bk7: 381805a 78571580i bk8: 384229a 78142446i bk9: 384875a 78273572i bk10: 381434a 78357753i bk11: 385550a 77965722i bk12: 378192a 78689043i bk13: 378722a 78626429i bk14: 390754a 76872486i bk15: 388580a 77065531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060168
Row_Buffer_Locality_read = 0.061797
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.224246
Bank_Level_Parallism_Col = 2.489682
Bank_Level_Parallism_Ready = 1.222932
write_to_read_ratio_blp_rw_average = 0.189714
GrpLevelPara = 2.115291 

BW Util details:
bwutil = 0.223944 
total_CMD = 133756561 
util_bw = 29953936 
Wasted_Col = 56861130 
Wasted_Row = 1601633 
Idle = 45339862 

BW Util Bottlenecks: 
RCDc_limit = 93497453 
RCDWRc_limit = 8738485 
WTRc_limit = 36811769 
RTWc_limit = 26263684 
CCDLc_limit = 5834816 
rwq = 0 
CCDLc_limit_alone = 4087039 
WTRc_limit_alone = 35925384 
RTWc_limit_alone = 25402292 

Commands details: 
total_CMD = 133756561 
n_nop = 114764361 
Read = 6190906 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297578 
n_act = 6796222 
n_pre = 6796206 
n_ref = 0 
n_req = 7231313 
total_req = 7488484 

Dual Bus Interface Util: 
issued_total_row = 13592428 
issued_total_col = 7488484 
Row_Bus_Util =  0.101621 
CoL_Bus_Util = 0.055986 
Either_Row_CoL_Bus_Util = 0.141991 
Issued_on_Two_Bus_Simul_Util = 0.015616 
issued_two_Eff = 0.109977 
queue_avg = 14.905025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.905
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114788796 n_act=6781435 n_pre=6781419 n_ref_event=0 n_req=7215696 n_rd=6178220 n_rd_L2_A=0 n_write=0 n_wr_bk=1294267 bw_util=0.2235
n_activity=89241100 dram_eff=0.3349
bk0: 381851a 78440123i bk1: 379602a 78878529i bk2: 395836a 77392040i bk3: 400347a 76712235i bk4: 395102a 77387801i bk5: 393705a 77479003i bk6: 380544a 79144448i bk7: 388067a 78144390i bk8: 379847a 79457934i bk9: 378751a 79523518i bk10: 376802a 79391838i bk11: 380213a 78974752i bk12: 376804a 79127281i bk13: 385454a 78316846i bk14: 391698a 77179731i bk15: 393597a 76923703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060183
Row_Buffer_Locality_read = 0.061630
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109899
Bank_Level_Parallism_Col = 2.486562
Bank_Level_Parallism_Ready = 1.223769
write_to_read_ratio_blp_rw_average = 0.189216
GrpLevelPara = 2.111672 

BW Util details:
bwutil = 0.223465 
total_CMD = 133756561 
util_bw = 29889948 
Wasted_Col = 56905922 
Wasted_Row = 1661561 
Idle = 45299130 

BW Util Bottlenecks: 
RCDc_limit = 93436098 
RCDWRc_limit = 8707705 
WTRc_limit = 36729139 
RTWc_limit = 26178247 
CCDLc_limit = 5826557 
rwq = 0 
CCDLc_limit_alone = 4079656 
WTRc_limit_alone = 35842687 
RTWc_limit_alone = 25317798 

Commands details: 
total_CMD = 133756561 
n_nop = 114788796 
Read = 6178220 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294267 
n_act = 6781435 
n_pre = 6781419 
n_ref = 0 
n_req = 7215696 
total_req = 7472487 

Dual Bus Interface Util: 
issued_total_row = 13562854 
issued_total_col = 7472487 
Row_Bus_Util =  0.101400 
CoL_Bus_Util = 0.055866 
Either_Row_CoL_Bus_Util = 0.141808 
Issued_on_Two_Bus_Simul_Util = 0.015458 
issued_two_Eff = 0.109005 
queue_avg = 14.461244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4612
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114779235 n_act=6785132 n_pre=6785116 n_ref_event=0 n_req=7220783 n_rd=6181830 n_rd_L2_A=0 n_write=0 n_wr_bk=1295424 bw_util=0.2236
n_activity=89243278 dram_eff=0.3351
bk0: 377094a 79044433i bk1: 377299a 78870473i bk2: 401861a 76165981i bk3: 401296a 76355726i bk4: 398211a 76918564i bk5: 396094a 77164310i bk6: 378074a 79153603i bk7: 376904a 79358948i bk8: 379013a 79372596i bk9: 378305a 79081148i bk10: 384688a 78351652i bk11: 384462a 78344761i bk12: 386791a 78014883i bk13: 383931a 78134650i bk14: 387892a 77399815i bk15: 389915a 77259103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060333
Row_Buffer_Locality_read = 0.061888
Row_Buffer_Locality_write = 0.051080
Bank_Level_Parallism = 10.149261
Bank_Level_Parallism_Col = 2.487113
Bank_Level_Parallism_Ready = 1.223090
write_to_read_ratio_blp_rw_average = 0.189615
GrpLevelPara = 2.112992 

BW Util details:
bwutil = 0.223608 
total_CMD = 133756561 
util_bw = 29909016 
Wasted_Col = 56897388 
Wasted_Row = 1651933 
Idle = 45298224 

BW Util Bottlenecks: 
RCDc_limit = 93430065 
RCDWRc_limit = 8728878 
WTRc_limit = 36730348 
RTWc_limit = 26252829 
CCDLc_limit = 5828872 
rwq = 0 
CCDLc_limit_alone = 4078499 
WTRc_limit_alone = 35844640 
RTWc_limit_alone = 25388164 

Commands details: 
total_CMD = 133756561 
n_nop = 114779235 
Read = 6181830 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295424 
n_act = 6785132 
n_pre = 6785116 
n_ref = 0 
n_req = 7220783 
total_req = 7477254 

Dual Bus Interface Util: 
issued_total_row = 13570248 
issued_total_col = 7477254 
Row_Bus_Util =  0.101455 
CoL_Bus_Util = 0.055902 
Either_Row_CoL_Bus_Util = 0.141880 
Issued_on_Two_Bus_Simul_Util = 0.015477 
issued_two_Eff = 0.109087 
queue_avg = 14.685532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6855
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114734120 n_act=6802647 n_pre=6802631 n_ref_event=0 n_req=7250506 n_rd=6205879 n_rd_L2_A=0 n_write=0 n_wr_bk=1302825 bw_util=0.2245
n_activity=89202812 dram_eff=0.3367
bk0: 379782a 77723569i bk1: 375985a 78231885i bk2: 406815a 75146902i bk3: 398587a 75859773i bk4: 397669a 76366059i bk5: 397981a 76230164i bk6: 379762a 78202724i bk7: 383907a 77937216i bk8: 381168a 78082884i bk9: 377595a 78549167i bk10: 385689a 77318353i bk11: 384265a 77432687i bk12: 388962a 77092699i bk13: 390130a 76789972i bk14: 385842a 76984795i bk15: 391740a 76437506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061769
Row_Buffer_Locality_read = 0.063269
Row_Buffer_Locality_write = 0.052859
Bank_Level_Parallism = 10.320062
Bank_Level_Parallism_Col = 2.499037
Bank_Level_Parallism_Ready = 1.225989
write_to_read_ratio_blp_rw_average = 0.190073
GrpLevelPara = 2.122005 

BW Util details:
bwutil = 0.224548 
total_CMD = 133756561 
util_bw = 30034816 
Wasted_Col = 56782188 
Wasted_Row = 1602013 
Idle = 45337544 

BW Util Bottlenecks: 
RCDc_limit = 93451784 
RCDWRc_limit = 8728516 
WTRc_limit = 36936248 
RTWc_limit = 26423660 
CCDLc_limit = 5857355 
rwq = 0 
CCDLc_limit_alone = 4097807 
WTRc_limit_alone = 36045348 
RTWc_limit_alone = 25555012 

Commands details: 
total_CMD = 133756561 
n_nop = 114734120 
Read = 6205879 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302825 
n_act = 6802647 
n_pre = 6802631 
n_ref = 0 
n_req = 7250506 
total_req = 7508704 

Dual Bus Interface Util: 
issued_total_row = 13605278 
issued_total_col = 7508704 
Row_Bus_Util =  0.101717 
CoL_Bus_Util = 0.056137 
Either_Row_CoL_Bus_Util = 0.142217 
Issued_on_Two_Bus_Simul_Util = 0.015637 
issued_two_Eff = 0.109951 
queue_avg = 15.504667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5047
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114812253 n_act=6775165 n_pre=6775149 n_ref_event=0 n_req=7210267 n_rd=6169886 n_rd_L2_A=0 n_write=0 n_wr_bk=1297154 bw_util=0.2233
n_activity=89178604 dram_eff=0.3349
bk0: 374982a 79054487i bk1: 372876a 79346106i bk2: 405878a 75598430i bk3: 399328a 76458999i bk4: 390879a 77743805i bk5: 390991a 77688857i bk6: 385770a 78445150i bk7: 385336a 78500211i bk8: 377933a 79027509i bk9: 379183a 79069162i bk10: 387087a 78006464i bk11: 380694a 78720893i bk12: 384008a 78533548i bk13: 381882a 78605099i bk14: 388378a 77321569i bk15: 384681a 77838213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060345
Row_Buffer_Locality_read = 0.061964
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.146063
Bank_Level_Parallism_Col = 2.484741
Bank_Level_Parallism_Ready = 1.222892
write_to_read_ratio_blp_rw_average = 0.189662
GrpLevelPara = 2.111601 

BW Util details:
bwutil = 0.223302 
total_CMD = 133756561 
util_bw = 29868160 
Wasted_Col = 56848240 
Wasted_Row = 1674507 
Idle = 45365654 

BW Util Bottlenecks: 
RCDc_limit = 93248705 
RCDWRc_limit = 8753066 
WTRc_limit = 36716523 
RTWc_limit = 26148524 
CCDLc_limit = 5820701 
rwq = 0 
CCDLc_limit_alone = 4073689 
WTRc_limit_alone = 35828788 
RTWc_limit_alone = 25289247 

Commands details: 
total_CMD = 133756561 
n_nop = 114812253 
Read = 6169886 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297154 
n_act = 6775165 
n_pre = 6775149 
n_ref = 0 
n_req = 7210267 
total_req = 7467040 

Dual Bus Interface Util: 
issued_total_row = 13550314 
issued_total_col = 7467040 
Row_Bus_Util =  0.101306 
CoL_Bus_Util = 0.055826 
Either_Row_CoL_Bus_Util = 0.141633 
Issued_on_Two_Bus_Simul_Util = 0.015499 
issued_two_Eff = 0.109428 
queue_avg = 14.828886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8289
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114740425 n_act=6796121 n_pre=6796105 n_ref_event=0 n_req=7240437 n_rd=6203157 n_rd_L2_A=0 n_write=0 n_wr_bk=1294547 bw_util=0.2242
n_activity=89368188 dram_eff=0.3356
bk0: 378330a 78749474i bk1: 376097a 79041489i bk2: 394065a 77319327i bk3: 400439a 76809941i bk4: 390422a 77641811i bk5: 397468a 76834892i bk6: 387183a 78141611i bk7: 386999a 78143058i bk8: 383330a 78582394i bk9: 382234a 78719677i bk10: 384402a 78433675i bk11: 386524a 78302034i bk12: 389846a 77813846i bk13: 383611a 78643011i bk14: 389815a 77458394i bk15: 392392a 77058882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061366
Row_Buffer_Locality_read = 0.062692
Row_Buffer_Locality_write = 0.053438
Bank_Level_Parallism = 10.147711
Bank_Level_Parallism_Col = 2.490167
Bank_Level_Parallism_Ready = 1.224914
write_to_read_ratio_blp_rw_average = 0.188898
GrpLevelPara = 2.113927 

BW Util details:
bwutil = 0.224219 
total_CMD = 133756561 
util_bw = 29990816 
Wasted_Col = 56978361 
Wasted_Row = 1632183 
Idle = 45155201 

BW Util Bottlenecks: 
RCDc_limit = 93655257 
RCDWRc_limit = 8663680 
WTRc_limit = 36743308 
RTWc_limit = 26280296 
CCDLc_limit = 5851373 
rwq = 0 
CCDLc_limit_alone = 4091592 
WTRc_limit_alone = 35852254 
RTWc_limit_alone = 25411569 

Commands details: 
total_CMD = 133756561 
n_nop = 114740425 
Read = 6203157 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294547 
n_act = 6796121 
n_pre = 6796105 
n_ref = 0 
n_req = 7240437 
total_req = 7497704 

Dual Bus Interface Util: 
issued_total_row = 13592226 
issued_total_col = 7497704 
Row_Bus_Util =  0.101619 
CoL_Bus_Util = 0.056055 
Either_Row_CoL_Bus_Util = 0.142170 
Issued_on_Two_Bus_Simul_Util = 0.015504 
issued_two_Eff = 0.109054 
queue_avg = 15.055162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0552
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133756561 n_nop=114877123 n_act=6743444 n_pre=6743428 n_ref_event=0 n_req=7164043 n_rd=6128982 n_rd_L2_A=0 n_write=0 n_wr_bk=1292873 bw_util=0.222
n_activity=89163111 dram_eff=0.333
bk0: 377556a 79790280i bk1: 374308a 80139335i bk2: 395361a 78360067i bk3: 385960a 79149175i bk4: 384607a 79336710i bk5: 393935a 78316766i bk6: 384041a 79507567i bk7: 375412a 80470788i bk8: 377714a 80172962i bk9: 377796a 80223228i bk10: 380442a 79831461i bk11: 381255a 79649573i bk12: 386261a 78938508i bk13: 380382a 79826687i bk14: 389390a 78564364i bk15: 384562a 78646612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058710
Row_Buffer_Locality_read = 0.060124
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.909510
Bank_Level_Parallism_Col = 2.472775
Bank_Level_Parallism_Ready = 1.222250
write_to_read_ratio_blp_rw_average = 0.188668
GrpLevelPara = 2.101333 

BW Util details:
bwutil = 0.221951 
total_CMD = 133756561 
util_bw = 29687420 
Wasted_Col = 56928362 
Wasted_Row = 1756159 
Idle = 45384620 

BW Util Bottlenecks: 
RCDc_limit = 93087251 
RCDWRc_limit = 8727907 
WTRc_limit = 36596348 
RTWc_limit = 25873885 
CCDLc_limit = 5772801 
rwq = 0 
CCDLc_limit_alone = 4040318 
WTRc_limit_alone = 35710691 
RTWc_limit_alone = 25027059 

Commands details: 
total_CMD = 133756561 
n_nop = 114877123 
Read = 6128982 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292873 
n_act = 6743444 
n_pre = 6743428 
n_ref = 0 
n_req = 7164043 
total_req = 7421855 

Dual Bus Interface Util: 
issued_total_row = 13486872 
issued_total_col = 7421855 
Row_Bus_Util =  0.100831 
CoL_Bus_Util = 0.055488 
Either_Row_CoL_Bus_Util = 0.141148 
Issued_on_Two_Bus_Simul_Util = 0.015172 
issued_two_Eff = 0.107487 
queue_avg = 13.667393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6286997, Miss = 3149865, Miss_rate = 0.501, Pending_hits = 18339, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6251987, Miss = 3142522, Miss_rate = 0.503, Pending_hits = 18184, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6328467, Miss = 3188852, Miss_rate = 0.504, Pending_hits = 19837, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284005, Miss = 3175905, Miss_rate = 0.505, Pending_hits = 19300, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6276801, Miss = 3140031, Miss_rate = 0.500, Pending_hits = 17817, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6266493, Miss = 3163093, Miss_rate = 0.505, Pending_hits = 17727, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6259490, Miss = 3145547, Miss_rate = 0.503, Pending_hits = 17986, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6339715, Miss = 3168619, Miss_rate = 0.500, Pending_hits = 18356, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6288964, Miss = 3155924, Miss_rate = 0.502, Pending_hits = 18599, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6354677, Miss = 3159559, Miss_rate = 0.497, Pending_hits = 18167, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6292275, Miss = 3169628, Miss_rate = 0.504, Pending_hits = 18230, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270205, Miss = 3163408, Miss_rate = 0.505, Pending_hits = 18275, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6268711, Miss = 3149547, Miss_rate = 0.502, Pending_hits = 18519, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6319898, Miss = 3170796, Miss_rate = 0.502, Pending_hits = 18194, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6326459, Miss = 3164711, Miss_rate = 0.500, Pending_hits = 18118, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6338293, Miss = 3159290, Miss_rate = 0.498, Pending_hits = 18094, Reservation_fails = 8445
L2_cache_bank[16]: Access = 8355176, Miss = 3176771, Miss_rate = 0.380, Pending_hits = 18361, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6315818, Miss = 3171269, Miss_rate = 0.502, Pending_hits = 18546, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6330363, Miss = 3166005, Miss_rate = 0.500, Pending_hits = 18813, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6212785, Miss = 3146059, Miss_rate = 0.506, Pending_hits = 18382, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8658332, Miss = 3168484, Miss_rate = 0.366, Pending_hits = 18801, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6316405, Miss = 3176846, Miss_rate = 0.503, Pending_hits = 19017, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6219968, Miss = 3146452, Miss_rate = 0.506, Pending_hits = 17847, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6222262, Miss = 3124690, Miss_rate = 0.502, Pending_hits = 17252, Reservation_fails = 6934
L2_total_cache_accesses = 155384546
L2_total_cache_misses = 75843873
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 440761
L2_total_cache_reservation_fails = 208998
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76157806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 440761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55604826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 208998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18533228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 440761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150736621
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4647925
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 188815
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155384546
icnt_total_pkts_simt_to_mem=155384546
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155384546
Req_Network_cycles = 52157624
Req_Network_injected_packets_per_cycle =       2.9791 
Req_Network_conflicts_per_cycle =       1.3168
Req_Network_conflicts_per_cycle_util =       1.9876
Req_Bank_Level_Parallism =       4.4965
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4294
Req_Network_out_buffer_full_per_cycle =       0.0343
Req_Network_out_buffer_avg_util =       3.0544

Reply_Network_injected_packets_num = 155384546
Reply_Network_cycles = 52157624
Reply_Network_injected_packets_per_cycle =        2.9791
Reply_Network_conflicts_per_cycle =        1.4796
Reply_Network_conflicts_per_cycle_util =       2.2328
Reply_Bank_Level_Parallism =       4.4956
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1405
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0993
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 53 min, 15 sec (237195 sec)
gpgpu_simulation_rate = 4812 (inst/sec)
gpgpu_simulation_rate = 219 (cycle/sec)
gpgpu_silicon_slowdown = 6232876x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 22: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 47152
gpu_sim_insn = 354592
gpu_ipc =       7.5202
gpu_tot_sim_cycle = 52204776
gpu_tot_sim_insn = 1141811449
gpu_tot_ipc =      21.8718
gpu_tot_issued_cta = 53319
gpu_occupancy = 14.7150% 
gpu_tot_occupancy = 60.1258% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3605
partiton_level_parallism_total  =       2.9768
partiton_level_parallism_util =       1.8968
partiton_level_parallism_util_total  =       4.6141
L2_BW  =      15.7454 GB/Sec
L2_BW_total  =     130.0253 GB/Sec
gpu_total_sim_rate=4812

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918342, Miss = 4465574, Miss_rate = 0.564, Pending_hits = 127197, Reservation_fails = 2215157
	L1D_cache_core[14]: Access = 7856551, Miss = 4364393, Miss_rate = 0.556, Pending_hits = 123797, Reservation_fails = 2126324
	L1D_cache_core[15]: Access = 7637004, Miss = 4255793, Miss_rate = 0.557, Pending_hits = 123224, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7372133, Miss = 4037197, Miss_rate = 0.548, Pending_hits = 121548, Reservation_fails = 2068700
	L1D_cache_core[17]: Access = 7827833, Miss = 4407176, Miss_rate = 0.563, Pending_hits = 124657, Reservation_fails = 2090747
	L1D_cache_core[18]: Access = 7764811, Miss = 4353200, Miss_rate = 0.561, Pending_hits = 124125, Reservation_fails = 2162529
	L1D_cache_core[19]: Access = 7822030, Miss = 4404468, Miss_rate = 0.563, Pending_hits = 124421, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8078794, Miss = 4575947, Miss_rate = 0.566, Pending_hits = 127247, Reservation_fails = 2184617
	L1D_cache_core[21]: Access = 7983691, Miss = 4488874, Miss_rate = 0.562, Pending_hits = 126901, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863194, Miss = 4423746, Miss_rate = 0.563, Pending_hits = 126252, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839837, Miss = 4403672, Miss_rate = 0.562, Pending_hits = 122433, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705731, Miss = 4284780, Miss_rate = 0.556, Pending_hits = 121129, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759866, Miss = 4350033, Miss_rate = 0.561, Pending_hits = 122429, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235119296
	L1D_total_cache_misses = 131722438
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3728576
	L1D_total_cache_reservation_fails = 64768216
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99274680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3728576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118974094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64325942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8493452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3728599
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230470802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648494

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361018
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171725
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53319, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7099799712
gpgpu_n_tot_w_icount = 221868741
gpgpu_n_stall_shd_mem = 95890079
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150753049
gpgpu_n_mem_write_global = 4648494
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271579040
gpgpu_n_store_insn = 13647160
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71307782
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79668337
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16221742
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16879371	W0_Idle:238174552	W0_Scoreboard:-466322504	W1:109061314	W2:31145296	W3:14916830	W4:9110434	W5:6351295	W6:4783406	W7:3820110	W8:3162374	W9:2690485	W10:2316576	W11:2051347	W12:1870629	W13:1710889	W14:1584344	W15:1445514	W16:1322793	W17:1223964	W18:1142598	W19:1078264	W20:1056423	W21:1064583	W22:1091527	W23:1077003	W24:1037119	W25:941763	W26:826638	W27:710590	W28:630025	W29:554703	W30:506322	W31:420214	W32:11163369
single_issue_nums: WS0:55698069	WS1:55314878	WS2:55536348	WS3:55319446	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019740184 {8:127467523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185939760 {40:4648494,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931421040 {40:23285526,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803733624 {40:127467523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37187952 {8:4648494,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931421040 {40:23285526,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28813056 	734766 	1521326 	3297442 	6603801 	9374563 	11788296 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71083973 	54056779 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19521365 	1637432 	162028 	67792 	119393463 	4234120 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127560822 	20016856 	5889589 	1506610 	356823 	68028 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9094 	39170 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060735  1.060133  1.066386  1.068765  1.067594  1.065985  1.062351  1.063081  1.063177  1.061478  1.063953  1.062360  1.064783  1.064656  1.064493  1.062363 
dram[1]:  1.062607  1.064009  1.072209  1.071085  1.072121  1.069607  1.068722  1.066402  1.064742  1.066765  1.068865  1.064129  1.067987  1.066082  1.066872  1.064926 
dram[2]:  1.061778  1.059249  1.065967  1.066792  1.063910  1.065803  1.064105  1.063063  1.061500  1.061841  1.061017  1.064173  1.062356  1.063825  1.062240  1.064201 
dram[3]:  1.058975  1.060114  1.065138  1.067419  1.066149  1.069099  1.062475  1.063822  1.063262  1.062412  1.064629  1.065205  1.063312  1.064293  1.063684  1.063669 
dram[4]:  1.062910  1.060404  1.067940  1.067177  1.065243  1.067541  1.063758  1.063127  1.062326  1.060823  1.067426  1.066471  1.063013  1.063701  1.064350  1.062128 
dram[5]:  1.058815  1.062537  1.070168  1.067844  1.066429  1.068550  1.062565  1.063235  1.061524  1.063138  1.064425  1.066113  1.060479  1.061232  1.063799  1.063138 
dram[6]:  1.062019  1.061244  1.066922  1.068421  1.066741  1.063941  1.062988  1.065454  1.062049  1.062089  1.062425  1.064683  1.063027  1.065009  1.062942  1.064576 
dram[7]:  1.060632  1.060292  1.067670  1.068396  1.067137  1.066537  1.062330  1.061436  1.062686  1.061099  1.065193  1.064652  1.066286  1.064972  1.064066  1.063623 
dram[8]:  1.060797  1.060685  1.072212  1.070344  1.069652  1.070626  1.062945  1.064298  1.063245  1.063150  1.066249  1.067509  1.067576  1.066553  1.062760  1.064324 
dram[9]:  1.060140  1.059159  1.069735  1.068176  1.065070  1.064986  1.064972  1.065038  1.060675  1.060899  1.067419  1.065078  1.065264  1.064563  1.063703  1.062306 
dram[10]:  1.060518  1.059628  1.067234  1.068365  1.068865  1.068832  1.068492  1.064952  1.065565  1.061991  1.066342  1.067566  1.066966  1.063593  1.063666  1.063477 
dram[11]:  1.059303  1.058753  1.065323  1.062003  1.063183  1.065280  1.062958  1.060780  1.061692  1.060947  1.065091  1.062950  1.063732  1.061624  1.063527  1.060909 
average row locality = 86618741/81376349 = 1.064422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377563    373922    389287    395342    396141    394707    373287    376359    382819    380899    378702    376890    386788    385251    394464    388337 
dram[1]:    380062    380297    403999    402038    398834    396700    388647    383990    380744    388373    382316    374839    389169    385369    394230    393481 
dram[2]:    380910    374917    392693    393996    393204    392589    379298    385366    382643    378670    371185    384707    382333    387898    386956    394150 
dram[3]:    375720    375962    389367    398362    395753    399352    382455    381070    378584    385528    380819    384357    381141    383452    390907    389744 
dram[4]:    377213    376043    397807    400834    390322    395054    379571    382887    385287    382486    383815    382110    381542    381656    389553    387676 
dram[5]:    376588    379432    405198    394270    397343    399188    384942    381839    384288    384928    381462    385579    378219    378742    390779    388608 
dram[6]:    381891    379641    395876    400381    395127    393730    380579    388093    379902    378807    376821    380241    376823    385477    391716    393622 
dram[7]:    377131    377340    401902    401348    398235    396112    378104    376940    379078    378350    384711    384494    386820    383948    387912    389940 
dram[8]:    379815    376004    406847    398625    397694    398003    379795    383941    381220    377652    385714    384288    388980    390149    385860    391756 
dram[9]:    375005    372912    405909    399372    390897    391016    385805    385363    377987    379241    387106    380718    384026    381897    388398    384709 
dram[10]:    378357    376126    394120    400485    390438    397493    387218    387033    383385    382291    384432    386545    389868    383641    389850    392421 
dram[11]:    377584    374333    395409    386016    384628    393965    384087    375450    377767    377859    380467    381274    386283    380412    389424    384592 
total dram reads = 74144244
bank skew: 406847/371185 = 1.10
chip skew: 6223088/6129550 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79741     78928     80124     80934     80348     79717     80241     79891     80394     79830     83416     83856 
dram[1]:     82338     82113     83189     82707     79015     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82811     81840     80294     78555     80723     80367     80839     79090     80904     79778     79320     81915     81588     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81223     82946     78953     80501     78871     78335     79366     79092     80258     81141     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83997     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81544     78858     79082     80142     79850     79028     80596     80138     79307     81192     82697     84802     85077 
dram[8]:     81635     81337     81915     82403     79373     79955     81340     80541     80763     80312     80991     81171     81727     81535     84502     83339 
dram[9]:     81313     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81190     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79868     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82887     85173 
total dram writes = 15560543
bank skew: 85570/77277 = 1.11
chip skew: 1304861/1289353 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114982985 n_act=6752366 n_pre=6752350 n_ref_event=0 n_req=7183983 n_rd=6150758 n_rd_L2_A=0 n_write=0 n_wr_bk=1289353 bw_util=0.2223
n_activity=89180105 dram_eff=0.3337
bk0: 377563a 79566718i bk1: 373922a 79963129i bk2: 389287a 78471486i bk3: 395342a 77767693i bk4: 396141a 77762235i bk5: 394707a 77928679i bk6: 373287a 80375190i bk7: 376359a 80028878i bk8: 382819a 79249094i bk9: 380899a 79332486i bk10: 378702a 79534165i bk11: 376890a 79885143i bk12: 386788a 78684701i bk13: 385251a 78815190i bk14: 394464a 77360701i bk15: 388337a 78030271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060080
Row_Buffer_Locality_read = 0.061503
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023959
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223366
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.222296 
total_CMD = 133877479 
util_bw = 29760444 
Wasted_Col = 56874813 
Wasted_Row = 1743341 
Idle = 45498881 

BW Util Bottlenecks: 
RCDc_limit = 93150126 
RCDWRc_limit = 8686915 
WTRc_limit = 36550670 
RTWc_limit = 26002548 
CCDLc_limit = 5801861 
rwq = 0 
CCDLc_limit_alone = 4060687 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25145986 

Commands details: 
total_CMD = 133877479 
n_nop = 114982985 
Read = 6150758 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289353 
n_act = 6752366 
n_pre = 6752350 
n_ref = 0 
n_req = 7183983 
total_req = 7440111 

Dual Bus Interface Util: 
issued_total_row = 13504716 
issued_total_col = 7440111 
Row_Bus_Util =  0.100874 
CoL_Bus_Util = 0.055574 
Either_Row_CoL_Bus_Util = 0.141133 
Issued_on_Two_Bus_Simul_Util = 0.015315 
issued_two_Eff = 0.108515 
queue_avg = 14.452168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114818364 n_act=6811165 n_pre=6811149 n_ref_event=0 n_req=7269921 n_rd=6223088 n_rd_L2_A=0 n_write=0 n_wr_bk=1304861 bw_util=0.2249
n_activity=89246922 dram_eff=0.3374
bk0: 380062a 77553825i bk1: 380297a 77573700i bk2: 403999a 75082507i bk3: 402038a 75370408i bk4: 398834a 75997186i bk5: 396700a 76292541i bk6: 388647a 77201931i bk7: 383990a 77786823i bk8: 380744a 78039167i bk9: 388373a 77185730i bk10: 382316a 77736230i bk11: 374839a 78605164i bk12: 389169a 76766369i bk13: 385369a 77208211i bk14: 394230a 75884556i bk15: 393481a 75900649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063103
Row_Buffer_Locality_read = 0.064315
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381789
Bank_Level_Parallism_Col = 2.504690
Bank_Level_Parallism_Ready = 1.227260
write_to_read_ratio_blp_rw_average = 0.190637
GrpLevelPara = 2.125489 

BW Util details:
bwutil = 0.224921 
total_CMD = 133877479 
util_bw = 30111796 
Wasted_Col = 56798350 
Wasted_Row = 1575986 
Idle = 45391347 

BW Util Bottlenecks: 
RCDc_limit = 93545167 
RCDWRc_limit = 8706984 
WTRc_limit = 36919948 
RTWc_limit = 26610413 
CCDLc_limit = 5876204 
rwq = 0 
CCDLc_limit_alone = 4103758 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731730 

Commands details: 
total_CMD = 133877479 
n_nop = 114818364 
Read = 6223088 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304861 
n_act = 6811165 
n_pre = 6811149 
n_ref = 0 
n_req = 7269921 
total_req = 7527949 

Dual Bus Interface Util: 
issued_total_row = 13622314 
issued_total_col = 7527949 
Row_Bus_Util =  0.101752 
CoL_Bus_Util = 0.056230 
Either_Row_CoL_Bus_Util = 0.142362 
Issued_on_Two_Bus_Simul_Util = 0.015620 
issued_two_Eff = 0.109719 
queue_avg = 16.391361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3914
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114927581 n_act=6775275 n_pre=6775259 n_ref_event=0 n_req=7203864 n_rd=6161515 n_rd_L2_A=0 n_write=0 n_wr_bk=1300593 bw_util=0.223
n_activity=89189544 dram_eff=0.3347
bk0: 380910a 78530440i bk1: 374917a 79180911i bk2: 392693a 77685885i bk3: 393996a 77630817i bk4: 393204a 77684580i bk5: 392589a 77733037i bk6: 379298a 79429153i bk7: 385366a 78687815i bk8: 382643a 78999311i bk9: 378670a 79434629i bk10: 371185a 80201173i bk11: 384707a 78772472i bk12: 382333a 78733570i bk13: 387898a 78035118i bk14: 386956a 77837462i bk15: 394150a 77073940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059494
Row_Buffer_Locality_read = 0.061046
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100904
Bank_Level_Parallism_Col = 2.483955
Bank_Level_Parallism_Ready = 1.222753
write_to_read_ratio_blp_rw_average = 0.189516
GrpLevelPara = 2.109872 

BW Util details:
bwutil = 0.222953 
total_CMD = 133877479 
util_bw = 29848432 
Wasted_Col = 56882870 
Wasted_Row = 1679193 
Idle = 45466984 

BW Util Bottlenecks: 
RCDc_limit = 93259605 
RCDWRc_limit = 8775812 
WTRc_limit = 36843299 
RTWc_limit = 26113342 
CCDLc_limit = 5818154 
rwq = 0 
CCDLc_limit_alone = 4069972 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257365 

Commands details: 
total_CMD = 133877479 
n_nop = 114927581 
Read = 6161515 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300593 
n_act = 6775275 
n_pre = 6775259 
n_ref = 0 
n_req = 7203864 
total_req = 7462108 

Dual Bus Interface Util: 
issued_total_row = 13550534 
issued_total_col = 7462108 
Row_Bus_Util =  0.101216 
CoL_Bus_Util = 0.055738 
Either_Row_CoL_Bus_Util = 0.141547 
Issued_on_Two_Bus_Simul_Util = 0.015408 
issued_two_Eff = 0.108853 
queue_avg = 14.307815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114917622 n_act=6778717 n_pre=6778701 n_ref_event=0 n_req=7212573 n_rd=6172573 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2232
n_activity=89214174 dram_eff=0.3349
bk0: 375720a 78999276i bk1: 375962a 79318757i bk2: 389367a 77942082i bk3: 398362a 76826879i bk4: 395753a 77522193i bk5: 399352a 77037972i bk6: 382455a 78772760i bk7: 381070a 79289178i bk8: 378584a 79537257i bk9: 385528a 78444027i bk10: 380819a 79179025i bk11: 384357a 78756387i bk12: 381141a 79033755i bk13: 383452a 78814357i bk14: 390907a 77467305i bk15: 389744a 77422922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060153
Row_Buffer_Locality_read = 0.061648
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113538
Bank_Level_Parallism_Col = 2.485770
Bank_Level_Parallism_Ready = 1.223572
write_to_read_ratio_blp_rw_average = 0.189697
GrpLevelPara = 2.110923 

BW Util details:
bwutil = 0.223160 
total_CMD = 133877479 
util_bw = 29876112 
Wasted_Col = 56891850 
Wasted_Row = 1661125 
Idle = 45448392 

BW Util Bottlenecks: 
RCDc_limit = 93346804 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830056 
rwq = 0 
CCDLc_limit_alone = 4076288 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 133877479 
n_nop = 114917622 
Read = 6172573 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778717 
n_pre = 6778701 
n_ref = 0 
n_req = 7212573 
total_req = 7469028 

Dual Bus Interface Util: 
issued_total_row = 13557418 
issued_total_col = 7469028 
Row_Bus_Util =  0.101267 
CoL_Bus_Util = 0.055790 
Either_Row_CoL_Bus_Util = 0.141621 
Issued_on_Two_Bus_Simul_Util = 0.015436 
issued_two_Eff = 0.108998 
queue_avg = 14.531689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5317
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114924004 n_act=6776062 n_pre=6776046 n_ref_event=0 n_req=7211697 n_rd=6173856 n_rd_L2_A=0 n_write=0 n_wr_bk=1294498 bw_util=0.2231
n_activity=89237338 dram_eff=0.3348
bk0: 377213a 79250971i bk1: 376043a 79296373i bk2: 397807a 77311488i bk3: 400834a 76657628i bk4: 390322a 78136610i bk5: 395054a 77542559i bk6: 379571a 79532092i bk7: 382887a 79207289i bk8: 385287a 78826580i bk9: 382486a 79205333i bk10: 383815a 79047849i bk11: 382110a 79044473i bk12: 381542a 79046068i bk13: 381656a 79156557i bk14: 389553a 77899339i bk15: 387676a 77994565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060407
Row_Buffer_Locality_read = 0.062005
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.079275
Bank_Level_Parallism_Col = 2.484970
Bank_Level_Parallism_Ready = 1.223925
write_to_read_ratio_blp_rw_average = 0.189178
GrpLevelPara = 2.109641 

BW Util details:
bwutil = 0.223140 
total_CMD = 133877479 
util_bw = 29873416 
Wasted_Col = 56909501 
Wasted_Row = 1669273 
Idle = 45425289 

BW Util Bottlenecks: 
RCDc_limit = 93344723 
RCDWRc_limit = 8723946 
WTRc_limit = 36722240 
RTWc_limit = 26138666 
CCDLc_limit = 5833562 
rwq = 0 
CCDLc_limit_alone = 4081866 
WTRc_limit_alone = 35833351 
RTWc_limit_alone = 25275859 

Commands details: 
total_CMD = 133877479 
n_nop = 114924004 
Read = 6173856 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294498 
n_act = 6776062 
n_pre = 6776046 
n_ref = 0 
n_req = 7211697 
total_req = 7468354 

Dual Bus Interface Util: 
issued_total_row = 13552108 
issued_total_col = 7468354 
Row_Bus_Util =  0.101228 
CoL_Bus_Util = 0.055785 
Either_Row_CoL_Bus_Util = 0.141573 
Issued_on_Two_Bus_Simul_Util = 0.015439 
issued_two_Eff = 0.109056 
queue_avg = 14.371152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3712
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114884131 n_act=6796584 n_pre=6796568 n_ref_event=0 n_req=7231822 n_rd=6191405 n_rd_L2_A=0 n_write=0 n_wr_bk=1297598 bw_util=0.2238
n_activity=89200746 dram_eff=0.3358
bk0: 376588a 78552938i bk1: 379432a 78410523i bk2: 405198a 75795014i bk3: 394270a 76819431i bk4: 397343a 76772061i bk5: 399188a 76528661i bk6: 384942a 78197755i bk7: 381839a 78689698i bk8: 384288a 78261046i bk9: 384928a 78392338i bk10: 381462a 78476504i bk11: 385579a 78084595i bk12: 378219a 78808140i bk13: 378742a 78745790i bk14: 390779a 76991201i bk15: 388608a 77184521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060184
Row_Buffer_Locality_read = 0.061816
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223526
Bank_Level_Parallism_Col = 2.489624
Bank_Level_Parallism_Ready = 1.222924
write_to_read_ratio_blp_rw_average = 0.189706
GrpLevelPara = 2.115246 

BW Util details:
bwutil = 0.223757 
total_CMD = 133877479 
util_bw = 29956012 
Wasted_Col = 56866055 
Wasted_Row = 1604661 
Idle = 45450751 

BW Util Bottlenecks: 
RCDc_limit = 93503695 
RCDWRc_limit = 8738583 
WTRc_limit = 36812013 
RTWc_limit = 26264269 
CCDLc_limit = 5835183 
rwq = 0 
CCDLc_limit_alone = 4087360 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402833 

Commands details: 
total_CMD = 133877479 
n_nop = 114884131 
Read = 6191405 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297598 
n_act = 6796584 
n_pre = 6796568 
n_ref = 0 
n_req = 7231822 
total_req = 7489003 

Dual Bus Interface Util: 
issued_total_row = 13593152 
issued_total_col = 7489003 
Row_Bus_Util =  0.101534 
CoL_Bus_Util = 0.055939 
Either_Row_CoL_Bus_Util = 0.141871 
Issued_on_Two_Bus_Simul_Util = 0.015602 
issued_two_Eff = 0.109976 
queue_avg = 14.891918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8919
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114908575 n_act=6781791 n_pre=6781775 n_ref_event=0 n_req=7216212 n_rd=6178727 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2233
n_activity=89256403 dram_eff=0.3349
bk0: 381891a 78557556i bk1: 379641a 78997627i bk2: 395876a 77509212i bk3: 400381a 76830786i bk4: 395127a 77506946i bk5: 393730a 77598148i bk6: 380579a 79262804i bk7: 388093a 78264176i bk8: 379902a 79576535i bk9: 378807a 79642304i bk10: 376821a 79511009i bk11: 380241a 79093888i bk12: 376823a 79246764i bk13: 385477a 78435989i bk14: 391716a 77299104i bk15: 393622a 77042805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060201
Row_Buffer_Locality_read = 0.061650
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109193
Bank_Level_Parallism_Col = 2.486516
Bank_Level_Parallism_Ready = 1.223765
write_to_read_ratio_blp_rw_average = 0.189210
GrpLevelPara = 2.111631 

BW Util details:
bwutil = 0.223279 
total_CMD = 133877479 
util_bw = 29892060 
Wasted_Col = 56910754 
Wasted_Row = 1664568 
Idle = 45410097 

BW Util Bottlenecks: 
RCDc_limit = 93442105 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5826996 
rwq = 0 
CCDLc_limit_alone = 4080020 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 133877479 
n_nop = 114908575 
Read = 6178727 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781791 
n_pre = 6781775 
n_ref = 0 
n_req = 7216212 
total_req = 7473015 

Dual Bus Interface Util: 
issued_total_row = 13563566 
issued_total_col = 7473015 
Row_Bus_Util =  0.101313 
CoL_Bus_Util = 0.055820 
Either_Row_CoL_Bus_Util = 0.141689 
Issued_on_Two_Bus_Simul_Util = 0.015445 
issued_two_Eff = 0.109004 
queue_avg = 14.448707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4487
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114898903 n_act=6785524 n_pre=6785508 n_ref_event=0 n_req=7221328 n_rd=6182365 n_rd_L2_A=0 n_write=0 n_wr_bk=1295444 bw_util=0.2234
n_activity=89260390 dram_eff=0.3351
bk0: 377131a 79162976i bk1: 377340a 78988661i bk2: 401902a 76284186i bk3: 401348a 76473702i bk4: 398235a 77037232i bk5: 396112a 77283970i bk6: 378104a 79272863i bk7: 376940a 79477662i bk8: 379078a 79491054i bk9: 378350a 79200000i bk10: 384711a 78470716i bk11: 384494a 78463464i bk12: 386820a 78133847i bk13: 383948a 78254147i bk14: 387912a 77518934i bk15: 389940a 77377897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060350
Row_Buffer_Locality_read = 0.061907
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148450
Bank_Level_Parallism_Col = 2.487052
Bank_Level_Parallism_Ready = 1.223079
write_to_read_ratio_blp_rw_average = 0.189605
GrpLevelPara = 2.112946 

BW Util details:
bwutil = 0.223422 
total_CMD = 133877479 
util_bw = 29911236 
Wasted_Col = 56902801 
Wasted_Row = 1655247 
Idle = 45408195 

BW Util Bottlenecks: 
RCDc_limit = 93436968 
RCDWRc_limit = 8728953 
WTRc_limit = 36730579 
RTWc_limit = 26253548 
CCDLc_limit = 5829260 
rwq = 0 
CCDLc_limit_alone = 4078827 
WTRc_limit_alone = 35844863 
RTWc_limit_alone = 25388831 

Commands details: 
total_CMD = 133877479 
n_nop = 114898903 
Read = 6182365 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295444 
n_act = 6785524 
n_pre = 6785508 
n_ref = 0 
n_req = 7221328 
total_req = 7477809 

Dual Bus Interface Util: 
issued_total_row = 13571032 
issued_total_col = 7477809 
Row_Bus_Util =  0.101369 
CoL_Bus_Util = 0.055856 
Either_Row_CoL_Bus_Util = 0.141761 
Issued_on_Two_Bus_Simul_Util = 0.015464 
issued_two_Eff = 0.109084 
queue_avg = 14.672752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6728
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114853946 n_act=6802983 n_pre=6802967 n_ref_event=0 n_req=7250981 n_rd=6206343 n_rd_L2_A=0 n_write=0 n_wr_bk=1302839 bw_util=0.2244
n_activity=89217613 dram_eff=0.3367
bk0: 379815a 77842502i bk1: 376004a 78351717i bk2: 406847a 75266012i bk3: 398625a 75978231i bk4: 397694a 76485435i bk5: 398003a 76349232i bk6: 379795a 78321902i bk7: 383941a 78056183i bk8: 381220a 78202070i bk9: 377652a 78667866i bk10: 385714a 77437576i bk11: 384288a 77551631i bk12: 388980a 77212000i bk13: 390149a 76909751i bk14: 385860a 77104112i bk15: 391756a 76557501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061784
Row_Buffer_Locality_read = 0.063287
Row_Buffer_Locality_write = 0.052859
Bank_Level_Parallism = 10.319321
Bank_Level_Parallism_Col = 2.498976
Bank_Level_Parallism_Ready = 1.225981
write_to_read_ratio_blp_rw_average = 0.190063
GrpLevelPara = 2.121959 

BW Util details:
bwutil = 0.224360 
total_CMD = 133877479 
util_bw = 30036728 
Wasted_Col = 56786800 
Wasted_Row = 1604955 
Idle = 45448996 

BW Util Bottlenecks: 
RCDc_limit = 93457590 
RCDWRc_limit = 8728628 
WTRc_limit = 36936583 
RTWc_limit = 26423945 
CCDLc_limit = 5857638 
rwq = 0 
CCDLc_limit_alone = 4098064 
WTRc_limit_alone = 36045675 
RTWc_limit_alone = 25555279 

Commands details: 
total_CMD = 133877479 
n_nop = 114853946 
Read = 6206343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302839 
n_act = 6802983 
n_pre = 6802967 
n_ref = 0 
n_req = 7250981 
total_req = 7509182 

Dual Bus Interface Util: 
issued_total_row = 13605950 
issued_total_col = 7509182 
Row_Bus_Util =  0.101630 
CoL_Bus_Util = 0.056090 
Either_Row_CoL_Bus_Util = 0.142097 
Issued_on_Two_Bus_Simul_Util = 0.015623 
issued_two_Eff = 0.109948 
queue_avg = 15.490843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4908
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114932077 n_act=6775510 n_pre=6775494 n_ref_event=0 n_req=7210748 n_rd=6170361 n_rd_L2_A=0 n_write=0 n_wr_bk=1297163 bw_util=0.2231
n_activity=89194196 dram_eff=0.3349
bk0: 375005a 79173927i bk1: 372912a 79464935i bk2: 405909a 75717157i bk3: 399372a 76577395i bk4: 390897a 77863100i bk5: 391016a 77808059i bk6: 385805a 78564351i bk7: 385363a 78619858i bk8: 377987a 79146573i bk9: 379241a 79187638i bk10: 387106a 78125601i bk11: 380718a 78840639i bk12: 384026a 78653109i bk13: 381897a 78725102i bk14: 388398a 77441041i bk15: 384709a 77957257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060360
Row_Buffer_Locality_read = 0.061981
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.145276
Bank_Level_Parallism_Col = 2.484675
Bank_Level_Parallism_Ready = 1.222883
write_to_read_ratio_blp_rw_average = 0.189651
GrpLevelPara = 2.111553 

BW Util details:
bwutil = 0.223115 
total_CMD = 133877479 
util_bw = 29870096 
Wasted_Col = 56853157 
Wasted_Row = 1677713 
Idle = 45476513 

BW Util Bottlenecks: 
RCDc_limit = 93254873 
RCDWRc_limit = 8753111 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820967 
rwq = 0 
CCDLc_limit_alone = 4073935 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 133877479 
n_nop = 114932077 
Read = 6170361 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297163 
n_act = 6775510 
n_pre = 6775494 
n_ref = 0 
n_req = 7210748 
total_req = 7467524 

Dual Bus Interface Util: 
issued_total_row = 13551004 
issued_total_col = 7467524 
Row_Bus_Util =  0.101219 
CoL_Bus_Util = 0.055779 
Either_Row_CoL_Bus_Util = 0.141513 
Issued_on_Two_Bus_Simul_Util = 0.015485 
issued_two_Eff = 0.109426 
queue_avg = 14.815653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8157
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114860075 n_act=6796520 n_pre=6796504 n_ref_event=0 n_req=7240990 n_rd=6203703 n_rd_L2_A=0 n_write=0 n_wr_bk=1294559 bw_util=0.224
n_activity=89385912 dram_eff=0.3355
bk0: 378357a 78868517i bk1: 376126a 79160283i bk2: 394120a 77436531i bk3: 400485a 76928209i bk4: 390438a 77761587i bk5: 397493a 76953967i bk6: 387218a 78260402i bk7: 387033a 78261883i bk8: 383385a 78700927i bk9: 382291a 78838297i bk10: 384432a 78552544i bk11: 386545a 78421689i bk12: 389868a 77933492i bk13: 383641a 78762147i bk14: 389850a 77576939i bk15: 392421a 77177923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061382
Row_Buffer_Locality_read = 0.062711
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146837
Bank_Level_Parallism_Col = 2.490088
Bank_Level_Parallism_Ready = 1.224903
write_to_read_ratio_blp_rw_average = 0.188885
GrpLevelPara = 2.113864 

BW Util details:
bwutil = 0.224034 
total_CMD = 133877479 
util_bw = 29993048 
Wasted_Col = 56984083 
Wasted_Row = 1635677 
Idle = 45264671 

BW Util Bottlenecks: 
RCDc_limit = 93662445 
RCDWRc_limit = 8663735 
WTRc_limit = 36743483 
RTWc_limit = 26280543 
CCDLc_limit = 5851769 
rwq = 0 
CCDLc_limit_alone = 4091953 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411781 

Commands details: 
total_CMD = 133877479 
n_nop = 114860075 
Read = 6203703 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294559 
n_act = 6796520 
n_pre = 6796504 
n_ref = 0 
n_req = 7240990 
total_req = 7498262 

Dual Bus Interface Util: 
issued_total_row = 13593024 
issued_total_col = 7498262 
Row_Bus_Util =  0.101533 
CoL_Bus_Util = 0.056008 
Either_Row_CoL_Bus_Util = 0.142051 
Issued_on_Two_Bus_Simul_Util = 0.015491 
issued_two_Eff = 0.109052 
queue_avg = 15.041906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0419
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133877479 n_nop=114996701 n_act=6743852 n_pre=6743836 n_ref_event=0 n_req=7164622 n_rd=6129550 n_rd_L2_A=0 n_write=0 n_wr_bk=1292892 bw_util=0.2218
n_activity=89180752 dram_eff=0.3329
bk0: 377584a 79909626i bk1: 374333a 80258165i bk2: 395409a 78478142i bk3: 386016a 79266569i bk4: 384628a 79455871i bk5: 393965a 78435772i bk6: 384087a 79625578i bk7: 375450a 80589277i bk8: 377767a 80291525i bk9: 377859a 80341566i bk10: 380467a 79950763i bk11: 381274a 79769435i bk12: 386283a 79057812i bk13: 380412a 79945641i bk14: 389424a 78683364i bk15: 384592a 78765187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058729
Row_Buffer_Locality_read = 0.060147
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908669
Bank_Level_Parallism_Col = 2.472715
Bank_Level_Parallism_Ready = 1.222243
write_to_read_ratio_blp_rw_average = 0.188658
GrpLevelPara = 2.101284 

BW Util details:
bwutil = 0.221768 
total_CMD = 133877479 
util_bw = 29689768 
Wasted_Col = 56933995 
Wasted_Row = 1759669 
Idle = 45494047 

BW Util Bottlenecks: 
RCDc_limit = 93094285 
RCDWRc_limit = 8727992 
WTRc_limit = 36596698 
RTWc_limit = 25874421 
CCDLc_limit = 5773185 
rwq = 0 
CCDLc_limit_alone = 4040663 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027572 

Commands details: 
total_CMD = 133877479 
n_nop = 114996701 
Read = 6129550 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292892 
n_act = 6743852 
n_pre = 6743836 
n_ref = 0 
n_req = 7164622 
total_req = 7422442 

Dual Bus Interface Util: 
issued_total_row = 13487688 
issued_total_col = 7422442 
Row_Bus_Util =  0.100747 
CoL_Bus_Util = 0.055442 
Either_Row_CoL_Bus_Util = 0.141030 
Issued_on_Two_Bus_Simul_Util = 0.015158 
issued_two_Eff = 0.107482 
queue_avg = 13.655562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6556

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287621, Miss = 3150131, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6252802, Miss = 3142783, Miss_rate = 0.503, Pending_hits = 18208, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329004, Miss = 3189073, Miss_rate = 0.504, Pending_hits = 19857, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284675, Miss = 3176163, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277405, Miss = 3140298, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267188, Miss = 3163365, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260147, Miss = 3145823, Miss_rate = 0.503, Pending_hits = 18009, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340494, Miss = 3168899, Miss_rate = 0.500, Pending_hits = 18386, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6289851, Miss = 3156182, Miss_rate = 0.502, Pending_hits = 18619, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355455, Miss = 3159820, Miss_rate = 0.497, Pending_hits = 18198, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6292967, Miss = 3169884, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270836, Miss = 3163653, Miss_rate = 0.505, Pending_hits = 18307, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269280, Miss = 3149798, Miss_rate = 0.502, Pending_hits = 18568, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320464, Miss = 3171052, Miss_rate = 0.502, Pending_hits = 18226, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327085, Miss = 3164984, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6338905, Miss = 3159560, Miss_rate = 0.498, Pending_hits = 18131, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356494, Miss = 3177011, Miss_rate = 0.380, Pending_hits = 18386, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316444, Miss = 3171501, Miss_rate = 0.502, Pending_hits = 18574, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6330974, Miss = 3166227, Miss_rate = 0.500, Pending_hits = 18825, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213471, Miss = 3146320, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659061, Miss = 3168763, Miss_rate = 0.366, Pending_hits = 18826, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317134, Miss = 3177121, Miss_rate = 0.503, Pending_hits = 19033, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6220768, Miss = 3146733, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223018, Miss = 3124985, Miss_rate = 0.502, Pending_hits = 17296, Reservation_fails = 6934
L2_total_cache_accesses = 155401543
L2_total_cache_misses = 75850129
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441437
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76167368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18536163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441437
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279403
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150753049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648494
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155401543
icnt_total_pkts_simt_to_mem=155401543
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155401543
Req_Network_cycles = 52204776
Req_Network_injected_packets_per_cycle =       2.9768 
Req_Network_conflicts_per_cycle =       1.3157
Req_Network_conflicts_per_cycle_util =       1.9871
Req_Bank_Level_Parallism =       4.4958
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4263
Req_Network_out_buffer_full_per_cycle =       0.0343
Req_Network_out_buffer_avg_util =       3.0516

Reply_Network_injected_packets_num = 155401543
Reply_Network_cycles = 52204776
Reply_Network_injected_packets_per_cycle =        2.9768
Reply_Network_conflicts_per_cycle =        1.4784
Reply_Network_conflicts_per_cycle_util =       2.2324
Reply_Bank_Level_Parallism =       4.4949
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1404
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0992
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 54 min, 36 sec (237276 sec)
gpgpu_simulation_rate = 4812 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (3,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 23: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 23 
gpu_sim_cycle = 5927
gpu_sim_insn = 16984
gpu_ipc =       2.8655
gpu_tot_sim_cycle = 52210703
gpu_tot_sim_insn = 1141828433
gpu_tot_ipc =      21.8696
gpu_tot_issued_cta = 53322
gpu_occupancy = 22.3587% 
gpu_tot_occupancy = 60.1257% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0331
partiton_level_parallism_total  =       2.9764
partiton_level_parallism_util =       2.2273
partiton_level_parallism_util_total  =       4.6141
L2_BW  =       1.4445 GB/Sec
L2_BW_total  =     130.0107 GB/Sec
gpu_total_sim_rate=4812

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7372133, Miss = 4037197, Miss_rate = 0.548, Pending_hits = 121548, Reservation_fails = 2068700
	L1D_cache_core[17]: Access = 7827833, Miss = 4407176, Miss_rate = 0.563, Pending_hits = 124657, Reservation_fails = 2090747
	L1D_cache_core[18]: Access = 7764811, Miss = 4353200, Miss_rate = 0.561, Pending_hits = 124125, Reservation_fails = 2162529
	L1D_cache_core[19]: Access = 7822030, Miss = 4404468, Miss_rate = 0.563, Pending_hits = 124421, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8078794, Miss = 4575947, Miss_rate = 0.566, Pending_hits = 127247, Reservation_fails = 2184617
	L1D_cache_core[21]: Access = 7983691, Miss = 4488874, Miss_rate = 0.562, Pending_hits = 126901, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863194, Miss = 4423746, Miss_rate = 0.563, Pending_hits = 126252, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839837, Miss = 4403672, Miss_rate = 0.562, Pending_hits = 122433, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705731, Miss = 4284780, Miss_rate = 0.556, Pending_hits = 121129, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759866, Miss = 4350033, Miss_rate = 0.561, Pending_hits = 122429, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235119513
	L1D_total_cache_misses = 131722615
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3728597
	L1D_total_cache_reservation_fails = 64768249
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99274680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3728597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118974119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64325975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8493516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3728620
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230470912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648601

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361051
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171725
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53322, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7099818272
gpgpu_n_tot_w_icount = 221869321
gpgpu_n_stall_shd_mem = 95890100
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150753138
gpgpu_n_mem_write_global = 4648601
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271580491
gpgpu_n_store_insn = 13647843
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71310854
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79668337
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16221763
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16879583	W0_Idle:238177928	W0_Scoreboard:-466316348	W1:109061314	W2:31145296	W3:14916830	W4:9110434	W5:6351295	W6:4783406	W7:3820110	W8:3162374	W9:2690485	W10:2316576	W11:2051357	W12:1870629	W13:1710889	W14:1584344	W15:1445514	W16:1322793	W17:1223964	W18:1142598	W19:1078264	W20:1056423	W21:1064583	W22:1091527	W23:1077003	W24:1037119	W25:941763	W26:826638	W27:710590	W28:630025	W29:554703	W30:506322	W31:420214	W32:11163939
single_issue_nums: WS0:55698219	WS1:55315028	WS2:55536488	WS3:55319586	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019740896 {8:127467612,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185944040 {40:4648601,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931421040 {40:23285526,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803737184 {40:127467612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37188808 {8:4648601,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931421040 {40:23285526,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28813058 	734766 	1521326 	3297442 	6603801 	9374563 	11788296 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71084166 	54056782 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19521365 	1637432 	162028 	67792 	119393659 	4234120 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127561018 	20016856 	5889589 	1506610 	356823 	68028 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9094 	39170 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060735  1.060133  1.066386  1.068765  1.067594  1.065985  1.062351  1.063081  1.063177  1.061478  1.063953  1.062360  1.064783  1.064656  1.064493  1.062363 
dram[1]:  1.062607  1.064009  1.072209  1.071085  1.072121  1.069607  1.068722  1.066402  1.064742  1.066765  1.068865  1.064129  1.067987  1.066082  1.066872  1.064926 
dram[2]:  1.061778  1.059249  1.065967  1.066792  1.063910  1.065803  1.064105  1.063063  1.061500  1.061841  1.061017  1.064173  1.062356  1.063825  1.062240  1.064201 
dram[3]:  1.058975  1.060114  1.065138  1.067419  1.066149  1.069099  1.062475  1.063822  1.063262  1.062412  1.064629  1.065205  1.063312  1.064293  1.063684  1.063669 
dram[4]:  1.062910  1.060404  1.067940  1.067177  1.065243  1.067541  1.063758  1.063127  1.062326  1.060823  1.067426  1.066471  1.063013  1.063701  1.064350  1.062128 
dram[5]:  1.058815  1.062537  1.070168  1.067844  1.066429  1.068550  1.062565  1.063235  1.061524  1.063138  1.064425  1.066113  1.060479  1.061232  1.063799  1.063138 
dram[6]:  1.062019  1.061244  1.066922  1.068421  1.066741  1.063941  1.062988  1.065454  1.062049  1.062089  1.062425  1.064683  1.063027  1.065009  1.062942  1.064576 
dram[7]:  1.060632  1.060292  1.067670  1.068396  1.067137  1.066537  1.062330  1.061436  1.062686  1.061099  1.065193  1.064652  1.066286  1.064972  1.064066  1.063623 
dram[8]:  1.060797  1.060685  1.072212  1.070344  1.069652  1.070626  1.062945  1.064298  1.063245  1.063150  1.066249  1.067509  1.067576  1.066553  1.062760  1.064324 
dram[9]:  1.060140  1.059159  1.069735  1.068176  1.065070  1.064986  1.064972  1.065038  1.060675  1.060899  1.067419  1.065078  1.065264  1.064563  1.063703  1.062306 
dram[10]:  1.060518  1.059628  1.067234  1.068365  1.068865  1.068832  1.068492  1.064952  1.065565  1.061991  1.066342  1.067566  1.066966  1.063593  1.063666  1.063477 
dram[11]:  1.059303  1.058753  1.065323  1.062003  1.063183  1.065280  1.062958  1.060780  1.061692  1.060947  1.065091  1.062950  1.063732  1.061624  1.063527  1.060909 
average row locality = 86618743/81376351 = 1.064422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377563    373922    389287    395342    396141    394707    373287    376359    382819    380899    378702    376890    386788    385251    394464    388337 
dram[1]:    380062    380297    403999    402038    398834    396700    388647    383990    380744    388373    382316    374839    389169    385369    394230    393481 
dram[2]:    380910    374917    392693    393996    393204    392589    379298    385366    382643    378670    371185    384707    382333    387898    386956    394150 
dram[3]:    375720    375962    389367    398362    395753    399352    382455    381070    378584    385528    380819    384357    381141    383452    390907    389744 
dram[4]:    377213    376043    397807    400834    390322    395054    379571    382887    385287    382486    383815    382110    381542    381656    389553    387676 
dram[5]:    376588    379432    405198    394270    397343    399188    384942    381839    384288    384928    381462    385579    378219    378743    390779    388608 
dram[6]:    381891    379641    395876    400381    395127    393730    380579    388093    379902    378807    376821    380241    376823    385477    391716    393622 
dram[7]:    377131    377340    401902    401348    398235    396112    378104    376940    379078    378350    384711    384494    386820    383948    387912    389940 
dram[8]:    379815    376004    406847    398625    397694    398003    379795    383941    381220    377652    385714    384288    388980    390149    385860    391756 
dram[9]:    375005    372912    405909    399372    390897    391016    385805    385363    377987    379241    387106    380718    384026    381897    388398    384709 
dram[10]:    378357    376126    394120    400485    390438    397493    387218    387033    383385    382291    384432    386545    389868    383641    389850    392421 
dram[11]:    377584    374333    395409    386016    384628    393965    384087    375450    377767    377859    380467    381274    386283    380412    389424    384592 
total dram reads = 74144245
bank skew: 406847/371185 = 1.10
chip skew: 6223088/6129550 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79741     78928     80124     80934     80348     79717     80241     79891     80394     79830     83416     83856 
dram[1]:     82338     82113     83189     82707     79015     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82811     81840     80294     78555     80723     80367     80839     79090     80904     79778     79320     81915     81588     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81223     82946     78953     80501     78871     78335     79366     79092     80258     81141     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83997     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81544     78858     79082     80142     79850     79028     80596     80138     79307     81192     82697     84802     85077 
dram[8]:     81635     81337     81915     82403     79373     79955     81340     80541     80763     80312     80991     81171     81727     81535     84502     83339 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81190     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79868     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82887     85173 
total dram writes = 15560544
bank skew: 85570/77277 = 1.11
chip skew: 1304861/1289353 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114998183 n_act=6752366 n_pre=6752350 n_ref_event=0 n_req=7183983 n_rd=6150758 n_rd_L2_A=0 n_write=0 n_wr_bk=1289353 bw_util=0.2223
n_activity=89180105 dram_eff=0.3337
bk0: 377563a 79581916i bk1: 373922a 79978327i bk2: 389287a 78486684i bk3: 395342a 77782891i bk4: 396141a 77777433i bk5: 394707a 77943877i bk6: 373287a 80390388i bk7: 376359a 80044076i bk8: 382819a 79264292i bk9: 380899a 79347684i bk10: 378702a 79549363i bk11: 376890a 79900341i bk12: 386788a 78699899i bk13: 385251a 78830388i bk14: 394464a 77375899i bk15: 388337a 78045469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060080
Row_Buffer_Locality_read = 0.061503
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023959
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223366
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.222271 
total_CMD = 133892677 
util_bw = 29760444 
Wasted_Col = 56874813 
Wasted_Row = 1743341 
Idle = 45514079 

BW Util Bottlenecks: 
RCDc_limit = 93150126 
RCDWRc_limit = 8686915 
WTRc_limit = 36550670 
RTWc_limit = 26002548 
CCDLc_limit = 5801861 
rwq = 0 
CCDLc_limit_alone = 4060687 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25145986 

Commands details: 
total_CMD = 133892677 
n_nop = 114998183 
Read = 6150758 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289353 
n_act = 6752366 
n_pre = 6752350 
n_ref = 0 
n_req = 7183983 
total_req = 7440111 

Dual Bus Interface Util: 
issued_total_row = 13504716 
issued_total_col = 7440111 
Row_Bus_Util =  0.100862 
CoL_Bus_Util = 0.055568 
Either_Row_CoL_Bus_Util = 0.141117 
Issued_on_Two_Bus_Simul_Util = 0.015313 
issued_two_Eff = 0.108515 
queue_avg = 14.450526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4505
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114833562 n_act=6811165 n_pre=6811149 n_ref_event=0 n_req=7269921 n_rd=6223088 n_rd_L2_A=0 n_write=0 n_wr_bk=1304861 bw_util=0.2249
n_activity=89246922 dram_eff=0.3374
bk0: 380062a 77569023i bk1: 380297a 77588898i bk2: 403999a 75097705i bk3: 402038a 75385606i bk4: 398834a 76012384i bk5: 396700a 76307739i bk6: 388647a 77217129i bk7: 383990a 77802021i bk8: 380744a 78054365i bk9: 388373a 77200928i bk10: 382316a 77751428i bk11: 374839a 78620362i bk12: 389169a 76781567i bk13: 385369a 77223409i bk14: 394230a 75899754i bk15: 393481a 75915847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063103
Row_Buffer_Locality_read = 0.064315
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381789
Bank_Level_Parallism_Col = 2.504690
Bank_Level_Parallism_Ready = 1.227260
write_to_read_ratio_blp_rw_average = 0.190637
GrpLevelPara = 2.125489 

BW Util details:
bwutil = 0.224895 
total_CMD = 133892677 
util_bw = 30111796 
Wasted_Col = 56798350 
Wasted_Row = 1575986 
Idle = 45406545 

BW Util Bottlenecks: 
RCDc_limit = 93545167 
RCDWRc_limit = 8706984 
WTRc_limit = 36919948 
RTWc_limit = 26610413 
CCDLc_limit = 5876204 
rwq = 0 
CCDLc_limit_alone = 4103758 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731730 

Commands details: 
total_CMD = 133892677 
n_nop = 114833562 
Read = 6223088 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304861 
n_act = 6811165 
n_pre = 6811149 
n_ref = 0 
n_req = 7269921 
total_req = 7527949 

Dual Bus Interface Util: 
issued_total_row = 13622314 
issued_total_col = 7527949 
Row_Bus_Util =  0.101741 
CoL_Bus_Util = 0.056224 
Either_Row_CoL_Bus_Util = 0.142346 
Issued_on_Two_Bus_Simul_Util = 0.015618 
issued_two_Eff = 0.109719 
queue_avg = 16.389500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3895
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114942779 n_act=6775275 n_pre=6775259 n_ref_event=0 n_req=7203864 n_rd=6161515 n_rd_L2_A=0 n_write=0 n_wr_bk=1300593 bw_util=0.2229
n_activity=89189544 dram_eff=0.3347
bk0: 380910a 78545638i bk1: 374917a 79196109i bk2: 392693a 77701083i bk3: 393996a 77646015i bk4: 393204a 77699778i bk5: 392589a 77748235i bk6: 379298a 79444351i bk7: 385366a 78703013i bk8: 382643a 79014509i bk9: 378670a 79449827i bk10: 371185a 80216371i bk11: 384707a 78787670i bk12: 382333a 78748768i bk13: 387898a 78050316i bk14: 386956a 77852660i bk15: 394150a 77089138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059494
Row_Buffer_Locality_read = 0.061046
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100904
Bank_Level_Parallism_Col = 2.483955
Bank_Level_Parallism_Ready = 1.222753
write_to_read_ratio_blp_rw_average = 0.189516
GrpLevelPara = 2.109872 

BW Util details:
bwutil = 0.222928 
total_CMD = 133892677 
util_bw = 29848432 
Wasted_Col = 56882870 
Wasted_Row = 1679193 
Idle = 45482182 

BW Util Bottlenecks: 
RCDc_limit = 93259605 
RCDWRc_limit = 8775812 
WTRc_limit = 36843299 
RTWc_limit = 26113342 
CCDLc_limit = 5818154 
rwq = 0 
CCDLc_limit_alone = 4069972 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257365 

Commands details: 
total_CMD = 133892677 
n_nop = 114942779 
Read = 6161515 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300593 
n_act = 6775275 
n_pre = 6775259 
n_ref = 0 
n_req = 7203864 
total_req = 7462108 

Dual Bus Interface Util: 
issued_total_row = 13550534 
issued_total_col = 7462108 
Row_Bus_Util =  0.101204 
CoL_Bus_Util = 0.055732 
Either_Row_CoL_Bus_Util = 0.141530 
Issued_on_Two_Bus_Simul_Util = 0.015406 
issued_two_Eff = 0.108853 
queue_avg = 14.306190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3062
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114932820 n_act=6778717 n_pre=6778701 n_ref_event=0 n_req=7212573 n_rd=6172573 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2231
n_activity=89214174 dram_eff=0.3349
bk0: 375720a 79014474i bk1: 375962a 79333955i bk2: 389367a 77957280i bk3: 398362a 76842077i bk4: 395753a 77537391i bk5: 399352a 77053170i bk6: 382455a 78787958i bk7: 381070a 79304376i bk8: 378584a 79552455i bk9: 385528a 78459225i bk10: 380819a 79194223i bk11: 384357a 78771585i bk12: 381141a 79048953i bk13: 383452a 78829555i bk14: 390907a 77482503i bk15: 389744a 77438120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060153
Row_Buffer_Locality_read = 0.061648
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113538
Bank_Level_Parallism_Col = 2.485770
Bank_Level_Parallism_Ready = 1.223572
write_to_read_ratio_blp_rw_average = 0.189697
GrpLevelPara = 2.110923 

BW Util details:
bwutil = 0.223135 
total_CMD = 133892677 
util_bw = 29876112 
Wasted_Col = 56891850 
Wasted_Row = 1661125 
Idle = 45463590 

BW Util Bottlenecks: 
RCDc_limit = 93346804 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830056 
rwq = 0 
CCDLc_limit_alone = 4076288 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 133892677 
n_nop = 114932820 
Read = 6172573 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778717 
n_pre = 6778701 
n_ref = 0 
n_req = 7212573 
total_req = 7469028 

Dual Bus Interface Util: 
issued_total_row = 13557418 
issued_total_col = 7469028 
Row_Bus_Util =  0.101256 
CoL_Bus_Util = 0.055784 
Either_Row_CoL_Bus_Util = 0.141605 
Issued_on_Two_Bus_Simul_Util = 0.015435 
issued_two_Eff = 0.108998 
queue_avg = 14.530039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.53
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114939202 n_act=6776062 n_pre=6776046 n_ref_event=0 n_req=7211697 n_rd=6173856 n_rd_L2_A=0 n_write=0 n_wr_bk=1294498 bw_util=0.2231
n_activity=89237338 dram_eff=0.3348
bk0: 377213a 79266169i bk1: 376043a 79311571i bk2: 397807a 77326686i bk3: 400834a 76672826i bk4: 390322a 78151808i bk5: 395054a 77557757i bk6: 379571a 79547290i bk7: 382887a 79222487i bk8: 385287a 78841778i bk9: 382486a 79220531i bk10: 383815a 79063047i bk11: 382110a 79059671i bk12: 381542a 79061266i bk13: 381656a 79171755i bk14: 389553a 77914537i bk15: 387676a 78009763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060407
Row_Buffer_Locality_read = 0.062005
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.079275
Bank_Level_Parallism_Col = 2.484970
Bank_Level_Parallism_Ready = 1.223925
write_to_read_ratio_blp_rw_average = 0.189178
GrpLevelPara = 2.109641 

BW Util details:
bwutil = 0.223115 
total_CMD = 133892677 
util_bw = 29873416 
Wasted_Col = 56909501 
Wasted_Row = 1669273 
Idle = 45440487 

BW Util Bottlenecks: 
RCDc_limit = 93344723 
RCDWRc_limit = 8723946 
WTRc_limit = 36722240 
RTWc_limit = 26138666 
CCDLc_limit = 5833562 
rwq = 0 
CCDLc_limit_alone = 4081866 
WTRc_limit_alone = 35833351 
RTWc_limit_alone = 25275859 

Commands details: 
total_CMD = 133892677 
n_nop = 114939202 
Read = 6173856 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294498 
n_act = 6776062 
n_pre = 6776046 
n_ref = 0 
n_req = 7211697 
total_req = 7468354 

Dual Bus Interface Util: 
issued_total_row = 13552108 
issued_total_col = 7468354 
Row_Bus_Util =  0.101216 
CoL_Bus_Util = 0.055779 
Either_Row_CoL_Bus_Util = 0.141557 
Issued_on_Two_Bus_Simul_Util = 0.015438 
issued_two_Eff = 0.109056 
queue_avg = 14.369520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3695
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114899326 n_act=6796585 n_pre=6796569 n_ref_event=0 n_req=7231823 n_rd=6191406 n_rd_L2_A=0 n_write=0 n_wr_bk=1297598 bw_util=0.2237
n_activity=89200848 dram_eff=0.3358
bk0: 376588a 78568135i bk1: 379432a 78425720i bk2: 405198a 75810212i bk3: 394270a 76834629i bk4: 397343a 76787259i bk5: 399188a 76543859i bk6: 384942a 78212953i bk7: 381839a 78704896i bk8: 384288a 78276244i bk9: 384928a 78407536i bk10: 381462a 78491703i bk11: 385579a 78099794i bk12: 378219a 78823339i bk13: 378743a 78760940i bk14: 390779a 77006398i bk15: 388608a 77199718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060184
Row_Buffer_Locality_read = 0.061816
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223521
Bank_Level_Parallism_Col = 2.489624
Bank_Level_Parallism_Ready = 1.222924
write_to_read_ratio_blp_rw_average = 0.189706
GrpLevelPara = 2.115246 

BW Util details:
bwutil = 0.223732 
total_CMD = 133892677 
util_bw = 29956016 
Wasted_Col = 56866079 
Wasted_Row = 1604685 
Idle = 45465897 

BW Util Bottlenecks: 
RCDc_limit = 93503719 
RCDWRc_limit = 8738583 
WTRc_limit = 36812013 
RTWc_limit = 26264269 
CCDLc_limit = 5835183 
rwq = 0 
CCDLc_limit_alone = 4087360 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402833 

Commands details: 
total_CMD = 133892677 
n_nop = 114899326 
Read = 6191406 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297598 
n_act = 6796585 
n_pre = 6796569 
n_ref = 0 
n_req = 7231823 
total_req = 7489004 

Dual Bus Interface Util: 
issued_total_row = 13593154 
issued_total_col = 7489004 
Row_Bus_Util =  0.101523 
CoL_Bus_Util = 0.055933 
Either_Row_CoL_Bus_Util = 0.141855 
Issued_on_Two_Bus_Simul_Util = 0.015601 
issued_two_Eff = 0.109976 
queue_avg = 14.890227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8902
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114923773 n_act=6781791 n_pre=6781775 n_ref_event=0 n_req=7216212 n_rd=6178727 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2233
n_activity=89256403 dram_eff=0.3349
bk0: 381891a 78572754i bk1: 379641a 79012825i bk2: 395876a 77524410i bk3: 400381a 76845984i bk4: 395127a 77522144i bk5: 393730a 77613346i bk6: 380579a 79278002i bk7: 388093a 78279374i bk8: 379902a 79591733i bk9: 378807a 79657502i bk10: 376821a 79526207i bk11: 380241a 79109086i bk12: 376823a 79261962i bk13: 385477a 78451187i bk14: 391716a 77314302i bk15: 393622a 77058003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060201
Row_Buffer_Locality_read = 0.061650
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109193
Bank_Level_Parallism_Col = 2.486516
Bank_Level_Parallism_Ready = 1.223765
write_to_read_ratio_blp_rw_average = 0.189210
GrpLevelPara = 2.111631 

BW Util details:
bwutil = 0.223254 
total_CMD = 133892677 
util_bw = 29892060 
Wasted_Col = 56910754 
Wasted_Row = 1664568 
Idle = 45425295 

BW Util Bottlenecks: 
RCDc_limit = 93442105 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5826996 
rwq = 0 
CCDLc_limit_alone = 4080020 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 133892677 
n_nop = 114923773 
Read = 6178727 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781791 
n_pre = 6781775 
n_ref = 0 
n_req = 7216212 
total_req = 7473015 

Dual Bus Interface Util: 
issued_total_row = 13563566 
issued_total_col = 7473015 
Row_Bus_Util =  0.101302 
CoL_Bus_Util = 0.055813 
Either_Row_CoL_Bus_Util = 0.141672 
Issued_on_Two_Bus_Simul_Util = 0.015443 
issued_two_Eff = 0.109004 
queue_avg = 14.447066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4471
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114914101 n_act=6785524 n_pre=6785508 n_ref_event=0 n_req=7221328 n_rd=6182365 n_rd_L2_A=0 n_write=0 n_wr_bk=1295444 bw_util=0.2234
n_activity=89260390 dram_eff=0.3351
bk0: 377131a 79178174i bk1: 377340a 79003859i bk2: 401902a 76299384i bk3: 401348a 76488900i bk4: 398235a 77052430i bk5: 396112a 77299168i bk6: 378104a 79288061i bk7: 376940a 79492860i bk8: 379078a 79506252i bk9: 378350a 79215198i bk10: 384711a 78485914i bk11: 384494a 78478662i bk12: 386820a 78149045i bk13: 383948a 78269345i bk14: 387912a 77534132i bk15: 389940a 77393095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060350
Row_Buffer_Locality_read = 0.061907
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148450
Bank_Level_Parallism_Col = 2.487052
Bank_Level_Parallism_Ready = 1.223079
write_to_read_ratio_blp_rw_average = 0.189605
GrpLevelPara = 2.112946 

BW Util details:
bwutil = 0.223397 
total_CMD = 133892677 
util_bw = 29911236 
Wasted_Col = 56902801 
Wasted_Row = 1655247 
Idle = 45423393 

BW Util Bottlenecks: 
RCDc_limit = 93436968 
RCDWRc_limit = 8728953 
WTRc_limit = 36730579 
RTWc_limit = 26253548 
CCDLc_limit = 5829260 
rwq = 0 
CCDLc_limit_alone = 4078827 
WTRc_limit_alone = 35844863 
RTWc_limit_alone = 25388831 

Commands details: 
total_CMD = 133892677 
n_nop = 114914101 
Read = 6182365 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295444 
n_act = 6785524 
n_pre = 6785508 
n_ref = 0 
n_req = 7221328 
total_req = 7477809 

Dual Bus Interface Util: 
issued_total_row = 13571032 
issued_total_col = 7477809 
Row_Bus_Util =  0.101358 
CoL_Bus_Util = 0.055849 
Either_Row_CoL_Bus_Util = 0.141745 
Issued_on_Two_Bus_Simul_Util = 0.015462 
issued_two_Eff = 0.109084 
queue_avg = 14.671086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6711
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114869144 n_act=6802983 n_pre=6802967 n_ref_event=0 n_req=7250981 n_rd=6206343 n_rd_L2_A=0 n_write=0 n_wr_bk=1302839 bw_util=0.2243
n_activity=89217613 dram_eff=0.3367
bk0: 379815a 77857700i bk1: 376004a 78366915i bk2: 406847a 75281210i bk3: 398625a 75993429i bk4: 397694a 76500633i bk5: 398003a 76364430i bk6: 379795a 78337100i bk7: 383941a 78071381i bk8: 381220a 78217268i bk9: 377652a 78683064i bk10: 385714a 77452774i bk11: 384288a 77566829i bk12: 388980a 77227198i bk13: 390149a 76924949i bk14: 385860a 77119310i bk15: 391756a 76572699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061784
Row_Buffer_Locality_read = 0.063287
Row_Buffer_Locality_write = 0.052859
Bank_Level_Parallism = 10.319321
Bank_Level_Parallism_Col = 2.498976
Bank_Level_Parallism_Ready = 1.225981
write_to_read_ratio_blp_rw_average = 0.190063
GrpLevelPara = 2.121959 

BW Util details:
bwutil = 0.224334 
total_CMD = 133892677 
util_bw = 30036728 
Wasted_Col = 56786800 
Wasted_Row = 1604955 
Idle = 45464194 

BW Util Bottlenecks: 
RCDc_limit = 93457590 
RCDWRc_limit = 8728628 
WTRc_limit = 36936583 
RTWc_limit = 26423945 
CCDLc_limit = 5857638 
rwq = 0 
CCDLc_limit_alone = 4098064 
WTRc_limit_alone = 36045675 
RTWc_limit_alone = 25555279 

Commands details: 
total_CMD = 133892677 
n_nop = 114869144 
Read = 6206343 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302839 
n_act = 6802983 
n_pre = 6802967 
n_ref = 0 
n_req = 7250981 
total_req = 7509182 

Dual Bus Interface Util: 
issued_total_row = 13605950 
issued_total_col = 7509182 
Row_Bus_Util =  0.101618 
CoL_Bus_Util = 0.056084 
Either_Row_CoL_Bus_Util = 0.142080 
Issued_on_Two_Bus_Simul_Util = 0.015621 
issued_two_Eff = 0.109948 
queue_avg = 15.489084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4891
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114947272 n_act=6775511 n_pre=6775495 n_ref_event=0 n_req=7210749 n_rd=6170361 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2231
n_activity=89194298 dram_eff=0.3349
bk0: 375005a 79189086i bk1: 372912a 79480132i bk2: 405909a 75732354i bk3: 399372a 76592592i bk4: 390897a 77878297i bk5: 391016a 77823256i bk6: 385805a 78579549i bk7: 385363a 78635056i bk8: 377987a 79161771i bk9: 379241a 79202836i bk10: 387106a 78140799i bk11: 380718a 78855837i bk12: 384026a 78668308i bk13: 381897a 78740301i bk14: 388398a 77456240i bk15: 384709a 77972456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060360
Row_Buffer_Locality_read = 0.061981
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.145271
Bank_Level_Parallism_Col = 2.484675
Bank_Level_Parallism_Ready = 1.222883
write_to_read_ratio_blp_rw_average = 0.189651
GrpLevelPara = 2.111553 

BW Util details:
bwutil = 0.223090 
total_CMD = 133892677 
util_bw = 29870100 
Wasted_Col = 56853172 
Wasted_Row = 1677737 
Idle = 45491668 

BW Util Bottlenecks: 
RCDc_limit = 93254873 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820967 
rwq = 0 
CCDLc_limit_alone = 4073935 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 133892677 
n_nop = 114947272 
Read = 6170361 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775511 
n_pre = 6775495 
n_ref = 0 
n_req = 7210749 
total_req = 7467525 

Dual Bus Interface Util: 
issued_total_row = 13551006 
issued_total_col = 7467525 
Row_Bus_Util =  0.101208 
CoL_Bus_Util = 0.055772 
Either_Row_CoL_Bus_Util = 0.141497 
Issued_on_Two_Bus_Simul_Util = 0.015483 
issued_two_Eff = 0.109426 
queue_avg = 14.813971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.814
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=114875273 n_act=6796520 n_pre=6796504 n_ref_event=0 n_req=7240990 n_rd=6203703 n_rd_L2_A=0 n_write=0 n_wr_bk=1294559 bw_util=0.224
n_activity=89385912 dram_eff=0.3355
bk0: 378357a 78883715i bk1: 376126a 79175481i bk2: 394120a 77451729i bk3: 400485a 76943407i bk4: 390438a 77776785i bk5: 397493a 76969165i bk6: 387218a 78275600i bk7: 387033a 78277081i bk8: 383385a 78716125i bk9: 382291a 78853495i bk10: 384432a 78567742i bk11: 386545a 78436887i bk12: 389868a 77948690i bk13: 383641a 78777345i bk14: 389850a 77592137i bk15: 392421a 77193121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061382
Row_Buffer_Locality_read = 0.062711
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146837
Bank_Level_Parallism_Col = 2.490088
Bank_Level_Parallism_Ready = 1.224903
write_to_read_ratio_blp_rw_average = 0.188885
GrpLevelPara = 2.113864 

BW Util details:
bwutil = 0.224008 
total_CMD = 133892677 
util_bw = 29993048 
Wasted_Col = 56984083 
Wasted_Row = 1635677 
Idle = 45279869 

BW Util Bottlenecks: 
RCDc_limit = 93662445 
RCDWRc_limit = 8663735 
WTRc_limit = 36743483 
RTWc_limit = 26280543 
CCDLc_limit = 5851769 
rwq = 0 
CCDLc_limit_alone = 4091953 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411781 

Commands details: 
total_CMD = 133892677 
n_nop = 114875273 
Read = 6203703 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294559 
n_act = 6796520 
n_pre = 6796504 
n_ref = 0 
n_req = 7240990 
total_req = 7498262 

Dual Bus Interface Util: 
issued_total_row = 13593024 
issued_total_col = 7498262 
Row_Bus_Util =  0.101522 
CoL_Bus_Util = 0.056002 
Either_Row_CoL_Bus_Util = 0.142035 
Issued_on_Two_Bus_Simul_Util = 0.015489 
issued_two_Eff = 0.109052 
queue_avg = 15.040199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0402
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133892677 n_nop=115011899 n_act=6743852 n_pre=6743836 n_ref_event=0 n_req=7164622 n_rd=6129550 n_rd_L2_A=0 n_write=0 n_wr_bk=1292892 bw_util=0.2217
n_activity=89180752 dram_eff=0.3329
bk0: 377584a 79924824i bk1: 374333a 80273363i bk2: 395409a 78493340i bk3: 386016a 79281767i bk4: 384628a 79471069i bk5: 393965a 78450970i bk6: 384087a 79640776i bk7: 375450a 80604475i bk8: 377767a 80306723i bk9: 377859a 80356764i bk10: 380467a 79965961i bk11: 381274a 79784633i bk12: 386283a 79073010i bk13: 380412a 79960839i bk14: 389424a 78698562i bk15: 384592a 78780385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058729
Row_Buffer_Locality_read = 0.060147
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908669
Bank_Level_Parallism_Col = 2.472715
Bank_Level_Parallism_Ready = 1.222243
write_to_read_ratio_blp_rw_average = 0.188658
GrpLevelPara = 2.101284 

BW Util details:
bwutil = 0.221743 
total_CMD = 133892677 
util_bw = 29689768 
Wasted_Col = 56933995 
Wasted_Row = 1759669 
Idle = 45509245 

BW Util Bottlenecks: 
RCDc_limit = 93094285 
RCDWRc_limit = 8727992 
WTRc_limit = 36596698 
RTWc_limit = 25874421 
CCDLc_limit = 5773185 
rwq = 0 
CCDLc_limit_alone = 4040663 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027572 

Commands details: 
total_CMD = 133892677 
n_nop = 115011899 
Read = 6129550 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292892 
n_act = 6743852 
n_pre = 6743836 
n_ref = 0 
n_req = 7164622 
total_req = 7422442 

Dual Bus Interface Util: 
issued_total_row = 13487688 
issued_total_col = 7422442 
Row_Bus_Util =  0.100735 
CoL_Bus_Util = 0.055436 
Either_Row_CoL_Bus_Util = 0.141014 
Issued_on_Two_Bus_Simul_Util = 0.015157 
issued_two_Eff = 0.107482 
queue_avg = 13.654013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.654

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287626, Miss = 3150131, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6252811, Miss = 3142787, Miss_rate = 0.503, Pending_hits = 18208, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329013, Miss = 3189077, Miss_rate = 0.504, Pending_hits = 19857, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284684, Miss = 3176167, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277414, Miss = 3140302, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267197, Miss = 3163369, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260156, Miss = 3145827, Miss_rate = 0.503, Pending_hits = 18009, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340503, Miss = 3168903, Miss_rate = 0.500, Pending_hits = 18386, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6289860, Miss = 3156186, Miss_rate = 0.502, Pending_hits = 18619, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355464, Miss = 3159824, Miss_rate = 0.497, Pending_hits = 18198, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6292976, Miss = 3169888, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270843, Miss = 3163658, Miss_rate = 0.505, Pending_hits = 18307, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269285, Miss = 3149802, Miss_rate = 0.502, Pending_hits = 18568, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320469, Miss = 3171056, Miss_rate = 0.502, Pending_hits = 18226, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327094, Miss = 3164988, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6338914, Miss = 3159564, Miss_rate = 0.498, Pending_hits = 18131, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356506, Miss = 3177015, Miss_rate = 0.380, Pending_hits = 18386, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316453, Miss = 3171505, Miss_rate = 0.502, Pending_hits = 18574, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6330983, Miss = 3166231, Miss_rate = 0.500, Pending_hits = 18825, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213480, Miss = 3146324, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659070, Miss = 3168767, Miss_rate = 0.366, Pending_hits = 18826, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317143, Miss = 3177125, Miss_rate = 0.503, Pending_hits = 19033, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6220773, Miss = 3146734, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223022, Miss = 3124985, Miss_rate = 0.502, Pending_hits = 17296, Reservation_fails = 6934
L2_total_cache_accesses = 155401739
L2_total_cache_misses = 75850215
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441437
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76167456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18536164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441437
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150753138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648601
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155401739
icnt_total_pkts_simt_to_mem=155401739
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155401739
Req_Network_cycles = 52210703
Req_Network_injected_packets_per_cycle =       2.9764 
Req_Network_conflicts_per_cycle =       1.3155
Req_Network_conflicts_per_cycle_util =       1.9871
Req_Bank_Level_Parallism =       4.4958
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4259
Req_Network_out_buffer_full_per_cycle =       0.0343
Req_Network_out_buffer_avg_util =       3.0513

Reply_Network_injected_packets_num = 155401739
Reply_Network_cycles = 52210703
Reply_Network_injected_packets_per_cycle =        2.9764
Reply_Network_conflicts_per_cycle =        1.4782
Reply_Network_conflicts_per_cycle_util =       2.2324
Reply_Bank_Level_Parallism =       4.4949
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1404
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0992
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 54 min, 41 sec (237281 sec)
gpgpu_simulation_rate = 4812 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (3,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 24: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 24 
gpu_sim_cycle = 40150
gpu_sim_insn = 87265
gpu_ipc =       2.1735
gpu_tot_sim_cycle = 52250853
gpu_tot_sim_insn = 1141915698
gpu_tot_ipc =      21.8545
gpu_tot_issued_cta = 53325
gpu_occupancy = 16.5942% 
gpu_tot_occupancy = 60.1218% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0872
partiton_level_parallism_total  =       2.9742
partiton_level_parallism_util =       1.2211
partiton_level_parallism_util_total  =       4.6138
L2_BW  =       3.8099 GB/Sec
L2_BW_total  =     129.9137 GB/Sec
gpu_total_sim_rate=4811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822030, Miss = 4404468, Miss_rate = 0.563, Pending_hits = 124421, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8078794, Miss = 4575947, Miss_rate = 0.566, Pending_hits = 127247, Reservation_fails = 2184617
	L1D_cache_core[21]: Access = 7983691, Miss = 4488874, Miss_rate = 0.562, Pending_hits = 126901, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863194, Miss = 4423746, Miss_rate = 0.563, Pending_hits = 126252, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839837, Miss = 4403672, Miss_rate = 0.562, Pending_hits = 122433, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705731, Miss = 4284780, Miss_rate = 0.556, Pending_hits = 121129, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759866, Miss = 4350033, Miss_rate = 0.561, Pending_hits = 122429, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235134231
	L1D_total_cache_misses = 131725203
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729409
	L1D_total_cache_reservation_fails = 64768876
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99285909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118975798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729432
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230485484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648747

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361675
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53325, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100258944
gpgpu_n_tot_w_icount = 221883092
gpgpu_n_stall_shd_mem = 95894704
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150756494
gpgpu_n_mem_write_global = 4648747
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271599181
gpgpu_n_store_insn = 13648008
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71318534
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79672393
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16880271	W0_Idle:238292860	W0_Scoreboard:-466052711	W1:109066874	W2:31146910	W3:14917873	W4:9111012	W5:6351699	W6:4784000	W7:3820366	W8:3162783	W9:2690750	W10:2316698	W11:2051601	W12:1870889	W13:1711067	W14:1584440	W15:1445610	W16:1322931	W17:1224227	W18:1142629	W19:1078422	W20:1056516	W21:1064645	W22:1091606	W23:1077070	W24:1037147	W25:941852	W26:826682	W27:710646	W28:630058	W29:554714	W30:506322	W31:420214	W32:11164839
single_issue_nums: WS0:55702709	WS1:55317793	WS2:55540157	WS3:55322433	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019761144 {8:127470143,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185949880 {40:4648747,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931454040 {40:23286351,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803838424 {40:127470143,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37189976 {8:4648747,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931454040 {40:23286351,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814099 	734778 	1521335 	3297469 	6603843 	9374569 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71086398 	54058052 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522190 	1637432 	162028 	67792 	119396206 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127564114 	20017018 	5889707 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9121 	39179 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066396  1.068775  1.067593  1.065984  1.062353  1.063080  1.063186  1.061483  1.063960  1.062369  1.064785  1.064663  1.064492  1.062362 
dram[1]:  1.062606  1.064011  1.072220  1.071102  1.072121  1.069607  1.068721  1.066407  1.064753  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065973  1.066803  1.063912  1.065807  1.064105  1.063063  1.061510  1.061846  1.061022  1.064173  1.062363  1.063826  1.062240  1.064201 
dram[3]:  1.058977  1.060114  1.065146  1.067430  1.066153  1.069101  1.062480  1.063824  1.063271  1.062414  1.064633  1.065212  1.063323  1.064302  1.063684  1.063673 
dram[4]:  1.062909  1.060411  1.067942  1.067185  1.065249  1.067543  1.063760  1.063126  1.062335  1.060836  1.067435  1.066475  1.063015  1.063699  1.064350  1.062130 
dram[5]:  1.058815  1.062536  1.070171  1.067845  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066124  1.060481  1.061234  1.063801  1.063138 
dram[6]:  1.062018  1.061244  1.066928  1.068429  1.066747  1.063941  1.062988  1.065454  1.062051  1.062093  1.062441  1.064692  1.063027  1.065014  1.062942  1.064576 
dram[7]:  1.060631  1.060294  1.067677  1.068402  1.067139  1.066537  1.062330  1.061438  1.062693  1.061105  1.065195  1.064663  1.066285  1.064971  1.064066  1.063622 
dram[8]:  1.060801  1.060684  1.072222  1.070347  1.069651  1.070631  1.062947  1.064299  1.063254  1.063154  1.066252  1.067520  1.067574  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059161  1.069745  1.068193  1.065070  1.064986  1.064973  1.065045  1.060677  1.060899  1.067428  1.065087  1.065267  1.064574  1.063703  1.062306 
dram[10]:  1.060523  1.059637  1.067234  1.068375  1.068865  1.068832  1.068492  1.064952  1.065572  1.061997  1.066348  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062013  1.063182  1.065282  1.062958  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86619884/81377100 = 1.064426
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377572    373935    389300    395355    396143    394712    373292    376364    382825    380902    378709    376894    386790    385255    394467    388340 
dram[1]:    380068    380299    404019    402053    398835    396701    388649    383994    380756    388380    382326    374848    389173    385376    394231    393483 
dram[2]:    380913    374920    392700    394009    393209    392593    379299    385367    382649    378674    371189    384708    382338    387905    386957    394152 
dram[3]:    375722    375963    389380    398371    395765    399355    382458    381075    378590    385531    380823    384362    381149    383462    390908    389748 
dram[4]:    377217    376050    397814    400845    390331    395061    379574    382889    385294    382496    383821    382116    381547    381664    389553    387681 
dram[5]:    376588    379433    405208    394279    397349    399194    384944    381842    384293    384939    381467    385590    378222    378747    390781    388609 
dram[6]:    381893    379643    395883    400391    395134    393732    380581    388095    379907    378810    376834    380247    376823    385481    391718    393622 
dram[7]:    377133    377346    401915    401358    398241    396114    378109    376943    379085    378359    384718    384504    386824    383951    387912    389941 
dram[8]:    379821    376007    406860    398638    397697    398006    379797    383946    381228    377661    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372918    405923    399389    390899    391017    385811    385367    377991    379243    387110    380724    384040    381908    388399    384709 
dram[10]:    378360    376134    394132    400499    390439    397496    387218    387034    383389    382300    384437    386553    389882    383649    389855    392427 
dram[11]:    377591    374344    395422    386030    384632    393968    384089    375453    377779    377875    380472    381281    386292    380421    389426    384596 
total dram reads = 74145371
bank skew: 406860/371189 = 1.10
chip skew: 6223191/6129671 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80367     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81223     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83997     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81544     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81727     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560574
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=115100918 n_act=6752430 n_pre=6752414 n_ref_event=0 n_req=7184083 n_rd=6150855 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.2221
n_activity=89185361 dram_eff=0.3337
bk0: 377572a 79684698i bk1: 373935a 80080748i bk2: 389300a 78589220i bk3: 395355a 77885439i bk4: 396143a 77880213i bk5: 394712a 78046585i bk6: 373292a 80493124i bk7: 376364a 80146777i bk8: 382825a 79367144i bk9: 380902a 79450573i bk10: 378709a 79652124i bk11: 376894a 80003297i bk12: 386790a 78802774i bk13: 385255a 78933307i bk14: 394467a 77478645i bk15: 388340a 78148295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061508
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023694
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.222103 
total_CMD = 133995638 
util_bw = 29760844 
Wasted_Col = 56876116 
Wasted_Row = 1744532 
Idle = 45614146 

BW Util Bottlenecks: 
RCDc_limit = 93151495 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801875 
rwq = 0 
CCDLc_limit_alone = 4060699 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 133995638 
n_nop = 115100918 
Read = 6150855 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752430 
n_pre = 6752414 
n_ref = 0 
n_req = 7184083 
total_req = 7440211 

Dual Bus Interface Util: 
issued_total_row = 13504844 
issued_total_col = 7440211 
Row_Bus_Util =  0.100786 
CoL_Bus_Util = 0.055526 
Either_Row_CoL_Bus_Util = 0.141010 
Issued_on_Two_Bus_Simul_Util = 0.015302 
issued_two_Eff = 0.108514 
queue_avg = 14.439424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=114936285 n_act=6811231 n_pre=6811215 n_ref_event=0 n_req=7270026 n_rd=6223191 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2247
n_activity=89251659 dram_eff=0.3374
bk0: 380068a 77671664i bk1: 380299a 77691813i bk2: 404019a 75199780i bk3: 402053a 75488184i bk4: 398835a 76115207i bk5: 396701a 76410644i bk6: 388649a 77319992i bk7: 383994a 77904889i bk8: 380756a 78156986i bk9: 388380a 77303693i bk10: 382326a 77853962i bk11: 374848a 78723010i bk12: 389173a 76884468i bk13: 385376a 77326270i bk14: 394231a 76002665i bk15: 393483a 76018762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063108
Row_Buffer_Locality_read = 0.064320
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381519
Bank_Level_Parallism_Col = 2.504666
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125472 

BW Util details:
bwutil = 0.224725 
total_CMD = 133995638 
util_bw = 30112228 
Wasted_Col = 56799689 
Wasted_Row = 1577044 
Idle = 45506677 

BW Util Bottlenecks: 
RCDc_limit = 93546613 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876227 
rwq = 0 
CCDLc_limit_alone = 4103779 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 133995638 
n_nop = 114936285 
Read = 6223191 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811231 
n_pre = 6811215 
n_ref = 0 
n_req = 7270026 
total_req = 7528057 

Dual Bus Interface Util: 
issued_total_row = 13622446 
issued_total_col = 7528057 
Row_Bus_Util =  0.101663 
CoL_Bus_Util = 0.056181 
Either_Row_CoL_Bus_Util = 0.142239 
Issued_on_Two_Bus_Simul_Util = 0.015606 
issued_two_Eff = 0.109718 
queue_avg = 16.376913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3769
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=115045579 n_act=6775320 n_pre=6775304 n_ref_event=0 n_req=7203933 n_rd=6161582 n_rd_L2_A=0 n_write=0 n_wr_bk=1300598 bw_util=0.2228
n_activity=89192628 dram_eff=0.3347
bk0: 380913a 78648452i bk1: 374920a 79298865i bk2: 392700a 77803829i bk3: 394009a 77748549i bk4: 393209a 77802527i bk5: 392593a 77851072i bk6: 379299a 79547248i bk7: 385367a 78805924i bk8: 382649a 79117368i bk9: 378674a 79552682i bk10: 371189a 80319231i bk11: 384708a 78890588i bk12: 382338a 78851639i bk13: 387905a 78152912i bk14: 386957a 77955571i bk15: 394152a 77192004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059497
Row_Buffer_Locality_read = 0.061049
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100738
Bank_Level_Parallism_Col = 2.483940
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189515
GrpLevelPara = 2.109860 

BW Util details:
bwutil = 0.222759 
total_CMD = 133995638 
util_bw = 29848720 
Wasted_Col = 56883750 
Wasted_Row = 1679837 
Idle = 45583331 

BW Util Bottlenecks: 
RCDc_limit = 93260560 
RCDWRc_limit = 8775832 
WTRc_limit = 36843299 
RTWc_limit = 26113386 
CCDLc_limit = 5818182 
rwq = 0 
CCDLc_limit_alone = 4069998 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257407 

Commands details: 
total_CMD = 133995638 
n_nop = 115045579 
Read = 6161582 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300598 
n_act = 6775320 
n_pre = 6775304 
n_ref = 0 
n_req = 7203933 
total_req = 7462180 

Dual Bus Interface Util: 
issued_total_row = 13550624 
issued_total_col = 7462180 
Row_Bus_Util =  0.101127 
CoL_Bus_Util = 0.055690 
Either_Row_CoL_Bus_Util = 0.141423 
Issued_on_Two_Bus_Simul_Util = 0.015394 
issued_two_Eff = 0.108852 
queue_avg = 14.295199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=115035590 n_act=6778769 n_pre=6778753 n_ref_event=0 n_req=7212662 n_rd=6172662 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.223
n_activity=89217928 dram_eff=0.3349
bk0: 375722a 79117388i bk1: 375963a 79436870i bk2: 389380a 78059814i bk3: 398371a 76944814i bk4: 395765a 77639788i bk5: 399355a 77155990i bk6: 382458a 78890865i bk7: 381075a 79407109i bk8: 378590a 79655301i bk9: 385531a 78562085i bk10: 380823a 79297078i bk11: 384362a 78874449i bk12: 381149a 79151766i bk13: 383462a 78932217i bk14: 390908a 77585401i bk15: 389748a 77540969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060157
Row_Buffer_Locality_read = 0.061653
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113343
Bank_Level_Parallism_Col = 2.485753
Bank_Level_Parallism_Ready = 1.223569
write_to_read_ratio_blp_rw_average = 0.189694
GrpLevelPara = 2.110909 

BW Util details:
bwutil = 0.222966 
total_CMD = 133995638 
util_bw = 29876468 
Wasted_Col = 56892872 
Wasted_Row = 1661900 
Idle = 45564398 

BW Util Bottlenecks: 
RCDc_limit = 93347957 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830082 
rwq = 0 
CCDLc_limit_alone = 4076314 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 133995638 
n_nop = 115035590 
Read = 6172662 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778769 
n_pre = 6778753 
n_ref = 0 
n_req = 7212662 
total_req = 7469117 

Dual Bus Interface Util: 
issued_total_row = 13557522 
issued_total_col = 7469117 
Row_Bus_Util =  0.101179 
CoL_Bus_Util = 0.055741 
Either_Row_CoL_Bus_Util = 0.141497 
Issued_on_Two_Bus_Simul_Util = 0.015423 
issued_two_Eff = 0.108997 
queue_avg = 14.518876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=115041933 n_act=6776129 n_pre=6776113 n_ref_event=0 n_req=7211795 n_rd=6173953 n_rd_L2_A=0 n_write=0 n_wr_bk=1294499 bw_util=0.2229
n_activity=89241811 dram_eff=0.3348
bk0: 377217a 79368920i bk1: 376050a 79414293i bk2: 397814a 77429327i bk3: 400845a 76775449i bk4: 390331a 78254460i bk5: 395061a 77660342i bk6: 379574a 79650140i bk7: 382889a 79325342i bk8: 385294a 78944587i bk9: 382496a 79323254i bk10: 383821a 79165894i bk11: 382116a 79162309i bk12: 381547a 79164029i bk13: 381664a 79274236i bk14: 389553a 78017488i bk15: 387681a 78112522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060410
Row_Buffer_Locality_read = 0.062009
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.079032
Bank_Level_Parallism_Col = 2.484949
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189176
GrpLevelPara = 2.109626 

BW Util details:
bwutil = 0.222946 
total_CMD = 133995638 
util_bw = 29873808 
Wasted_Col = 56910752 
Wasted_Row = 1670278 
Idle = 45540800 

BW Util Bottlenecks: 
RCDc_limit = 93346147 
RCDWRc_limit = 8723958 
WTRc_limit = 36722272 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833383 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 133995638 
n_nop = 115041933 
Read = 6173953 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294499 
n_act = 6776129 
n_pre = 6776113 
n_ref = 0 
n_req = 7211795 
total_req = 7468452 

Dual Bus Interface Util: 
issued_total_row = 13552242 
issued_total_col = 7468452 
Row_Bus_Util =  0.101139 
CoL_Bus_Util = 0.055737 
Either_Row_CoL_Bus_Util = 0.141450 
Issued_on_Two_Bus_Simul_Util = 0.015426 
issued_two_Eff = 0.109055 
queue_avg = 14.358480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3585
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=115002110 n_act=6796634 n_pre=6796618 n_ref_event=0 n_req=7231902 n_rd=6191485 n_rd_L2_A=0 n_write=0 n_wr_bk=1297598 bw_util=0.2236
n_activity=89204336 dram_eff=0.3358
bk0: 376588a 78671097i bk1: 379433a 78528642i bk2: 405208a 75912760i bk3: 394279a 76937203i bk4: 397349a 76889973i bk5: 399194a 76646712i bk6: 384944a 78315808i bk7: 381842a 78807758i bk8: 384293a 78379103i bk9: 384939a 78510345i bk10: 381467a 78594509i bk11: 385590a 78202432i bk12: 378222a 78926184i bk13: 378747a 78863746i bk14: 390781a 77109296i bk15: 388609a 77302630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060187
Row_Buffer_Locality_read = 0.061820
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223335
Bank_Level_Parallism_Col = 2.489606
Bank_Level_Parallism_Ready = 1.222922
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115232 

BW Util details:
bwutil = 0.223562 
total_CMD = 133995638 
util_bw = 29956332 
Wasted_Col = 56867064 
Wasted_Row = 1605373 
Idle = 45566869 

BW Util Bottlenecks: 
RCDc_limit = 93504789 
RCDWRc_limit = 8738583 
WTRc_limit = 36812013 
RTWc_limit = 26264269 
CCDLc_limit = 5835209 
rwq = 0 
CCDLc_limit_alone = 4087386 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402833 

Commands details: 
total_CMD = 133995638 
n_nop = 115002110 
Read = 6191485 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297598 
n_act = 6796634 
n_pre = 6796618 
n_ref = 0 
n_req = 7231902 
total_req = 7489083 

Dual Bus Interface Util: 
issued_total_row = 13593252 
issued_total_col = 7489083 
Row_Bus_Util =  0.101445 
CoL_Bus_Util = 0.055890 
Either_Row_CoL_Bus_Util = 0.141747 
Issued_on_Two_Bus_Simul_Util = 0.015589 
issued_two_Eff = 0.109975 
queue_avg = 14.878787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8788
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=115026587 n_act=6781832 n_pre=6781816 n_ref_event=0 n_req=7216279 n_rd=6178794 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2231
n_activity=89259216 dram_eff=0.3349
bk0: 381893a 78675629i bk1: 379643a 79115690i bk2: 395883a 77627182i bk3: 400391a 76948658i bk4: 395134a 77624878i bk5: 393732a 77716182i bk6: 380581a 79380859i bk7: 388095a 78382233i bk8: 379907a 79694484i bk9: 378810a 79760408i bk10: 376834a 79628828i bk11: 380247a 79211930i bk12: 376823a 79364915i bk13: 385481a 78554051i bk14: 391718a 77417143i bk15: 393622a 77160967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061654
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109045
Bank_Level_Parallism_Col = 2.486502
Bank_Level_Parallism_Ready = 1.223764
write_to_read_ratio_blp_rw_average = 0.189209
GrpLevelPara = 2.111621 

BW Util details:
bwutil = 0.223084 
total_CMD = 133995638 
util_bw = 29892328 
Wasted_Col = 56911525 
Wasted_Row = 1665142 
Idle = 45526643 

BW Util Bottlenecks: 
RCDc_limit = 93442972 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827010 
rwq = 0 
CCDLc_limit_alone = 4080034 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 133995638 
n_nop = 115026587 
Read = 6178794 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781832 
n_pre = 6781816 
n_ref = 0 
n_req = 7216279 
total_req = 7473082 

Dual Bus Interface Util: 
issued_total_row = 13563648 
issued_total_col = 7473082 
Row_Bus_Util =  0.101225 
CoL_Bus_Util = 0.055771 
Either_Row_CoL_Bus_Util = 0.141565 
Issued_on_Two_Bus_Simul_Util = 0.015431 
issued_two_Eff = 0.109003 
queue_avg = 14.435967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.436
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=115016836 n_act=6785592 n_pre=6785576 n_ref_event=0 n_req=7221418 n_rd=6182453 n_rd_L2_A=0 n_write=0 n_wr_bk=1295449 bw_util=0.2232
n_activity=89264814 dram_eff=0.3351
bk0: 377133a 79281048i bk1: 377346a 79106529i bk2: 401915a 76401878i bk3: 401358a 76591508i bk4: 398241a 77155134i bk5: 396114a 77402015i bk6: 378109a 79390768i bk7: 376943a 79595717i bk8: 379085a 79609013i bk9: 378359a 79317726i bk10: 384718a 78588557i bk11: 384504a 78581307i bk12: 386824a 78251802i bk13: 383951a 78372142i bk14: 387912a 77637099i bk15: 389941a 77495932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061910
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148211
Bank_Level_Parallism_Col = 2.487030
Bank_Level_Parallism_Ready = 1.223077
write_to_read_ratio_blp_rw_average = 0.189603
GrpLevelPara = 2.112929 

BW Util details:
bwutil = 0.223228 
total_CMD = 133995638 
util_bw = 29911608 
Wasted_Col = 56904114 
Wasted_Row = 1656152 
Idle = 45523764 

BW Util Bottlenecks: 
RCDc_limit = 93438390 
RCDWRc_limit = 8728977 
WTRc_limit = 36730656 
RTWc_limit = 26253584 
CCDLc_limit = 5829304 
rwq = 0 
CCDLc_limit_alone = 4078859 
WTRc_limit_alone = 35844932 
RTWc_limit_alone = 25388863 

Commands details: 
total_CMD = 133995638 
n_nop = 115016836 
Read = 6182453 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295449 
n_act = 6785592 
n_pre = 6785576 
n_ref = 0 
n_req = 7221418 
total_req = 7477902 

Dual Bus Interface Util: 
issued_total_row = 13571168 
issued_total_col = 7477902 
Row_Bus_Util =  0.101281 
CoL_Bus_Util = 0.055807 
Either_Row_CoL_Bus_Util = 0.141637 
Issued_on_Two_Bus_Simul_Util = 0.015450 
issued_two_Eff = 0.109083 
queue_avg = 14.659817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6598
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=114971798 n_act=6803074 n_pre=6803058 n_ref_event=0 n_req=7251104 n_rd=6206464 n_rd_L2_A=0 n_write=0 n_wr_bk=1302844 bw_util=0.2242
n_activity=89223352 dram_eff=0.3367
bk0: 379821a 77960464i bk1: 376007a 78469725i bk2: 406860a 75383770i bk3: 398638a 76095645i bk4: 397697a 76603420i bk5: 398006a 76467329i bk6: 379797a 78440011i bk7: 383946a 78174133i bk8: 381228a 78320029i bk9: 377661a 78785613i bk10: 385728a 77555062i bk11: 384297a 77669564i bk12: 388993a 77329440i bk13: 390162a 77027407i bk14: 385863a 77222044i bk15: 391760a 76675479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061788
Row_Buffer_Locality_read = 0.063291
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318989
Bank_Level_Parallism_Col = 2.498948
Bank_Level_Parallism_Ready = 1.225978
write_to_read_ratio_blp_rw_average = 0.190060
GrpLevelPara = 2.121939 

BW Util details:
bwutil = 0.224166 
total_CMD = 133995638 
util_bw = 30037232 
Wasted_Col = 56788490 
Wasted_Row = 1606277 
Idle = 45563639 

BW Util Bottlenecks: 
RCDc_limit = 93459461 
RCDWRc_limit = 8728652 
WTRc_limit = 36936625 
RTWc_limit = 26423981 
CCDLc_limit = 5857691 
rwq = 0 
CCDLc_limit_alone = 4098117 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555315 

Commands details: 
total_CMD = 133995638 
n_nop = 114971798 
Read = 6206464 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302844 
n_act = 6803074 
n_pre = 6803058 
n_ref = 0 
n_req = 7251104 
total_req = 7509308 

Dual Bus Interface Util: 
issued_total_row = 13606132 
issued_total_col = 7509308 
Row_Bus_Util =  0.101542 
CoL_Bus_Util = 0.056041 
Either_Row_CoL_Bus_Util = 0.141974 
Issued_on_Two_Bus_Simul_Util = 0.015609 
issued_two_Eff = 0.109946 
queue_avg = 15.477190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4772
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=115050017 n_act=6775571 n_pre=6775555 n_ref_event=0 n_req=7210845 n_rd=6170457 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2229
n_activity=89198707 dram_eff=0.3349
bk0: 375009a 79291951i bk1: 372918a 79582837i bk2: 405923a 75834865i bk3: 399389a 76695037i bk4: 390899a 77981135i bk5: 391017a 77926162i bk6: 385811a 78682197i bk7: 385367a 78737960i bk8: 377991a 79264578i bk9: 379243a 79305701i bk10: 387110a 78243769i bk11: 380724a 78958705i bk12: 384040a 78770591i bk13: 381908a 78842956i bk14: 388399a 77559130i bk15: 384709a 78075415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060364
Row_Buffer_Locality_read = 0.061986
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.145028
Bank_Level_Parallism_Col = 2.484654
Bank_Level_Parallism_Ready = 1.222880
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111537 

BW Util details:
bwutil = 0.222921 
total_CMD = 133995638 
util_bw = 29870484 
Wasted_Col = 56854368 
Wasted_Row = 1678766 
Idle = 45592020 

BW Util Bottlenecks: 
RCDc_limit = 93256208 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820980 
rwq = 0 
CCDLc_limit_alone = 4073948 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 133995638 
n_nop = 115050017 
Read = 6170457 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775571 
n_pre = 6775555 
n_ref = 0 
n_req = 7210845 
total_req = 7467621 

Dual Bus Interface Util: 
issued_total_row = 13551126 
issued_total_col = 7467621 
Row_Bus_Util =  0.101131 
CoL_Bus_Util = 0.055730 
Either_Row_CoL_Bus_Util = 0.141390 
Issued_on_Two_Bus_Simul_Util = 0.015472 
issued_two_Eff = 0.109425 
queue_avg = 14.802590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8026
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=114977993 n_act=6796591 n_pre=6796575 n_ref_event=0 n_req=7241092 n_rd=6203804 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2238
n_activity=89391006 dram_eff=0.3355
bk0: 378360a 78986553i bk1: 376134a 79278208i bk2: 394132a 77554130i bk3: 400499a 77045855i bk4: 390439a 77879674i bk5: 397496a 77071959i bk6: 387218a 78378560i bk7: 387034a 78379982i bk8: 383389a 78819040i bk9: 382300a 78956141i bk10: 384437a 78670613i bk11: 386553a 78539659i bk12: 389882a 78051001i bk13: 383649a 78880010i bk14: 389855a 77694947i bk15: 392427a 77295714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061386
Row_Buffer_Locality_read = 0.062715
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146559
Bank_Level_Parallism_Col = 2.490065
Bank_Level_Parallism_Ready = 1.224900
write_to_read_ratio_blp_rw_average = 0.188882
GrpLevelPara = 2.113846 

BW Util details:
bwutil = 0.223839 
total_CMD = 133995638 
util_bw = 29993456 
Wasted_Col = 56985482 
Wasted_Row = 1636853 
Idle = 45379847 

BW Util Bottlenecks: 
RCDc_limit = 93663943 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851800 
rwq = 0 
CCDLc_limit_alone = 4091984 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 133995638 
n_nop = 114977993 
Read = 6203804 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796591 
n_pre = 6796575 
n_ref = 0 
n_req = 7241092 
total_req = 7498364 

Dual Bus Interface Util: 
issued_total_row = 13593166 
issued_total_col = 7498364 
Row_Bus_Util =  0.101445 
CoL_Bus_Util = 0.055960 
Either_Row_CoL_Bus_Util = 0.141927 
Issued_on_Two_Bus_Simul_Util = 0.015477 
issued_two_Eff = 0.109051 
queue_avg = 15.028646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0286
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=133995638 n_nop=115114589 n_act=6743927 n_pre=6743911 n_ref_event=0 n_req=7164745 n_rd=6129671 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.2216
n_activity=89186266 dram_eff=0.3329
bk0: 377591a 80027419i bk1: 374344a 80375786i bk2: 395422a 78595881i bk3: 386030a 79384200i bk4: 384632a 79573817i bk5: 393968a 78553803i bk6: 384089a 79743634i bk7: 375453a 80707386i bk8: 377779a 80409461i bk9: 377875a 80459502i bk10: 380472a 80068783i bk11: 381281a 79887407i bk12: 386292a 79175730i bk13: 380421a 80063498i bk14: 389426a 78801288i bk15: 384596a 78883188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060153
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908387
Bank_Level_Parallism_Col = 2.472689
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188655
GrpLevelPara = 2.101265 

BW Util details:
bwutil = 0.221576 
total_CMD = 133995638 
util_bw = 29690272 
Wasted_Col = 56935465 
Wasted_Row = 1760845 
Idle = 45609056 

BW Util Bottlenecks: 
RCDc_limit = 93095883 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773215 
rwq = 0 
CCDLc_limit_alone = 4040693 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 133995638 
n_nop = 115114589 
Read = 6129671 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743927 
n_pre = 6743911 
n_ref = 0 
n_req = 7164745 
total_req = 7422568 

Dual Bus Interface Util: 
issued_total_row = 13487838 
issued_total_col = 7422568 
Row_Bus_Util =  0.100659 
CoL_Bus_Util = 0.055394 
Either_Row_CoL_Bus_Util = 0.140908 
Issued_on_Two_Bus_Simul_Util = 0.015145 
issued_two_Eff = 0.107481 
queue_avg = 13.643523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6435

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287937, Miss = 3150178, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6252990, Miss = 3142837, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329109, Miss = 3189133, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284821, Miss = 3176214, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277502, Miss = 3140334, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267319, Miss = 3163404, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260316, Miss = 3145876, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340608, Miss = 3168943, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290019, Miss = 3156227, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355611, Miss = 3159880, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293068, Miss = 3169921, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270955, Miss = 3163704, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269379, Miss = 3149840, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320530, Miss = 3171085, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327220, Miss = 3165032, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339021, Miss = 3159608, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356637, Miss = 3177077, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316591, Miss = 3171564, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331119, Miss = 3166280, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213608, Miss = 3146371, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659362, Miss = 3168811, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317287, Miss = 3177182, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6220969, Miss = 3146788, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223263, Miss = 3125052, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155405241
L2_total_cache_misses = 75851341
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76169651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18536859
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150756494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648747
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155405241
icnt_total_pkts_simt_to_mem=155405241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155405241
Req_Network_cycles = 52250853
Req_Network_injected_packets_per_cycle =       2.9742 
Req_Network_conflicts_per_cycle =       1.3145
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4233
Req_Network_out_buffer_full_per_cycle =       0.0343
Req_Network_out_buffer_avg_util =       3.0490

Reply_Network_injected_packets_num = 155405241
Reply_Network_cycles = 52250853
Reply_Network_injected_packets_per_cycle =        2.9742
Reply_Network_conflicts_per_cycle =        1.4771
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4946
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1403
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0991
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 55 min, 26 sec (237326 sec)
gpgpu_simulation_rate = 4811 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 25: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 25 
gpu_sim_cycle = 5812
gpu_sim_insn = 5160
gpu_ipc =       0.8878
gpu_tot_sim_cycle = 52256665
gpu_tot_sim_insn = 1141920858
gpu_tot_ipc =      21.8522
gpu_tot_issued_cta = 53326
gpu_occupancy = 20.7600% 
gpu_tot_occupancy = 60.1217% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0084
partiton_level_parallism_total  =       2.9739
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6138
L2_BW  =       0.3683 GB/Sec
L2_BW_total  =     129.8993 GB/Sec
gpu_total_sim_rate=4811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8078794, Miss = 4575947, Miss_rate = 0.566, Pending_hits = 127247, Reservation_fails = 2184617
	L1D_cache_core[21]: Access = 7983691, Miss = 4488874, Miss_rate = 0.562, Pending_hits = 126901, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863194, Miss = 4423746, Miss_rate = 0.563, Pending_hits = 126252, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839837, Miss = 4403672, Miss_rate = 0.562, Pending_hits = 122433, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705731, Miss = 4284780, Miss_rate = 0.556, Pending_hits = 121129, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759866, Miss = 4350033, Miss_rate = 0.561, Pending_hits = 122429, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235134287
	L1D_total_cache_misses = 131725247
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729416
	L1D_total_cache_reservation_fails = 64768876
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99285909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118975805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729439
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230485513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361675
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53326, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100264704
gpgpu_n_tot_w_icount = 221883272
gpgpu_n_stall_shd_mem = 95894709
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150756516
gpgpu_n_mem_write_global = 4648774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271599602
gpgpu_n_store_insn = 13648173
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71319558
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79672393
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16880339	W0_Idle:238293865	W0_Scoreboard:-466050720	W1:109066874	W2:31146910	W3:14917873	W4:9111012	W5:6351709	W6:4784000	W7:3820366	W8:3162783	W9:2690750	W10:2316698	W11:2051601	W12:1870889	W13:1711067	W14:1584440	W15:1445610	W16:1322931	W17:1224227	W18:1142629	W19:1078422	W20:1056516	W21:1064645	W22:1091606	W23:1077070	W24:1037147	W25:941852	W26:826682	W27:710646	W28:630058	W29:554714	W30:506322	W31:420214	W32:11165009
single_issue_nums: WS0:55702759	WS1:55317843	WS2:55540197	WS3:55322473	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019761320 {8:127470165,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185950960 {40:4648774,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931454040 {40:23286351,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803839304 {40:127470165,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37190192 {8:4648774,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931454040 {40:23286351,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814099 	734778 	1521335 	3297469 	6603843 	9374569 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71086447 	54058052 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522190 	1637432 	162028 	67792 	119396255 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127564163 	20017018 	5889707 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9121 	39179 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066396  1.068775  1.067593  1.065984  1.062353  1.063080  1.063186  1.061483  1.063960  1.062369  1.064785  1.064663  1.064492  1.062362 
dram[1]:  1.062606  1.064011  1.072220  1.071102  1.072121  1.069607  1.068721  1.066407  1.064753  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065973  1.066803  1.063912  1.065807  1.064105  1.063063  1.061510  1.061846  1.061022  1.064173  1.062363  1.063826  1.062240  1.064201 
dram[3]:  1.058977  1.060114  1.065146  1.067430  1.066153  1.069101  1.062480  1.063824  1.063271  1.062414  1.064633  1.065212  1.063323  1.064302  1.063684  1.063673 
dram[4]:  1.062909  1.060411  1.067942  1.067185  1.065249  1.067543  1.063760  1.063126  1.062335  1.060836  1.067435  1.066475  1.063015  1.063699  1.064350  1.062130 
dram[5]:  1.058815  1.062536  1.070171  1.067845  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066124  1.060481  1.061234  1.063801  1.063138 
dram[6]:  1.062018  1.061244  1.066928  1.068429  1.066747  1.063941  1.062988  1.065454  1.062051  1.062093  1.062441  1.064692  1.063027  1.065014  1.062942  1.064576 
dram[7]:  1.060631  1.060294  1.067677  1.068402  1.067139  1.066537  1.062330  1.061438  1.062693  1.061105  1.065195  1.064663  1.066285  1.064971  1.064066  1.063622 
dram[8]:  1.060801  1.060684  1.072222  1.070347  1.069651  1.070631  1.062947  1.064299  1.063254  1.063154  1.066252  1.067520  1.067574  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059161  1.069745  1.068193  1.065070  1.064986  1.064973  1.065045  1.060677  1.060899  1.067428  1.065087  1.065267  1.064574  1.063703  1.062306 
dram[10]:  1.060523  1.059637  1.067234  1.068375  1.068865  1.068832  1.068492  1.064952  1.065572  1.061997  1.066348  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062013  1.063182  1.065282  1.062958  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86619884/81377100 = 1.064426
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377572    373935    389300    395355    396143    394712    373292    376364    382825    380902    378709    376894    386790    385255    394467    388340 
dram[1]:    380068    380299    404019    402053    398835    396701    388649    383994    380756    388380    382326    374848    389173    385376    394231    393483 
dram[2]:    380913    374920    392700    394009    393209    392593    379299    385367    382649    378674    371189    384708    382338    387905    386957    394152 
dram[3]:    375722    375963    389380    398371    395765    399355    382458    381075    378590    385531    380823    384362    381149    383462    390908    389748 
dram[4]:    377217    376050    397814    400845    390331    395061    379574    382889    385294    382496    383821    382116    381547    381664    389553    387681 
dram[5]:    376588    379433    405208    394279    397349    399194    384944    381842    384293    384939    381467    385590    378222    378747    390781    388609 
dram[6]:    381893    379643    395883    400391    395134    393732    380581    388095    379907    378810    376834    380247    376823    385481    391718    393622 
dram[7]:    377133    377346    401915    401358    398241    396114    378109    376943    379085    378359    384718    384504    386824    383951    387912    389941 
dram[8]:    379821    376007    406860    398638    397697    398006    379797    383946    381228    377661    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372918    405923    399389    390899    391017    385811    385367    377991    379243    387110    380724    384040    381908    388399    384709 
dram[10]:    378360    376134    394132    400499    390439    397496    387218    387034    383389    382300    384437    386553    389882    383649    389855    392427 
dram[11]:    377591    374344    395422    386030    384632    393968    384089    375453    377779    377875    380472    381281    386292    380421    389426    384596 
total dram reads = 74145371
bank skew: 406860/371189 = 1.10
chip skew: 6223191/6129671 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80367     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81223     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83997     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81544     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81727     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560574
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=115115821 n_act=6752430 n_pre=6752414 n_ref_event=0 n_req=7184083 n_rd=6150855 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.2221
n_activity=89185361 dram_eff=0.3337
bk0: 377572a 79699601i bk1: 373935a 80095651i bk2: 389300a 78604123i bk3: 395355a 77900342i bk4: 396143a 77895116i bk5: 394712a 78061488i bk6: 373292a 80508027i bk7: 376364a 80161680i bk8: 382825a 79382047i bk9: 380902a 79465476i bk10: 378709a 79667027i bk11: 376894a 80018200i bk12: 386790a 78817677i bk13: 385255a 78948210i bk14: 394467a 77493548i bk15: 388340a 78163198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061508
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023694
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.222078 
total_CMD = 134010541 
util_bw = 29760844 
Wasted_Col = 56876116 
Wasted_Row = 1744532 
Idle = 45629049 

BW Util Bottlenecks: 
RCDc_limit = 93151495 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801875 
rwq = 0 
CCDLc_limit_alone = 4060699 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134010541 
n_nop = 115115821 
Read = 6150855 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752430 
n_pre = 6752414 
n_ref = 0 
n_req = 7184083 
total_req = 7440211 

Dual Bus Interface Util: 
issued_total_row = 13504844 
issued_total_col = 7440211 
Row_Bus_Util =  0.100774 
CoL_Bus_Util = 0.055520 
Either_Row_CoL_Bus_Util = 0.140994 
Issued_on_Two_Bus_Simul_Util = 0.015300 
issued_two_Eff = 0.108514 
queue_avg = 14.437818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4378
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=114951188 n_act=6811231 n_pre=6811215 n_ref_event=0 n_req=7270026 n_rd=6223191 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2247
n_activity=89251659 dram_eff=0.3374
bk0: 380068a 77686567i bk1: 380299a 77706716i bk2: 404019a 75214683i bk3: 402053a 75503087i bk4: 398835a 76130110i bk5: 396701a 76425547i bk6: 388649a 77334895i bk7: 383994a 77919792i bk8: 380756a 78171889i bk9: 388380a 77318596i bk10: 382326a 77868865i bk11: 374848a 78737913i bk12: 389173a 76899371i bk13: 385376a 77341173i bk14: 394231a 76017568i bk15: 393483a 76033665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063108
Row_Buffer_Locality_read = 0.064320
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381519
Bank_Level_Parallism_Col = 2.504666
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125472 

BW Util details:
bwutil = 0.224700 
total_CMD = 134010541 
util_bw = 30112228 
Wasted_Col = 56799689 
Wasted_Row = 1577044 
Idle = 45521580 

BW Util Bottlenecks: 
RCDc_limit = 93546613 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876227 
rwq = 0 
CCDLc_limit_alone = 4103779 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 134010541 
n_nop = 114951188 
Read = 6223191 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811231 
n_pre = 6811215 
n_ref = 0 
n_req = 7270026 
total_req = 7528057 

Dual Bus Interface Util: 
issued_total_row = 13622446 
issued_total_col = 7528057 
Row_Bus_Util =  0.101652 
CoL_Bus_Util = 0.056175 
Either_Row_CoL_Bus_Util = 0.142223 
Issued_on_Two_Bus_Simul_Util = 0.015604 
issued_two_Eff = 0.109718 
queue_avg = 16.375093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3751
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=115060482 n_act=6775320 n_pre=6775304 n_ref_event=0 n_req=7203933 n_rd=6161582 n_rd_L2_A=0 n_write=0 n_wr_bk=1300598 bw_util=0.2227
n_activity=89192628 dram_eff=0.3347
bk0: 380913a 78663355i bk1: 374920a 79313768i bk2: 392700a 77818732i bk3: 394009a 77763452i bk4: 393209a 77817430i bk5: 392593a 77865975i bk6: 379299a 79562151i bk7: 385367a 78820827i bk8: 382649a 79132271i bk9: 378674a 79567585i bk10: 371189a 80334134i bk11: 384708a 78905491i bk12: 382338a 78866542i bk13: 387905a 78167815i bk14: 386957a 77970474i bk15: 394152a 77206907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059497
Row_Buffer_Locality_read = 0.061049
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100738
Bank_Level_Parallism_Col = 2.483940
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189515
GrpLevelPara = 2.109860 

BW Util details:
bwutil = 0.222734 
total_CMD = 134010541 
util_bw = 29848720 
Wasted_Col = 56883750 
Wasted_Row = 1679837 
Idle = 45598234 

BW Util Bottlenecks: 
RCDc_limit = 93260560 
RCDWRc_limit = 8775832 
WTRc_limit = 36843299 
RTWc_limit = 26113386 
CCDLc_limit = 5818182 
rwq = 0 
CCDLc_limit_alone = 4069998 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257407 

Commands details: 
total_CMD = 134010541 
n_nop = 115060482 
Read = 6161582 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300598 
n_act = 6775320 
n_pre = 6775304 
n_ref = 0 
n_req = 7203933 
total_req = 7462180 

Dual Bus Interface Util: 
issued_total_row = 13550624 
issued_total_col = 7462180 
Row_Bus_Util =  0.101116 
CoL_Bus_Util = 0.055684 
Either_Row_CoL_Bus_Util = 0.141407 
Issued_on_Two_Bus_Simul_Util = 0.015392 
issued_two_Eff = 0.108852 
queue_avg = 14.293610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2936
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=115050493 n_act=6778769 n_pre=6778753 n_ref_event=0 n_req=7212662 n_rd=6172662 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2229
n_activity=89217928 dram_eff=0.3349
bk0: 375722a 79132291i bk1: 375963a 79451773i bk2: 389380a 78074717i bk3: 398371a 76959717i bk4: 395765a 77654691i bk5: 399355a 77170893i bk6: 382458a 78905768i bk7: 381075a 79422012i bk8: 378590a 79670204i bk9: 385531a 78576988i bk10: 380823a 79311981i bk11: 384362a 78889352i bk12: 381149a 79166669i bk13: 383462a 78947120i bk14: 390908a 77600304i bk15: 389748a 77555872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060157
Row_Buffer_Locality_read = 0.061653
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113343
Bank_Level_Parallism_Col = 2.485753
Bank_Level_Parallism_Ready = 1.223569
write_to_read_ratio_blp_rw_average = 0.189694
GrpLevelPara = 2.110909 

BW Util details:
bwutil = 0.222941 
total_CMD = 134010541 
util_bw = 29876468 
Wasted_Col = 56892872 
Wasted_Row = 1661900 
Idle = 45579301 

BW Util Bottlenecks: 
RCDc_limit = 93347957 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830082 
rwq = 0 
CCDLc_limit_alone = 4076314 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134010541 
n_nop = 115050493 
Read = 6172662 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778769 
n_pre = 6778753 
n_ref = 0 
n_req = 7212662 
total_req = 7469117 

Dual Bus Interface Util: 
issued_total_row = 13557522 
issued_total_col = 7469117 
Row_Bus_Util =  0.101168 
CoL_Bus_Util = 0.055735 
Either_Row_CoL_Bus_Util = 0.141482 
Issued_on_Two_Bus_Simul_Util = 0.015421 
issued_two_Eff = 0.108997 
queue_avg = 14.517262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5173
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=115056836 n_act=6776129 n_pre=6776113 n_ref_event=0 n_req=7211795 n_rd=6173953 n_rd_L2_A=0 n_write=0 n_wr_bk=1294499 bw_util=0.2229
n_activity=89241811 dram_eff=0.3348
bk0: 377217a 79383823i bk1: 376050a 79429196i bk2: 397814a 77444230i bk3: 400845a 76790352i bk4: 390331a 78269363i bk5: 395061a 77675245i bk6: 379574a 79665043i bk7: 382889a 79340245i bk8: 385294a 78959490i bk9: 382496a 79338157i bk10: 383821a 79180797i bk11: 382116a 79177212i bk12: 381547a 79178932i bk13: 381664a 79289139i bk14: 389553a 78032391i bk15: 387681a 78127425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060410
Row_Buffer_Locality_read = 0.062009
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.079032
Bank_Level_Parallism_Col = 2.484949
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189176
GrpLevelPara = 2.109626 

BW Util details:
bwutil = 0.222921 
total_CMD = 134010541 
util_bw = 29873808 
Wasted_Col = 56910752 
Wasted_Row = 1670278 
Idle = 45555703 

BW Util Bottlenecks: 
RCDc_limit = 93346147 
RCDWRc_limit = 8723958 
WTRc_limit = 36722272 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833383 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134010541 
n_nop = 115056836 
Read = 6173953 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294499 
n_act = 6776129 
n_pre = 6776113 
n_ref = 0 
n_req = 7211795 
total_req = 7468452 

Dual Bus Interface Util: 
issued_total_row = 13552242 
issued_total_col = 7468452 
Row_Bus_Util =  0.101128 
CoL_Bus_Util = 0.055730 
Either_Row_CoL_Bus_Util = 0.141434 
Issued_on_Two_Bus_Simul_Util = 0.015424 
issued_two_Eff = 0.109055 
queue_avg = 14.356883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3569
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=115017013 n_act=6796634 n_pre=6796618 n_ref_event=0 n_req=7231902 n_rd=6191485 n_rd_L2_A=0 n_write=0 n_wr_bk=1297598 bw_util=0.2235
n_activity=89204336 dram_eff=0.3358
bk0: 376588a 78686000i bk1: 379433a 78543545i bk2: 405208a 75927663i bk3: 394279a 76952106i bk4: 397349a 76904876i bk5: 399194a 76661615i bk6: 384944a 78330711i bk7: 381842a 78822661i bk8: 384293a 78394006i bk9: 384939a 78525248i bk10: 381467a 78609412i bk11: 385590a 78217335i bk12: 378222a 78941087i bk13: 378747a 78878649i bk14: 390781a 77124199i bk15: 388609a 77317533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060187
Row_Buffer_Locality_read = 0.061820
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223335
Bank_Level_Parallism_Col = 2.489606
Bank_Level_Parallism_Ready = 1.222922
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115232 

BW Util details:
bwutil = 0.223537 
total_CMD = 134010541 
util_bw = 29956332 
Wasted_Col = 56867064 
Wasted_Row = 1605373 
Idle = 45581772 

BW Util Bottlenecks: 
RCDc_limit = 93504789 
RCDWRc_limit = 8738583 
WTRc_limit = 36812013 
RTWc_limit = 26264269 
CCDLc_limit = 5835209 
rwq = 0 
CCDLc_limit_alone = 4087386 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402833 

Commands details: 
total_CMD = 134010541 
n_nop = 115017013 
Read = 6191485 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297598 
n_act = 6796634 
n_pre = 6796618 
n_ref = 0 
n_req = 7231902 
total_req = 7489083 

Dual Bus Interface Util: 
issued_total_row = 13593252 
issued_total_col = 7489083 
Row_Bus_Util =  0.101434 
CoL_Bus_Util = 0.055884 
Either_Row_CoL_Bus_Util = 0.141732 
Issued_on_Two_Bus_Simul_Util = 0.015587 
issued_two_Eff = 0.109975 
queue_avg = 14.877131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8771
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=115041490 n_act=6781832 n_pre=6781816 n_ref_event=0 n_req=7216279 n_rd=6178794 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2231
n_activity=89259216 dram_eff=0.3349
bk0: 381893a 78690532i bk1: 379643a 79130593i bk2: 395883a 77642085i bk3: 400391a 76963561i bk4: 395134a 77639781i bk5: 393732a 77731085i bk6: 380581a 79395762i bk7: 388095a 78397136i bk8: 379907a 79709387i bk9: 378810a 79775311i bk10: 376834a 79643731i bk11: 380247a 79226833i bk12: 376823a 79379818i bk13: 385481a 78568954i bk14: 391718a 77432046i bk15: 393622a 77175870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061654
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109045
Bank_Level_Parallism_Col = 2.486502
Bank_Level_Parallism_Ready = 1.223764
write_to_read_ratio_blp_rw_average = 0.189209
GrpLevelPara = 2.111621 

BW Util details:
bwutil = 0.223060 
total_CMD = 134010541 
util_bw = 29892328 
Wasted_Col = 56911525 
Wasted_Row = 1665142 
Idle = 45541546 

BW Util Bottlenecks: 
RCDc_limit = 93442972 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827010 
rwq = 0 
CCDLc_limit_alone = 4080034 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134010541 
n_nop = 115041490 
Read = 6178794 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781832 
n_pre = 6781816 
n_ref = 0 
n_req = 7216279 
total_req = 7473082 

Dual Bus Interface Util: 
issued_total_row = 13563648 
issued_total_col = 7473082 
Row_Bus_Util =  0.101213 
CoL_Bus_Util = 0.055765 
Either_Row_CoL_Bus_Util = 0.141549 
Issued_on_Two_Bus_Simul_Util = 0.015429 
issued_two_Eff = 0.109003 
queue_avg = 14.434362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4344
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=115031739 n_act=6785592 n_pre=6785576 n_ref_event=0 n_req=7221418 n_rd=6182453 n_rd_L2_A=0 n_write=0 n_wr_bk=1295449 bw_util=0.2232
n_activity=89264814 dram_eff=0.3351
bk0: 377133a 79295951i bk1: 377346a 79121432i bk2: 401915a 76416781i bk3: 401358a 76606411i bk4: 398241a 77170037i bk5: 396114a 77416918i bk6: 378109a 79405671i bk7: 376943a 79610620i bk8: 379085a 79623916i bk9: 378359a 79332629i bk10: 384718a 78603460i bk11: 384504a 78596210i bk12: 386824a 78266705i bk13: 383951a 78387045i bk14: 387912a 77652002i bk15: 389941a 77510835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061910
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148211
Bank_Level_Parallism_Col = 2.487030
Bank_Level_Parallism_Ready = 1.223077
write_to_read_ratio_blp_rw_average = 0.189603
GrpLevelPara = 2.112929 

BW Util details:
bwutil = 0.223203 
total_CMD = 134010541 
util_bw = 29911608 
Wasted_Col = 56904114 
Wasted_Row = 1656152 
Idle = 45538667 

BW Util Bottlenecks: 
RCDc_limit = 93438390 
RCDWRc_limit = 8728977 
WTRc_limit = 36730656 
RTWc_limit = 26253584 
CCDLc_limit = 5829304 
rwq = 0 
CCDLc_limit_alone = 4078859 
WTRc_limit_alone = 35844932 
RTWc_limit_alone = 25388863 

Commands details: 
total_CMD = 134010541 
n_nop = 115031739 
Read = 6182453 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295449 
n_act = 6785592 
n_pre = 6785576 
n_ref = 0 
n_req = 7221418 
total_req = 7477902 

Dual Bus Interface Util: 
issued_total_row = 13571168 
issued_total_col = 7477902 
Row_Bus_Util =  0.101269 
CoL_Bus_Util = 0.055801 
Either_Row_CoL_Bus_Util = 0.141622 
Issued_on_Two_Bus_Simul_Util = 0.015449 
issued_two_Eff = 0.109083 
queue_avg = 14.658186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6582
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=114986701 n_act=6803074 n_pre=6803058 n_ref_event=0 n_req=7251104 n_rd=6206464 n_rd_L2_A=0 n_write=0 n_wr_bk=1302844 bw_util=0.2241
n_activity=89223352 dram_eff=0.3367
bk0: 379821a 77975367i bk1: 376007a 78484628i bk2: 406860a 75398673i bk3: 398638a 76110548i bk4: 397697a 76618323i bk5: 398006a 76482232i bk6: 379797a 78454914i bk7: 383946a 78189036i bk8: 381228a 78334932i bk9: 377661a 78800516i bk10: 385728a 77569965i bk11: 384297a 77684467i bk12: 388993a 77344343i bk13: 390162a 77042310i bk14: 385863a 77236947i bk15: 391760a 76690382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061788
Row_Buffer_Locality_read = 0.063291
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318989
Bank_Level_Parallism_Col = 2.498948
Bank_Level_Parallism_Ready = 1.225978
write_to_read_ratio_blp_rw_average = 0.190060
GrpLevelPara = 2.121939 

BW Util details:
bwutil = 0.224141 
total_CMD = 134010541 
util_bw = 30037232 
Wasted_Col = 56788490 
Wasted_Row = 1606277 
Idle = 45578542 

BW Util Bottlenecks: 
RCDc_limit = 93459461 
RCDWRc_limit = 8728652 
WTRc_limit = 36936625 
RTWc_limit = 26423981 
CCDLc_limit = 5857691 
rwq = 0 
CCDLc_limit_alone = 4098117 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555315 

Commands details: 
total_CMD = 134010541 
n_nop = 114986701 
Read = 6206464 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302844 
n_act = 6803074 
n_pre = 6803058 
n_ref = 0 
n_req = 7251104 
total_req = 7509308 

Dual Bus Interface Util: 
issued_total_row = 13606132 
issued_total_col = 7509308 
Row_Bus_Util =  0.101530 
CoL_Bus_Util = 0.056035 
Either_Row_CoL_Bus_Util = 0.141958 
Issued_on_Two_Bus_Simul_Util = 0.015608 
issued_two_Eff = 0.109946 
queue_avg = 15.475469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4755
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=115064920 n_act=6775571 n_pre=6775555 n_ref_event=0 n_req=7210845 n_rd=6170457 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2229
n_activity=89198707 dram_eff=0.3349
bk0: 375009a 79306854i bk1: 372918a 79597740i bk2: 405923a 75849768i bk3: 399389a 76709940i bk4: 390899a 77996038i bk5: 391017a 77941065i bk6: 385811a 78697100i bk7: 385367a 78752863i bk8: 377991a 79279481i bk9: 379243a 79320604i bk10: 387110a 78258672i bk11: 380724a 78973608i bk12: 384040a 78785494i bk13: 381908a 78857859i bk14: 388399a 77574033i bk15: 384709a 78090318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060364
Row_Buffer_Locality_read = 0.061986
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.145028
Bank_Level_Parallism_Col = 2.484654
Bank_Level_Parallism_Ready = 1.222880
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111537 

BW Util details:
bwutil = 0.222897 
total_CMD = 134010541 
util_bw = 29870484 
Wasted_Col = 56854368 
Wasted_Row = 1678766 
Idle = 45606923 

BW Util Bottlenecks: 
RCDc_limit = 93256208 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820980 
rwq = 0 
CCDLc_limit_alone = 4073948 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134010541 
n_nop = 115064920 
Read = 6170457 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775571 
n_pre = 6775555 
n_ref = 0 
n_req = 7210845 
total_req = 7467621 

Dual Bus Interface Util: 
issued_total_row = 13551126 
issued_total_col = 7467621 
Row_Bus_Util =  0.101120 
CoL_Bus_Util = 0.055724 
Either_Row_CoL_Bus_Util = 0.141374 
Issued_on_Two_Bus_Simul_Util = 0.015470 
issued_two_Eff = 0.109425 
queue_avg = 14.800944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8009
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=114992896 n_act=6796591 n_pre=6796575 n_ref_event=0 n_req=7241092 n_rd=6203804 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2238
n_activity=89391006 dram_eff=0.3355
bk0: 378360a 79001456i bk1: 376134a 79293111i bk2: 394132a 77569033i bk3: 400499a 77060758i bk4: 390439a 77894577i bk5: 397496a 77086862i bk6: 387218a 78393463i bk7: 387034a 78394885i bk8: 383389a 78833943i bk9: 382300a 78971044i bk10: 384437a 78685516i bk11: 386553a 78554562i bk12: 389882a 78065904i bk13: 383649a 78894913i bk14: 389855a 77709850i bk15: 392427a 77310617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061386
Row_Buffer_Locality_read = 0.062715
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146559
Bank_Level_Parallism_Col = 2.490065
Bank_Level_Parallism_Ready = 1.224900
write_to_read_ratio_blp_rw_average = 0.188882
GrpLevelPara = 2.113846 

BW Util details:
bwutil = 0.223814 
total_CMD = 134010541 
util_bw = 29993456 
Wasted_Col = 56985482 
Wasted_Row = 1636853 
Idle = 45394750 

BW Util Bottlenecks: 
RCDc_limit = 93663943 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851800 
rwq = 0 
CCDLc_limit_alone = 4091984 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134010541 
n_nop = 114992896 
Read = 6203804 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796591 
n_pre = 6796575 
n_ref = 0 
n_req = 7241092 
total_req = 7498364 

Dual Bus Interface Util: 
issued_total_row = 13593166 
issued_total_col = 7498364 
Row_Bus_Util =  0.101434 
CoL_Bus_Util = 0.055954 
Either_Row_CoL_Bus_Util = 0.141912 
Issued_on_Two_Bus_Simul_Util = 0.015476 
issued_two_Eff = 0.109051 
queue_avg = 15.026974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.027
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134010541 n_nop=115129492 n_act=6743927 n_pre=6743911 n_ref_event=0 n_req=7164745 n_rd=6129671 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.2216
n_activity=89186266 dram_eff=0.3329
bk0: 377591a 80042322i bk1: 374344a 80390689i bk2: 395422a 78610784i bk3: 386030a 79399103i bk4: 384632a 79588720i bk5: 393968a 78568706i bk6: 384089a 79758537i bk7: 375453a 80722289i bk8: 377779a 80424364i bk9: 377875a 80474405i bk10: 380472a 80083686i bk11: 381281a 79902310i bk12: 386292a 79190633i bk13: 380421a 80078401i bk14: 389426a 78816191i bk15: 384596a 78898091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060153
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908387
Bank_Level_Parallism_Col = 2.472689
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188655
GrpLevelPara = 2.101265 

BW Util details:
bwutil = 0.221552 
total_CMD = 134010541 
util_bw = 29690272 
Wasted_Col = 56935465 
Wasted_Row = 1760845 
Idle = 45623959 

BW Util Bottlenecks: 
RCDc_limit = 93095883 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773215 
rwq = 0 
CCDLc_limit_alone = 4040693 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134010541 
n_nop = 115129492 
Read = 6129671 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743927 
n_pre = 6743911 
n_ref = 0 
n_req = 7164745 
total_req = 7422568 

Dual Bus Interface Util: 
issued_total_row = 13487838 
issued_total_col = 7422568 
Row_Bus_Util =  0.100648 
CoL_Bus_Util = 0.055388 
Either_Row_CoL_Bus_Util = 0.140892 
Issued_on_Two_Bus_Simul_Util = 0.015143 
issued_two_Eff = 0.107481 
queue_avg = 13.642006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.642

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287942, Miss = 3150182, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6252995, Miss = 3142841, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329114, Miss = 3189137, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284824, Miss = 3176216, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277502, Miss = 3140334, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267319, Miss = 3163404, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260316, Miss = 3145876, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340608, Miss = 3168943, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290019, Miss = 3156227, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355611, Miss = 3159880, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293068, Miss = 3169921, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270955, Miss = 3163704, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269379, Miss = 3149840, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320530, Miss = 3171085, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327220, Miss = 3165032, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339021, Miss = 3159608, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356637, Miss = 3177077, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316591, Miss = 3171564, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331123, Miss = 3166280, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213612, Miss = 3146371, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659367, Miss = 3168811, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317291, Miss = 3177182, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6220977, Miss = 3146791, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223269, Miss = 3125056, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155405290
L2_total_cache_misses = 75851362
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76169673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18536859
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942783
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150756516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155405290
icnt_total_pkts_simt_to_mem=155405290
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155405290
Req_Network_cycles = 52256665
Req_Network_injected_packets_per_cycle =       2.9739 
Req_Network_conflicts_per_cycle =       1.3144
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4229
Req_Network_out_buffer_full_per_cycle =       0.0343
Req_Network_out_buffer_avg_util =       3.0486

Reply_Network_injected_packets_num = 155405290
Reply_Network_cycles = 52256665
Reply_Network_injected_packets_per_cycle =        2.9739
Reply_Network_conflicts_per_cycle =        1.4770
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4946
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1402
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0991
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 55 min, 31 sec (237331 sec)
gpgpu_simulation_rate = 4811 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 26: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 26806
gpu_sim_insn = 20280
gpu_ipc =       0.7565
gpu_tot_sim_cycle = 52283471
gpu_tot_sim_insn = 1141941138
gpu_tot_ipc =      21.8413
gpu_tot_issued_cta = 53327
gpu_occupancy = 13.0559% 
gpu_tot_occupancy = 60.1208% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0223
partiton_level_parallism_total  =       2.9724
partiton_level_parallism_util =       1.0017
partiton_level_parallism_util_total  =       4.6138
L2_BW  =       0.9728 GB/Sec
L2_BW_total  =     129.8332 GB/Sec
gpu_total_sim_rate=4811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983691, Miss = 4488874, Miss_rate = 0.562, Pending_hits = 126901, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863194, Miss = 4423746, Miss_rate = 0.563, Pending_hits = 126252, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839837, Miss = 4403672, Miss_rate = 0.562, Pending_hits = 122433, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705731, Miss = 4284780, Miss_rate = 0.556, Pending_hits = 121129, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759866, Miss = 4350033, Miss_rate = 0.561, Pending_hits = 122429, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235136805
	L1D_total_cache_misses = 131725737
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729579
	L1D_total_cache_reservation_fails = 64768946
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99287751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729602
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230488004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648801

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53327, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100353024
gpgpu_n_tot_w_icount = 221886032
gpgpu_n_stall_shd_mem = 95895512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150757086
gpgpu_n_mem_write_global = 4648801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271603250
gpgpu_n_store_insn = 13648201
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71322118
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79673153
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16880481	W0_Idle:238318168	W0_Scoreboard:-465990705	W1:109067989	W2:31147191	W3:14917953	W4:9111186	W5:6351801	W6:4784028	W7:3820540	W8:3162907	W9:2690750	W10:2316738	W11:2051643	W12:1870917	W13:1711149	W14:1584440	W15:1445610	W16:1323015	W17:1224227	W18:1142646	W19:1078439	W20:1056516	W21:1064662	W22:1091606	W23:1077081	W24:1037147	W25:941880	W26:826710	W27:710646	W28:630058	W29:554725	W30:506333	W31:420214	W32:11165285
single_issue_nums: WS0:55703737	WS1:55318417	WS2:55540833	WS3:55323045	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019765208 {8:127470651,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185952040 {40:4648801,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931457400 {40:23286435,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803858744 {40:127470651,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37190408 {8:4648801,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931457400 {40:23286435,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814297 	734778 	1521336 	3297473 	6603847 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71086836 	54058260 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522274 	1637432 	162028 	67792 	119396768 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127564740 	20017037 	5889708 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9132 	39190 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067593  1.065984  1.062353  1.063080  1.063188  1.061485  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064011  1.072220  1.071104  1.072121  1.069607  1.068721  1.066407  1.064753  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064107  1.063063  1.061512  1.061846  1.061022  1.064173  1.062363  1.063826  1.062240  1.064201 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066153  1.069101  1.062480  1.063824  1.063271  1.062418  1.064633  1.065211  1.063323  1.064302  1.063684  1.063673 
dram[4]:  1.062909  1.060411  1.067955  1.067194  1.065249  1.067543  1.063760  1.063126  1.062335  1.060841  1.067435  1.066475  1.063015  1.063699  1.064349  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066126  1.060481  1.061234  1.063801  1.063138 
dram[6]:  1.062018  1.061244  1.066930  1.068429  1.066747  1.063941  1.062988  1.065454  1.062051  1.062096  1.062441  1.064692  1.063027  1.065014  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062329  1.061440  1.062693  1.061105  1.065195  1.064663  1.066285  1.064976  1.064066  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062947  1.064299  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063703  1.062306 
dram[10]:  1.060523  1.059637  1.067253  1.068389  1.068865  1.068832  1.068492  1.064952  1.065574  1.061998  1.066348  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062020  1.063182  1.065282  1.062957  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620092/81377215 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377573    373935    389303    395356    396143    394713    373293    376365    382827    380904    378709    376894    386790    385256    394469    388343 
dram[1]:    380070    380299    404019    402058    398835    396701    388649    383994    380757    388381    382326    374849    389173    385376    394231    393483 
dram[2]:    380913    374921    392704    394013    393209    392593    379302    385368    382651    378674    371189    384708    382338    387905    386957    394152 
dram[3]:    375722    375963    389384    398379    395765    399355    382458    381075    378590    385534    380823    384364    381149    383462    390909    389748 
dram[4]:    377217    376050    397821    400852    390331    395061    379574    382889    385295    382499    383821    382116    381547    381664    389556    387681 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384293    384939    381467    385592    378222    378747    390781    388609 
dram[6]:    381893    379643    395886    400391    395134    393732    380581    388095    379907    378812    376834    380247    376823    385481    391720    393624 
dram[7]:    377134    377346    401916    401360    398241    396114    378111    376947    379086    378359    384719    384505    386825    383953    387912    389941 
dram[8]:    379822    376007    406866    398643    397698    398006    379797    383948    381230    377663    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405924    399392    390899    391017    385811    385367    377995    379248    387111    380724    384040    381908    388399    384709 
dram[10]:    378361    376135    394142    400507    390440    397497    387219    387034    383391    382306    384438    386553    389884    383649    389855    392427 
dram[11]:    377591    374345    395425    386035    384633    393968    384091    375453    377779    377875    380472    381281    386292    380421    389428    384596 
total dram reads = 74145575
bank skew: 406866/371189 = 1.10
chip skew: 6223201/6129685 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80367     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560578
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115184518 n_act=6752443 n_pre=6752427 n_ref_event=0 n_req=7184101 n_rd=6150873 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.222
n_activity=89186399 dram_eff=0.3337
bk0: 377573a 79768291i bk1: 373935a 80164391i bk2: 389303a 78672766i bk3: 395356a 77969032i bk4: 396143a 77963856i bk5: 394713a 78130173i bk6: 373293a 80576720i bk7: 376365a 80230371i bk8: 382827a 79450736i bk9: 380904a 79534163i bk10: 378709a 79735767i bk11: 376894a 80086942i bk12: 386790a 78886421i bk13: 385256a 79016906i bk14: 394469a 77562243i bk15: 388343a 78231837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061509
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023639
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221965 
total_CMD = 134079282 
util_bw = 29760916 
Wasted_Col = 56876404 
Wasted_Row = 1744756 
Idle = 45697206 

BW Util Bottlenecks: 
RCDc_limit = 93151794 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801879 
rwq = 0 
CCDLc_limit_alone = 4060703 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134079282 
n_nop = 115184518 
Read = 6150873 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752443 
n_pre = 6752427 
n_ref = 0 
n_req = 7184101 
total_req = 7440229 

Dual Bus Interface Util: 
issued_total_row = 13504870 
issued_total_col = 7440229 
Row_Bus_Util =  0.100723 
CoL_Bus_Util = 0.055491 
Either_Row_CoL_Bus_Util = 0.140922 
Issued_on_Two_Bus_Simul_Util = 0.015292 
issued_two_Eff = 0.108513 
queue_avg = 14.430416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115019905 n_act=6811238 n_pre=6811222 n_ref_event=0 n_req=7270036 n_rd=6223201 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2246
n_activity=89252298 dram_eff=0.3374
bk0: 380070a 77755309i bk1: 380299a 77775458i bk2: 404019a 75283426i bk3: 402058a 75571589i bk4: 398835a 76198847i bk5: 396701a 76494286i bk6: 388649a 77403636i bk7: 383994a 77988534i bk8: 380757a 78240583i bk9: 388381a 77387287i bk10: 382326a 77937604i bk11: 374849a 78806604i bk12: 389173a 76968110i bk13: 385376a 77409914i bk14: 394231a 76086310i bk15: 393483a 76102407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063108
Row_Buffer_Locality_read = 0.064321
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381480
Bank_Level_Parallism_Col = 2.504663
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125469 

BW Util details:
bwutil = 0.224586 
total_CMD = 134079282 
util_bw = 30112268 
Wasted_Col = 56799859 
Wasted_Row = 1577228 
Idle = 45589927 

BW Util Bottlenecks: 
RCDc_limit = 93546781 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876229 
rwq = 0 
CCDLc_limit_alone = 4103781 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 134079282 
n_nop = 115019905 
Read = 6223201 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811238 
n_pre = 6811222 
n_ref = 0 
n_req = 7270036 
total_req = 7528067 

Dual Bus Interface Util: 
issued_total_row = 13622460 
issued_total_col = 7528067 
Row_Bus_Util =  0.101600 
CoL_Bus_Util = 0.056146 
Either_Row_CoL_Bus_Util = 0.142150 
Issued_on_Two_Bus_Simul_Util = 0.015596 
issued_two_Eff = 0.109718 
queue_avg = 16.366697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3667
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115129198 n_act=6775325 n_pre=6775309 n_ref_event=0 n_req=7203948 n_rd=6161597 n_rd_L2_A=0 n_write=0 n_wr_bk=1300598 bw_util=0.2226
n_activity=89193278 dram_eff=0.3347
bk0: 380913a 78732097i bk1: 374921a 79382461i bk2: 392704a 77887472i bk3: 394013a 77832192i bk4: 393209a 77886171i bk5: 392593a 77934716i bk6: 379302a 79630790i bk7: 385368a 78889518i bk8: 382651a 79200962i bk9: 378674a 79636324i bk10: 371189a 80402875i bk11: 384708a 78974233i bk12: 382338a 78935284i bk13: 387905a 78236557i bk14: 386957a 78039216i bk15: 394152a 77275649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059498
Row_Buffer_Locality_read = 0.061051
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100712
Bank_Level_Parallism_Col = 2.483938
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109858 

BW Util details:
bwutil = 0.222620 
total_CMD = 134079282 
util_bw = 29848780 
Wasted_Col = 56883872 
Wasted_Row = 1679949 
Idle = 45666681 

BW Util Bottlenecks: 
RCDc_limit = 93260680 
RCDWRc_limit = 8775832 
WTRc_limit = 36843299 
RTWc_limit = 26113386 
CCDLc_limit = 5818184 
rwq = 0 
CCDLc_limit_alone = 4070000 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257407 

Commands details: 
total_CMD = 134079282 
n_nop = 115129198 
Read = 6161597 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300598 
n_act = 6775325 
n_pre = 6775309 
n_ref = 0 
n_req = 7203948 
total_req = 7462195 

Dual Bus Interface Util: 
issued_total_row = 13550634 
issued_total_col = 7462195 
Row_Bus_Util =  0.101064 
CoL_Bus_Util = 0.055655 
Either_Row_CoL_Bus_Util = 0.141335 
Issued_on_Two_Bus_Simul_Util = 0.015385 
issued_two_Eff = 0.108851 
queue_avg = 14.286282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115119204 n_act=6778775 n_pre=6778759 n_ref_event=0 n_req=7212680 n_rd=6172680 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2228
n_activity=89218486 dram_eff=0.3349
bk0: 375722a 79201031i bk1: 375963a 79520514i bk2: 389384a 78143459i bk3: 398379a 77028357i bk4: 395765a 77723427i bk5: 399355a 77239633i bk6: 382458a 78974509i bk7: 381075a 79490754i bk8: 378590a 79738946i bk9: 385534a 78645677i bk10: 380823a 79380722i bk11: 384364a 78957997i bk12: 381149a 79235408i bk13: 383462a 79015861i bk14: 390909a 77668990i bk15: 389748a 77624612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060159
Row_Buffer_Locality_read = 0.061654
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113318
Bank_Level_Parallism_Col = 2.485750
Bank_Level_Parallism_Ready = 1.223569
write_to_read_ratio_blp_rw_average = 0.189694
GrpLevelPara = 2.110908 

BW Util details:
bwutil = 0.222827 
total_CMD = 134079282 
util_bw = 29876540 
Wasted_Col = 56892993 
Wasted_Row = 1661988 
Idle = 45647761 

BW Util Bottlenecks: 
RCDc_limit = 93348089 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830086 
rwq = 0 
CCDLc_limit_alone = 4076318 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134079282 
n_nop = 115119204 
Read = 6172680 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778775 
n_pre = 6778759 
n_ref = 0 
n_req = 7212680 
total_req = 7469135 

Dual Bus Interface Util: 
issued_total_row = 13557534 
issued_total_col = 7469135 
Row_Bus_Util =  0.101116 
CoL_Bus_Util = 0.055707 
Either_Row_CoL_Bus_Util = 0.141409 
Issued_on_Two_Bus_Simul_Util = 0.015413 
issued_two_Eff = 0.108997 
queue_avg = 14.509819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5098
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115125535 n_act=6776139 n_pre=6776123 n_ref_event=0 n_req=7211817 n_rd=6173974 n_rd_L2_A=0 n_write=0 n_wr_bk=1294500 bw_util=0.2228
n_activity=89242791 dram_eff=0.3347
bk0: 377217a 79452562i bk1: 376050a 79497938i bk2: 397821a 77512884i bk3: 400852a 76858947i bk4: 390331a 78338099i bk5: 395061a 77743983i bk6: 379574a 79733782i bk7: 382889a 79408986i bk8: 385295a 79028183i bk9: 382499a 79406850i bk10: 383821a 79249539i bk11: 382116a 79245955i bk12: 381547a 79247675i bk13: 381664a 79357883i bk14: 389556a 78100987i bk15: 387681a 78196163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062011
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078990
Bank_Level_Parallism_Col = 2.484945
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109623 

BW Util details:
bwutil = 0.222808 
total_CMD = 134079282 
util_bw = 29873896 
Wasted_Col = 56910968 
Wasted_Row = 1670456 
Idle = 45623962 

BW Util Bottlenecks: 
RCDc_limit = 93346355 
RCDWRc_limit = 8723973 
WTRc_limit = 36722274 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134079282 
n_nop = 115125535 
Read = 6173974 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294500 
n_act = 6776139 
n_pre = 6776123 
n_ref = 0 
n_req = 7211817 
total_req = 7468474 

Dual Bus Interface Util: 
issued_total_row = 13552262 
issued_total_col = 7468474 
Row_Bus_Util =  0.101076 
CoL_Bus_Util = 0.055702 
Either_Row_CoL_Bus_Util = 0.141362 
Issued_on_Two_Bus_Simul_Util = 0.015416 
issued_two_Eff = 0.109054 
queue_avg = 14.349524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3495
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115085723 n_act=6796642 n_pre=6796626 n_ref_event=0 n_req=7231917 n_rd=6191499 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.2234
n_activity=89205059 dram_eff=0.3358
bk0: 376588a 78754741i bk1: 379433a 78612286i bk2: 405217a 75996212i bk3: 394282a 77020747i bk4: 397349a 76973612i bk5: 399194a 76730352i bk6: 384944a 78399451i bk7: 381842a 78891401i bk8: 384293a 78462748i bk9: 384939a 78593991i bk10: 381467a 78678155i bk11: 385592a 78286024i bk12: 378222a 79009829i bk13: 378747a 78947391i bk14: 390781a 77192875i bk15: 388609a 77386273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060188
Row_Buffer_Locality_read = 0.061821
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223299
Bank_Level_Parallism_Col = 2.489602
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115230 

BW Util details:
bwutil = 0.223423 
total_CMD = 134079282 
util_bw = 29956392 
Wasted_Col = 56867244 
Wasted_Row = 1605517 
Idle = 45650129 

BW Util Bottlenecks: 
RCDc_limit = 93504947 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835215 
rwq = 0 
CCDLc_limit_alone = 4087390 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134079282 
n_nop = 115085723 
Read = 6191499 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796642 
n_pre = 6796626 
n_ref = 0 
n_req = 7231917 
total_req = 7489098 

Dual Bus Interface Util: 
issued_total_row = 13593268 
issued_total_col = 7489098 
Row_Bus_Util =  0.101382 
CoL_Bus_Util = 0.055856 
Either_Row_CoL_Bus_Util = 0.141659 
Issued_on_Two_Bus_Simul_Util = 0.015579 
issued_two_Eff = 0.109974 
queue_avg = 14.869505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8695
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115110212 n_act=6781837 n_pre=6781821 n_ref_event=0 n_req=7216288 n_rd=6178803 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2229
n_activity=89259621 dram_eff=0.3349
bk0: 381893a 78759272i bk1: 379643a 79199333i bk2: 395886a 77710730i bk3: 400391a 77032298i bk4: 395134a 77708520i bk5: 393732a 77799824i bk6: 380581a 79464501i bk7: 388095a 78465876i bk8: 379907a 79778127i bk9: 378812a 79844002i bk10: 376834a 79712471i bk11: 380247a 79295576i bk12: 376823a 79448563i bk13: 385481a 78637699i bk14: 391720a 77500737i bk15: 393624a 77244563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061654
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109023
Bank_Level_Parallism_Col = 2.486500
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111620 

BW Util details:
bwutil = 0.222945 
total_CMD = 134079282 
util_bw = 29892364 
Wasted_Col = 56911629 
Wasted_Row = 1665238 
Idle = 45610051 

BW Util Bottlenecks: 
RCDc_limit = 93443088 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827012 
rwq = 0 
CCDLc_limit_alone = 4080036 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134079282 
n_nop = 115110212 
Read = 6178803 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781837 
n_pre = 6781821 
n_ref = 0 
n_req = 7216288 
total_req = 7473091 

Dual Bus Interface Util: 
issued_total_row = 13563658 
issued_total_col = 7473091 
Row_Bus_Util =  0.101161 
CoL_Bus_Util = 0.055736 
Either_Row_CoL_Bus_Util = 0.141477 
Issued_on_Two_Bus_Simul_Util = 0.015421 
issued_two_Eff = 0.109003 
queue_avg = 14.426963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.427
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115100436 n_act=6785606 n_pre=6785590 n_ref_event=0 n_req=7221435 n_rd=6182469 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.2231
n_activity=89265558 dram_eff=0.3351
bk0: 377134a 79364643i bk1: 377346a 79190176i bk2: 401916a 76485478i bk3: 401360a 76674969i bk4: 398241a 77238775i bk5: 396114a 77485659i bk6: 378111a 79474314i bk7: 376947a 79679170i bk8: 379086a 79692602i bk9: 378359a 79401365i bk10: 384719a 78672152i bk11: 384505a 78664899i bk12: 386825a 78335397i bk13: 383953a 78455785i bk14: 387912a 77720745i bk15: 389941a 77579580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061910
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148163
Bank_Level_Parallism_Col = 2.487025
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189602
GrpLevelPara = 2.112926 

BW Util details:
bwutil = 0.223089 
total_CMD = 134079282 
util_bw = 29911676 
Wasted_Col = 56904396 
Wasted_Row = 1656321 
Idle = 45606889 

BW Util Bottlenecks: 
RCDc_limit = 93438678 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829308 
rwq = 0 
CCDLc_limit_alone = 4078861 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134079282 
n_nop = 115100436 
Read = 6182469 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785606 
n_pre = 6785590 
n_ref = 0 
n_req = 7221435 
total_req = 7477919 

Dual Bus Interface Util: 
issued_total_row = 13571196 
issued_total_col = 7477919 
Row_Bus_Util =  0.101218 
CoL_Bus_Util = 0.055772 
Either_Row_CoL_Bus_Util = 0.141549 
Issued_on_Two_Bus_Simul_Util = 0.015441 
issued_two_Eff = 0.109083 
queue_avg = 14.650672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6507
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115055396 n_act=6803087 n_pre=6803071 n_ref_event=0 n_req=7251124 n_rd=6206483 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.224
n_activity=89224242 dram_eff=0.3366
bk0: 379822a 78044064i bk1: 376007a 78553373i bk2: 406866a 75467261i bk3: 398643a 76179190i bk4: 397698a 76687010i bk5: 398006a 76550971i bk6: 379797a 78523657i bk7: 383948a 78257674i bk8: 381230a 78403624i bk9: 377663a 78869155i bk10: 385728a 77638700i bk11: 384297a 77753206i bk12: 388993a 77413015i bk13: 390162a 77111048i bk14: 385863a 77305689i bk15: 391760a 76759126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318941
Bank_Level_Parallism_Col = 2.498943
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121935 

BW Util details:
bwutil = 0.224027 
total_CMD = 134079282 
util_bw = 30037312 
Wasted_Col = 56788745 
Wasted_Row = 1606464 
Idle = 45646761 

BW Util Bottlenecks: 
RCDc_limit = 93459729 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857693 
rwq = 0 
CCDLc_limit_alone = 4098119 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134079282 
n_nop = 115055396 
Read = 6206483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803087 
n_pre = 6803071 
n_ref = 0 
n_req = 7251124 
total_req = 7509328 

Dual Bus Interface Util: 
issued_total_row = 13606158 
issued_total_col = 7509328 
Row_Bus_Util =  0.101478 
CoL_Bus_Util = 0.056007 
Either_Row_CoL_Bus_Util = 0.141885 
Issued_on_Two_Bus_Simul_Util = 0.015600 
issued_two_Eff = 0.109946 
queue_avg = 15.467535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4675
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115133635 n_act=6775576 n_pre=6775560 n_ref_event=0 n_req=7210861 n_rd=6170473 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2228
n_activity=89199327 dram_eff=0.3349
bk0: 375009a 79375597i bk1: 372920a 79666434i bk2: 405924a 75918509i bk3: 399392a 76778585i bk4: 390899a 78064777i bk5: 391017a 78009805i bk6: 385811a 78765840i bk7: 385367a 78821603i bk8: 377995a 79348174i bk9: 379248a 79389341i bk10: 387111a 78327364i bk11: 380724a 79042347i bk12: 384040a 78854235i bk13: 381908a 78926600i bk14: 388399a 77642775i bk15: 384709a 78159061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.145003
Bank_Level_Parallism_Col = 2.484652
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111536 

BW Util details:
bwutil = 0.222783 
total_CMD = 134079282 
util_bw = 29870548 
Wasted_Col = 56854486 
Wasted_Row = 1678873 
Idle = 45675375 

BW Util Bottlenecks: 
RCDc_limit = 93256324 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134079282 
n_nop = 115133635 
Read = 6170473 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775576 
n_pre = 6775560 
n_ref = 0 
n_req = 7210861 
total_req = 7467637 

Dual Bus Interface Util: 
issued_total_row = 13551136 
issued_total_col = 7467637 
Row_Bus_Util =  0.101068 
CoL_Bus_Util = 0.055696 
Either_Row_CoL_Bus_Util = 0.141302 
Issued_on_Two_Bus_Simul_Util = 0.015462 
issued_two_Eff = 0.109425 
queue_avg = 14.793357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7934
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115061567 n_act=6796609 n_pre=6796593 n_ref_event=0 n_req=7241126 n_rd=6203838 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2237
n_activity=89392715 dram_eff=0.3355
bk0: 378361a 79070153i bk1: 376135a 79361808i bk2: 394142a 77637674i bk3: 400507a 77129380i bk4: 390440a 77963267i bk5: 397497a 77155554i bk6: 387219a 78462154i bk7: 387034a 78463625i bk8: 383391a 78902638i bk9: 382306a 79039538i bk10: 384438a 78754198i bk11: 386553a 78623297i bk12: 389884a 78134545i bk13: 383649a 78963651i bk14: 389855a 77778591i bk15: 392427a 77379362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062717
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146477
Bank_Level_Parallism_Col = 2.490058
Bank_Level_Parallism_Ready = 1.224899
write_to_read_ratio_blp_rw_average = 0.188881
GrpLevelPara = 2.113841 

BW Util details:
bwutil = 0.223700 
total_CMD = 134079282 
util_bw = 29993592 
Wasted_Col = 56985886 
Wasted_Row = 1637202 
Idle = 45462602 

BW Util Bottlenecks: 
RCDc_limit = 93664359 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851804 
rwq = 0 
CCDLc_limit_alone = 4091988 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134079282 
n_nop = 115061567 
Read = 6203838 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796609 
n_pre = 6796593 
n_ref = 0 
n_req = 7241126 
total_req = 7498398 

Dual Bus Interface Util: 
issued_total_row = 13593202 
issued_total_col = 7498398 
Row_Bus_Util =  0.101382 
CoL_Bus_Util = 0.055925 
Either_Row_CoL_Bus_Util = 0.141839 
Issued_on_Two_Bus_Simul_Util = 0.015468 
issued_two_Eff = 0.109050 
queue_avg = 15.019270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0193
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134079282 n_nop=115198197 n_act=6743938 n_pre=6743922 n_ref_event=0 n_req=7164759 n_rd=6129685 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.2214
n_activity=89187149 dram_eff=0.3329
bk0: 377591a 80111064i bk1: 374345a 80459384i bk2: 395425a 78679381i bk3: 386035a 79467745i bk4: 384633a 79657411i bk5: 393968a 78637445i bk6: 384091a 79827172i bk7: 375453a 80791026i bk8: 377779a 80493104i bk9: 377875a 80543146i bk10: 380472a 80152428i bk11: 381281a 79971052i bk12: 386292a 79259375i bk13: 380421a 80147143i bk14: 389428a 78884836i bk15: 384596a 78966831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060154
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908340
Bank_Level_Parallism_Col = 2.472685
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101262 

BW Util details:
bwutil = 0.221439 
total_CMD = 134079282 
util_bw = 29690328 
Wasted_Col = 56935709 
Wasted_Row = 1761047 
Idle = 45692198 

BW Util Bottlenecks: 
RCDc_limit = 93096136 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773215 
rwq = 0 
CCDLc_limit_alone = 4040693 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134079282 
n_nop = 115198197 
Read = 6129685 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743938 
n_pre = 6743922 
n_ref = 0 
n_req = 7164759 
total_req = 7422582 

Dual Bus Interface Util: 
issued_total_row = 13487860 
issued_total_col = 7422582 
Row_Bus_Util =  0.100596 
CoL_Bus_Util = 0.055360 
Either_Row_CoL_Bus_Util = 0.140820 
Issued_on_Two_Bus_Simul_Util = 0.015136 
issued_two_Eff = 0.107481 
queue_avg = 13.635013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287970, Miss = 3150191, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253045, Miss = 3142850, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329123, Miss = 3189140, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284852, Miss = 3176223, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277523, Miss = 3140343, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267331, Miss = 3163410, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260332, Miss = 3145881, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340629, Miss = 3168956, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290044, Miss = 3156238, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355643, Miss = 3159890, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293086, Miss = 3169930, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270967, Miss = 3163709, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269392, Miss = 3149845, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320537, Miss = 3171089, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327264, Miss = 3165039, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339036, Miss = 3159617, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356683, Miss = 3177087, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316616, Miss = 3171573, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331144, Miss = 3166286, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213639, Miss = 3146381, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659399, Miss = 3168829, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317333, Miss = 3177198, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221006, Miss = 3146799, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223293, Miss = 3125062, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155405887
L2_total_cache_misses = 75851566
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18536980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150757086
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648801
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155405887
icnt_total_pkts_simt_to_mem=155405887
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155405887
Req_Network_cycles = 52283471
Req_Network_injected_packets_per_cycle =       2.9724 
Req_Network_conflicts_per_cycle =       1.3137
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4212
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0471

Reply_Network_injected_packets_num = 155405887
Reply_Network_cycles = 52283471
Reply_Network_injected_packets_per_cycle =        2.9724
Reply_Network_conflicts_per_cycle =        1.4762
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1402
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0991
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 55 min, 56 sec (237356 sec)
gpgpu_simulation_rate = 4811 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 27: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 27 
gpu_sim_cycle = 5799
gpu_sim_insn = 4064
gpu_ipc =       0.7008
gpu_tot_sim_cycle = 52289270
gpu_tot_sim_insn = 1141945202
gpu_tot_ipc =      21.8390
gpu_tot_issued_cta = 53328
gpu_occupancy = 11.4374% 
gpu_tot_occupancy = 60.1207% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       2.9720
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6138
L2_BW  =       0.0678 GB/Sec
L2_BW_total  =     129.8188 GB/Sec
gpu_total_sim_rate=4811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863194, Miss = 4423746, Miss_rate = 0.563, Pending_hits = 126252, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839837, Miss = 4403672, Miss_rate = 0.562, Pending_hits = 122433, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705731, Miss = 4284780, Miss_rate = 0.556, Pending_hits = 121129, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759866, Miss = 4350033, Miss_rate = 0.561, Pending_hits = 122429, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235136821
	L1D_total_cache_misses = 131725746
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729586
	L1D_total_cache_reservation_fails = 64768946
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99287751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729609
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230488016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648805

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53328, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100357184
gpgpu_n_tot_w_icount = 221886162
gpgpu_n_stall_shd_mem = 95895512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150757091
gpgpu_n_mem_write_global = 4648805
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271603534
gpgpu_n_store_insn = 13648229
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71323142
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79673153
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16880565	W0_Idle:238319911	W0_Scoreboard:-465989470	W1:109067989	W2:31147191	W3:14917953	W4:9111186	W5:6351801	W6:4784028	W7:3820540	W8:3162907	W9:2690750	W10:2316738	W11:2051643	W12:1870917	W13:1711149	W14:1584440	W15:1445610	W16:1323015	W17:1224227	W18:1142646	W19:1078439	W20:1056516	W21:1064662	W22:1091606	W23:1077081	W24:1037147	W25:941880	W26:826710	W27:710646	W28:630068	W29:554725	W30:506333	W31:420214	W32:11165405
single_issue_nums: WS0:55703777	WS1:55318447	WS2:55540863	WS3:55323075	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019765248 {8:127470656,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185952200 {40:4648805,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931457400 {40:23286435,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803858944 {40:127470656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37190440 {8:4648805,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931457400 {40:23286435,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814297 	734778 	1521336 	3297473 	6603847 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71086845 	54058260 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522274 	1637432 	162028 	67792 	119396777 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127564749 	20017037 	5889708 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9132 	39190 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067593  1.065984  1.062353  1.063080  1.063188  1.061485  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064011  1.072220  1.071104  1.072121  1.069607  1.068721  1.066407  1.064753  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064107  1.063063  1.061512  1.061846  1.061022  1.064173  1.062363  1.063826  1.062240  1.064201 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066153  1.069101  1.062480  1.063824  1.063271  1.062418  1.064633  1.065211  1.063323  1.064302  1.063684  1.063673 
dram[4]:  1.062909  1.060411  1.067955  1.067194  1.065249  1.067543  1.063760  1.063126  1.062335  1.060841  1.067435  1.066475  1.063015  1.063699  1.064349  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066126  1.060481  1.061234  1.063801  1.063138 
dram[6]:  1.062018  1.061244  1.066930  1.068429  1.066747  1.063941  1.062988  1.065454  1.062051  1.062096  1.062441  1.064692  1.063027  1.065014  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062329  1.061440  1.062693  1.061105  1.065195  1.064663  1.066285  1.064976  1.064066  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062947  1.064299  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063703  1.062306 
dram[10]:  1.060523  1.059637  1.067253  1.068389  1.068865  1.068832  1.068492  1.064952  1.065574  1.061998  1.066348  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062020  1.063182  1.065282  1.062957  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620092/81377215 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377573    373935    389303    395356    396143    394713    373293    376365    382827    380904    378709    376894    386790    385256    394469    388343 
dram[1]:    380070    380299    404019    402058    398835    396701    388649    383994    380757    388381    382326    374849    389173    385376    394231    393483 
dram[2]:    380913    374921    392704    394013    393209    392593    379302    385368    382651    378674    371189    384708    382338    387905    386957    394152 
dram[3]:    375722    375963    389384    398379    395765    399355    382458    381075    378590    385534    380823    384364    381149    383462    390909    389748 
dram[4]:    377217    376050    397821    400852    390331    395061    379574    382889    385295    382499    383821    382116    381547    381664    389556    387681 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384293    384939    381467    385592    378222    378747    390781    388609 
dram[6]:    381893    379643    395886    400391    395134    393732    380581    388095    379907    378812    376834    380247    376823    385481    391720    393624 
dram[7]:    377134    377346    401916    401360    398241    396114    378111    376947    379086    378359    384719    384505    386825    383953    387912    389941 
dram[8]:    379822    376007    406866    398643    397698    398006    379797    383948    381230    377663    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405924    399392    390899    391017    385811    385367    377995    379248    387111    380724    384040    381908    388399    384709 
dram[10]:    378361    376135    394142    400507    390440    397497    387219    387034    383391    382306    384438    386553    389884    383649    389855    392427 
dram[11]:    377591    374345    395425    386035    384633    393968    384091    375453    377779    377875    380472    381281    386292    380421    389428    384596 
total dram reads = 74145575
bank skew: 406866/371189 = 1.10
chip skew: 6223201/6129685 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80367     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560578
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115199387 n_act=6752443 n_pre=6752427 n_ref_event=0 n_req=7184101 n_rd=6150873 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.2219
n_activity=89186399 dram_eff=0.3337
bk0: 377573a 79783160i bk1: 373935a 80179260i bk2: 389303a 78687635i bk3: 395356a 77983901i bk4: 396143a 77978725i bk5: 394713a 78145042i bk6: 373293a 80591589i bk7: 376365a 80245240i bk8: 382827a 79465605i bk9: 380904a 79549032i bk10: 378709a 79750636i bk11: 376894a 80101811i bk12: 386790a 78901290i bk13: 385256a 79031775i bk14: 394469a 77577112i bk15: 388343a 78246706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061509
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023639
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221940 
total_CMD = 134094151 
util_bw = 29760916 
Wasted_Col = 56876404 
Wasted_Row = 1744756 
Idle = 45712075 

BW Util Bottlenecks: 
RCDc_limit = 93151794 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801879 
rwq = 0 
CCDLc_limit_alone = 4060703 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134094151 
n_nop = 115199387 
Read = 6150873 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752443 
n_pre = 6752427 
n_ref = 0 
n_req = 7184101 
total_req = 7440229 

Dual Bus Interface Util: 
issued_total_row = 13504870 
issued_total_col = 7440229 
Row_Bus_Util =  0.100712 
CoL_Bus_Util = 0.055485 
Either_Row_CoL_Bus_Util = 0.140907 
Issued_on_Two_Bus_Simul_Util = 0.015290 
issued_two_Eff = 0.108513 
queue_avg = 14.428816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115034774 n_act=6811238 n_pre=6811222 n_ref_event=0 n_req=7270036 n_rd=6223201 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2246
n_activity=89252298 dram_eff=0.3374
bk0: 380070a 77770178i bk1: 380299a 77790327i bk2: 404019a 75298295i bk3: 402058a 75586458i bk4: 398835a 76213716i bk5: 396701a 76509155i bk6: 388649a 77418505i bk7: 383994a 78003403i bk8: 380757a 78255452i bk9: 388381a 77402156i bk10: 382326a 77952473i bk11: 374849a 78821473i bk12: 389173a 76982979i bk13: 385376a 77424783i bk14: 394231a 76101179i bk15: 393483a 76117276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063108
Row_Buffer_Locality_read = 0.064321
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381480
Bank_Level_Parallism_Col = 2.504663
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125469 

BW Util details:
bwutil = 0.224561 
total_CMD = 134094151 
util_bw = 30112268 
Wasted_Col = 56799859 
Wasted_Row = 1577228 
Idle = 45604796 

BW Util Bottlenecks: 
RCDc_limit = 93546781 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876229 
rwq = 0 
CCDLc_limit_alone = 4103781 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 134094151 
n_nop = 115034774 
Read = 6223201 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811238 
n_pre = 6811222 
n_ref = 0 
n_req = 7270036 
total_req = 7528067 

Dual Bus Interface Util: 
issued_total_row = 13622460 
issued_total_col = 7528067 
Row_Bus_Util =  0.101589 
CoL_Bus_Util = 0.056140 
Either_Row_CoL_Bus_Util = 0.142134 
Issued_on_Two_Bus_Simul_Util = 0.015595 
issued_two_Eff = 0.109718 
queue_avg = 16.364883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3649
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115144067 n_act=6775325 n_pre=6775309 n_ref_event=0 n_req=7203948 n_rd=6161597 n_rd_L2_A=0 n_write=0 n_wr_bk=1300598 bw_util=0.2226
n_activity=89193278 dram_eff=0.3347
bk0: 380913a 78746966i bk1: 374921a 79397330i bk2: 392704a 77902341i bk3: 394013a 77847061i bk4: 393209a 77901040i bk5: 392593a 77949585i bk6: 379302a 79645659i bk7: 385368a 78904387i bk8: 382651a 79215831i bk9: 378674a 79651193i bk10: 371189a 80417744i bk11: 384708a 78989102i bk12: 382338a 78950153i bk13: 387905a 78251426i bk14: 386957a 78054085i bk15: 394152a 77290518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059498
Row_Buffer_Locality_read = 0.061051
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100712
Bank_Level_Parallism_Col = 2.483938
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109858 

BW Util details:
bwutil = 0.222596 
total_CMD = 134094151 
util_bw = 29848780 
Wasted_Col = 56883872 
Wasted_Row = 1679949 
Idle = 45681550 

BW Util Bottlenecks: 
RCDc_limit = 93260680 
RCDWRc_limit = 8775832 
WTRc_limit = 36843299 
RTWc_limit = 26113386 
CCDLc_limit = 5818184 
rwq = 0 
CCDLc_limit_alone = 4070000 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257407 

Commands details: 
total_CMD = 134094151 
n_nop = 115144067 
Read = 6161597 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300598 
n_act = 6775325 
n_pre = 6775309 
n_ref = 0 
n_req = 7203948 
total_req = 7462195 

Dual Bus Interface Util: 
issued_total_row = 13550634 
issued_total_col = 7462195 
Row_Bus_Util =  0.101053 
CoL_Bus_Util = 0.055649 
Either_Row_CoL_Bus_Util = 0.141319 
Issued_on_Two_Bus_Simul_Util = 0.015383 
issued_two_Eff = 0.108851 
queue_avg = 14.284698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2847
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115134073 n_act=6778775 n_pre=6778759 n_ref_event=0 n_req=7212680 n_rd=6172680 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2228
n_activity=89218486 dram_eff=0.3349
bk0: 375722a 79215900i bk1: 375963a 79535383i bk2: 389384a 78158328i bk3: 398379a 77043226i bk4: 395765a 77738296i bk5: 399355a 77254502i bk6: 382458a 78989378i bk7: 381075a 79505623i bk8: 378590a 79753815i bk9: 385534a 78660546i bk10: 380823a 79395591i bk11: 384364a 78972866i bk12: 381149a 79250277i bk13: 383462a 79030730i bk14: 390909a 77683859i bk15: 389748a 77639481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060159
Row_Buffer_Locality_read = 0.061654
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113318
Bank_Level_Parallism_Col = 2.485750
Bank_Level_Parallism_Ready = 1.223569
write_to_read_ratio_blp_rw_average = 0.189694
GrpLevelPara = 2.110908 

BW Util details:
bwutil = 0.222803 
total_CMD = 134094151 
util_bw = 29876540 
Wasted_Col = 56892993 
Wasted_Row = 1661988 
Idle = 45662630 

BW Util Bottlenecks: 
RCDc_limit = 93348089 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830086 
rwq = 0 
CCDLc_limit_alone = 4076318 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134094151 
n_nop = 115134073 
Read = 6172680 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778775 
n_pre = 6778759 
n_ref = 0 
n_req = 7212680 
total_req = 7469135 

Dual Bus Interface Util: 
issued_total_row = 13557534 
issued_total_col = 7469135 
Row_Bus_Util =  0.101105 
CoL_Bus_Util = 0.055701 
Either_Row_CoL_Bus_Util = 0.141394 
Issued_on_Two_Bus_Simul_Util = 0.015411 
issued_two_Eff = 0.108997 
queue_avg = 14.508210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5082
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115140404 n_act=6776139 n_pre=6776123 n_ref_event=0 n_req=7211817 n_rd=6173974 n_rd_L2_A=0 n_write=0 n_wr_bk=1294500 bw_util=0.2228
n_activity=89242791 dram_eff=0.3347
bk0: 377217a 79467431i bk1: 376050a 79512807i bk2: 397821a 77527753i bk3: 400852a 76873816i bk4: 390331a 78352968i bk5: 395061a 77758852i bk6: 379574a 79748651i bk7: 382889a 79423855i bk8: 385295a 79043052i bk9: 382499a 79421719i bk10: 383821a 79264408i bk11: 382116a 79260824i bk12: 381547a 79262544i bk13: 381664a 79372752i bk14: 389556a 78115856i bk15: 387681a 78211032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062011
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078990
Bank_Level_Parallism_Col = 2.484945
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109623 

BW Util details:
bwutil = 0.222783 
total_CMD = 134094151 
util_bw = 29873896 
Wasted_Col = 56910968 
Wasted_Row = 1670456 
Idle = 45638831 

BW Util Bottlenecks: 
RCDc_limit = 93346355 
RCDWRc_limit = 8723973 
WTRc_limit = 36722274 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134094151 
n_nop = 115140404 
Read = 6173974 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294500 
n_act = 6776139 
n_pre = 6776123 
n_ref = 0 
n_req = 7211817 
total_req = 7468474 

Dual Bus Interface Util: 
issued_total_row = 13552262 
issued_total_col = 7468474 
Row_Bus_Util =  0.101065 
CoL_Bus_Util = 0.055696 
Either_Row_CoL_Bus_Util = 0.141347 
Issued_on_Two_Bus_Simul_Util = 0.015414 
issued_two_Eff = 0.109054 
queue_avg = 14.347932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3479
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115100592 n_act=6796642 n_pre=6796626 n_ref_event=0 n_req=7231917 n_rd=6191499 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.2234
n_activity=89205059 dram_eff=0.3358
bk0: 376588a 78769610i bk1: 379433a 78627155i bk2: 405217a 76011081i bk3: 394282a 77035616i bk4: 397349a 76988481i bk5: 399194a 76745221i bk6: 384944a 78414320i bk7: 381842a 78906270i bk8: 384293a 78477617i bk9: 384939a 78608860i bk10: 381467a 78693024i bk11: 385592a 78300893i bk12: 378222a 79024698i bk13: 378747a 78962260i bk14: 390781a 77207744i bk15: 388609a 77401142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060188
Row_Buffer_Locality_read = 0.061821
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223299
Bank_Level_Parallism_Col = 2.489602
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115230 

BW Util details:
bwutil = 0.223398 
total_CMD = 134094151 
util_bw = 29956392 
Wasted_Col = 56867244 
Wasted_Row = 1605517 
Idle = 45664998 

BW Util Bottlenecks: 
RCDc_limit = 93504947 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835215 
rwq = 0 
CCDLc_limit_alone = 4087390 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134094151 
n_nop = 115100592 
Read = 6191499 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796642 
n_pre = 6796626 
n_ref = 0 
n_req = 7231917 
total_req = 7489098 

Dual Bus Interface Util: 
issued_total_row = 13593268 
issued_total_col = 7489098 
Row_Bus_Util =  0.101371 
CoL_Bus_Util = 0.055850 
Either_Row_CoL_Bus_Util = 0.141643 
Issued_on_Two_Bus_Simul_Util = 0.015577 
issued_two_Eff = 0.109974 
queue_avg = 14.867856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8679
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115125081 n_act=6781837 n_pre=6781821 n_ref_event=0 n_req=7216288 n_rd=6178803 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2229
n_activity=89259621 dram_eff=0.3349
bk0: 381893a 78774141i bk1: 379643a 79214202i bk2: 395886a 77725599i bk3: 400391a 77047167i bk4: 395134a 77723389i bk5: 393732a 77814693i bk6: 380581a 79479370i bk7: 388095a 78480745i bk8: 379907a 79792996i bk9: 378812a 79858871i bk10: 376834a 79727340i bk11: 380247a 79310445i bk12: 376823a 79463432i bk13: 385481a 78652568i bk14: 391720a 77515606i bk15: 393624a 77259432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061654
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109023
Bank_Level_Parallism_Col = 2.486500
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111620 

BW Util details:
bwutil = 0.222921 
total_CMD = 134094151 
util_bw = 29892364 
Wasted_Col = 56911629 
Wasted_Row = 1665238 
Idle = 45624920 

BW Util Bottlenecks: 
RCDc_limit = 93443088 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827012 
rwq = 0 
CCDLc_limit_alone = 4080036 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134094151 
n_nop = 115125081 
Read = 6178803 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781837 
n_pre = 6781821 
n_ref = 0 
n_req = 7216288 
total_req = 7473091 

Dual Bus Interface Util: 
issued_total_row = 13563658 
issued_total_col = 7473091 
Row_Bus_Util =  0.101150 
CoL_Bus_Util = 0.055730 
Either_Row_CoL_Bus_Util = 0.141461 
Issued_on_Two_Bus_Simul_Util = 0.015420 
issued_two_Eff = 0.109003 
queue_avg = 14.425363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4254
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115115305 n_act=6785606 n_pre=6785590 n_ref_event=0 n_req=7221435 n_rd=6182469 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.2231
n_activity=89265558 dram_eff=0.3351
bk0: 377134a 79379512i bk1: 377346a 79205045i bk2: 401916a 76500347i bk3: 401360a 76689838i bk4: 398241a 77253644i bk5: 396114a 77500528i bk6: 378111a 79489183i bk7: 376947a 79694039i bk8: 379086a 79707471i bk9: 378359a 79416234i bk10: 384719a 78687021i bk11: 384505a 78679768i bk12: 386825a 78350266i bk13: 383953a 78470654i bk14: 387912a 77735614i bk15: 389941a 77594449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061910
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148163
Bank_Level_Parallism_Col = 2.487025
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189602
GrpLevelPara = 2.112926 

BW Util details:
bwutil = 0.223065 
total_CMD = 134094151 
util_bw = 29911676 
Wasted_Col = 56904396 
Wasted_Row = 1656321 
Idle = 45621758 

BW Util Bottlenecks: 
RCDc_limit = 93438678 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829308 
rwq = 0 
CCDLc_limit_alone = 4078861 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134094151 
n_nop = 115115305 
Read = 6182469 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785606 
n_pre = 6785590 
n_ref = 0 
n_req = 7221435 
total_req = 7477919 

Dual Bus Interface Util: 
issued_total_row = 13571196 
issued_total_col = 7477919 
Row_Bus_Util =  0.101206 
CoL_Bus_Util = 0.055766 
Either_Row_CoL_Bus_Util = 0.141534 
Issued_on_Two_Bus_Simul_Util = 0.015439 
issued_two_Eff = 0.109083 
queue_avg = 14.649047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.649
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115070265 n_act=6803087 n_pre=6803071 n_ref_event=0 n_req=7251124 n_rd=6206483 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.224
n_activity=89224242 dram_eff=0.3366
bk0: 379822a 78058933i bk1: 376007a 78568242i bk2: 406866a 75482130i bk3: 398643a 76194059i bk4: 397698a 76701879i bk5: 398006a 76565840i bk6: 379797a 78538526i bk7: 383948a 78272543i bk8: 381230a 78418493i bk9: 377663a 78884024i bk10: 385728a 77653569i bk11: 384297a 77768075i bk12: 388993a 77427884i bk13: 390162a 77125917i bk14: 385863a 77320558i bk15: 391760a 76773995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318941
Bank_Level_Parallism_Col = 2.498943
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121935 

BW Util details:
bwutil = 0.224002 
total_CMD = 134094151 
util_bw = 30037312 
Wasted_Col = 56788745 
Wasted_Row = 1606464 
Idle = 45661630 

BW Util Bottlenecks: 
RCDc_limit = 93459729 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857693 
rwq = 0 
CCDLc_limit_alone = 4098119 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134094151 
n_nop = 115070265 
Read = 6206483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803087 
n_pre = 6803071 
n_ref = 0 
n_req = 7251124 
total_req = 7509328 

Dual Bus Interface Util: 
issued_total_row = 13606158 
issued_total_col = 7509328 
Row_Bus_Util =  0.101467 
CoL_Bus_Util = 0.056000 
Either_Row_CoL_Bus_Util = 0.141870 
Issued_on_Two_Bus_Simul_Util = 0.015598 
issued_two_Eff = 0.109946 
queue_avg = 15.465819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4658
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115148504 n_act=6775576 n_pre=6775560 n_ref_event=0 n_req=7210861 n_rd=6170473 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2228
n_activity=89199327 dram_eff=0.3349
bk0: 375009a 79390466i bk1: 372920a 79681303i bk2: 405924a 75933378i bk3: 399392a 76793454i bk4: 390899a 78079646i bk5: 391017a 78024674i bk6: 385811a 78780709i bk7: 385367a 78836472i bk8: 377995a 79363043i bk9: 379248a 79404210i bk10: 387111a 78342233i bk11: 380724a 79057216i bk12: 384040a 78869104i bk13: 381908a 78941469i bk14: 388399a 77657644i bk15: 384709a 78173930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.145003
Bank_Level_Parallism_Col = 2.484652
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111536 

BW Util details:
bwutil = 0.222758 
total_CMD = 134094151 
util_bw = 29870548 
Wasted_Col = 56854486 
Wasted_Row = 1678873 
Idle = 45690244 

BW Util Bottlenecks: 
RCDc_limit = 93256324 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134094151 
n_nop = 115148504 
Read = 6170473 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775576 
n_pre = 6775560 
n_ref = 0 
n_req = 7210861 
total_req = 7467637 

Dual Bus Interface Util: 
issued_total_row = 13551136 
issued_total_col = 7467637 
Row_Bus_Util =  0.101057 
CoL_Bus_Util = 0.055690 
Either_Row_CoL_Bus_Util = 0.141286 
Issued_on_Two_Bus_Simul_Util = 0.015460 
issued_two_Eff = 0.109425 
queue_avg = 14.791716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7917
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115076436 n_act=6796609 n_pre=6796593 n_ref_event=0 n_req=7241126 n_rd=6203838 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2237
n_activity=89392715 dram_eff=0.3355
bk0: 378361a 79085022i bk1: 376135a 79376677i bk2: 394142a 77652543i bk3: 400507a 77144249i bk4: 390440a 77978136i bk5: 397497a 77170423i bk6: 387219a 78477023i bk7: 387034a 78478494i bk8: 383391a 78917507i bk9: 382306a 79054407i bk10: 384438a 78769067i bk11: 386553a 78638166i bk12: 389884a 78149414i bk13: 383649a 78978520i bk14: 389855a 77793460i bk15: 392427a 77394231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062717
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146477
Bank_Level_Parallism_Col = 2.490058
Bank_Level_Parallism_Ready = 1.224899
write_to_read_ratio_blp_rw_average = 0.188881
GrpLevelPara = 2.113841 

BW Util details:
bwutil = 0.223676 
total_CMD = 134094151 
util_bw = 29993592 
Wasted_Col = 56985886 
Wasted_Row = 1637202 
Idle = 45477471 

BW Util Bottlenecks: 
RCDc_limit = 93664359 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851804 
rwq = 0 
CCDLc_limit_alone = 4091988 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134094151 
n_nop = 115076436 
Read = 6203838 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796609 
n_pre = 6796593 
n_ref = 0 
n_req = 7241126 
total_req = 7498398 

Dual Bus Interface Util: 
issued_total_row = 13593202 
issued_total_col = 7498398 
Row_Bus_Util =  0.101371 
CoL_Bus_Util = 0.055919 
Either_Row_CoL_Bus_Util = 0.141824 
Issued_on_Two_Bus_Simul_Util = 0.015466 
issued_two_Eff = 0.109050 
queue_avg = 15.017605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0176
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134094151 n_nop=115213066 n_act=6743938 n_pre=6743922 n_ref_event=0 n_req=7164759 n_rd=6129685 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.2214
n_activity=89187149 dram_eff=0.3329
bk0: 377591a 80125933i bk1: 374345a 80474253i bk2: 395425a 78694250i bk3: 386035a 79482614i bk4: 384633a 79672280i bk5: 393968a 78652314i bk6: 384091a 79842041i bk7: 375453a 80805895i bk8: 377779a 80507973i bk9: 377875a 80558015i bk10: 380472a 80167297i bk11: 381281a 79985921i bk12: 386292a 79274244i bk13: 380421a 80162012i bk14: 389428a 78899705i bk15: 384596a 78981700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060154
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908340
Bank_Level_Parallism_Col = 2.472685
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101262 

BW Util details:
bwutil = 0.221414 
total_CMD = 134094151 
util_bw = 29690328 
Wasted_Col = 56935709 
Wasted_Row = 1761047 
Idle = 45707067 

BW Util Bottlenecks: 
RCDc_limit = 93096136 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773215 
rwq = 0 
CCDLc_limit_alone = 4040693 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134094151 
n_nop = 115213066 
Read = 6129685 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743938 
n_pre = 6743922 
n_ref = 0 
n_req = 7164759 
total_req = 7422582 

Dual Bus Interface Util: 
issued_total_row = 13487860 
issued_total_col = 7422582 
Row_Bus_Util =  0.100585 
CoL_Bus_Util = 0.055354 
Either_Row_CoL_Bus_Util = 0.140805 
Issued_on_Two_Bus_Simul_Util = 0.015134 
issued_two_Eff = 0.107481 
queue_avg = 13.633500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287970, Miss = 3150191, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253045, Miss = 3142850, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329123, Miss = 3189140, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284855, Miss = 3176225, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277524, Miss = 3140344, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267331, Miss = 3163410, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260332, Miss = 3145881, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340629, Miss = 3168956, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290044, Miss = 3156238, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355643, Miss = 3159890, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293086, Miss = 3169930, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270967, Miss = 3163709, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269392, Miss = 3149845, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320537, Miss = 3171089, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327268, Miss = 3165039, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339036, Miss = 3159617, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356684, Miss = 3177087, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316616, Miss = 3171573, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331144, Miss = 3166286, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213639, Miss = 3146381, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659399, Miss = 3168829, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317333, Miss = 3177198, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221006, Miss = 3146799, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223293, Miss = 3125062, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155405896
L2_total_cache_misses = 75851569
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170044
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18536980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279484
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150757091
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648805
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155405896
icnt_total_pkts_simt_to_mem=155405896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155405896
Req_Network_cycles = 52289270
Req_Network_injected_packets_per_cycle =       2.9720 
Req_Network_conflicts_per_cycle =       1.3136
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4208
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0467

Reply_Network_injected_packets_num = 155405896
Reply_Network_cycles = 52289270
Reply_Network_injected_packets_per_cycle =        2.9720
Reply_Network_conflicts_per_cycle =        1.4761
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1402
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0991
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 56 min, 1 sec (237361 sec)
gpgpu_simulation_rate = 4811 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 28: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 28 
gpu_sim_cycle = 25966
gpu_sim_insn = 10030
gpu_ipc =       0.3863
gpu_tot_sim_cycle = 52315236
gpu_tot_sim_insn = 1141955232
gpu_tot_ipc =      21.8283
gpu_tot_issued_cta = 53329
gpu_occupancy = 3.4804% 
gpu_tot_occupancy = 60.1196% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0059
partiton_level_parallism_total  =       2.9706
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6137
L2_BW  =       0.2574 GB/Sec
L2_BW_total  =     129.7545 GB/Sec
gpu_total_sim_rate=4810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839837, Miss = 4403672, Miss_rate = 0.562, Pending_hits = 122433, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705731, Miss = 4284780, Miss_rate = 0.556, Pending_hits = 121129, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759866, Miss = 4350033, Miss_rate = 0.561, Pending_hits = 122429, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235137275
	L1D_total_cache_misses = 131725845
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729609
	L1D_total_cache_reservation_fails = 64768946
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99288073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729632
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230488458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648817

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53329, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100377696
gpgpu_n_tot_w_icount = 221886803
gpgpu_n_stall_shd_mem = 95895647
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150757232
gpgpu_n_mem_write_global = 4648817
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271604629
gpgpu_n_store_insn = 13648244
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71325702
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79673275
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222372
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16880701	W0_Idle:238389979	W0_Scoreboard:-465976455	W1:109068152	W2:31147207	W3:14917969	W4:9111186	W5:6351815	W6:4784028	W7:3820540	W8:3162947	W9:2690764	W10:2316738	W11:2051643	W12:1870997	W13:1711149	W14:1584440	W15:1445610	W16:1323057	W17:1224227	W18:1142646	W19:1078439	W20:1056533	W21:1064662	W22:1091606	W23:1077081	W24:1037158	W25:941880	W26:826710	W27:710646	W28:630080	W29:554725	W30:506333	W31:420214	W32:11165621
single_issue_nums: WS0:55704256	WS1:55318501	WS2:55540917	WS3:55323129	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019766024 {8:127470753,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185952680 {40:4648817,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459160 {40:23286479,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803862824 {40:127470753,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37190536 {8:4648817,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459160 {40:23286479,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814343 	734778 	1521336 	3297473 	6603854 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71086946 	54058312 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522318 	1637432 	162028 	67792 	119396886 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127564902 	20017037 	5889708 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9146 	39197 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067593  1.065984  1.062353  1.063080  1.063188  1.061485  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064014  1.072220  1.071104  1.072121  1.069607  1.068721  1.066409  1.064753  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064106  1.063065  1.061512  1.061846  1.061022  1.064173  1.062363  1.063826  1.062246  1.064207 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066153  1.069101  1.062480  1.063824  1.063271  1.062418  1.064633  1.065211  1.063323  1.064302  1.063691  1.063680 
dram[4]:  1.062909  1.060410  1.067955  1.067194  1.065252  1.067543  1.063760  1.063126  1.062335  1.060841  1.067435  1.066475  1.063015  1.063699  1.064354  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066126  1.060481  1.061234  1.063808  1.063138 
dram[6]:  1.062018  1.061244  1.066930  1.068429  1.066747  1.063941  1.062988  1.065454  1.062051  1.062096  1.062440  1.064692  1.063027  1.065014  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062329  1.061442  1.062695  1.061105  1.065195  1.064663  1.066285  1.064976  1.064066  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062947  1.064299  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063705  1.062306 
dram[10]:  1.060523  1.059637  1.067252  1.068389  1.068865  1.068832  1.068492  1.064952  1.065574  1.061998  1.066348  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062022  1.063182  1.065282  1.062957  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620145/81377243 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377573    373935    389303    395356    396143    394713    373293    376365    382827    380904    378709    376894    386790    385256    394469    388343 
dram[1]:    380070    380301    404019    402058    398835    396701    388649    383996    380758    388381    382326    374849    389173    385376    394231    393483 
dram[2]:    380913    374921    392704    394013    393209    392593    379302    385370    382651    378674    371189    384708    382338    387905    386963    394157 
dram[3]:    375722    375963    389384    398379    395765    399355    382458    381075    378590    385534    380823    384364    381149    383462    390913    389752 
dram[4]:    377217    376051    397821    400852    390332    395061    379574    382889    385295    382499    383821    382116    381547    381665    389558    387682 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384293    384939    381467    385592    378222    378747    390785    388609 
dram[6]:    381893    379643    395886    400391    395134    393732    380582    388095    379907    378812    376835    380247    376823    385481    391720    393624 
dram[7]:    377134    377346    401916    401360    398242    396114    378111    376949    379087    378359    384719    384505    386825    383953    387912    389941 
dram[8]:    379822    376007    406866    398643    397698    398006    379797    383948    381230    377663    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405924    399392    390900    391018    385811    385367    377995    379248    387111    380724    384040    381908    388401    384709 
dram[10]:    378361    376135    394143    400507    390441    397497    387219    387034    383391    382307    384438    386553    389884    383649    389855    392427 
dram[11]:    377591    374345    395425    386038    384633    393968    384091    375453    377779    377875    380472    381281    386292    380421    389428    384596 
total dram reads = 74145627
bank skew: 406866/371189 = 1.10
chip skew: 6223206/6129688 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80368     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560579
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115265974 n_act=6752443 n_pre=6752427 n_ref_event=0 n_req=7184101 n_rd=6150873 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.2218
n_activity=89186399 dram_eff=0.3337
bk0: 377573a 79849747i bk1: 373935a 80245847i bk2: 389303a 78754222i bk3: 395356a 78050488i bk4: 396143a 78045312i bk5: 394713a 78211629i bk6: 373293a 80658176i bk7: 376365a 80311827i bk8: 382827a 79532192i bk9: 380904a 79615619i bk10: 378709a 79817223i bk11: 376894a 80168398i bk12: 386790a 78967877i bk13: 385256a 79098362i bk14: 394469a 77643699i bk15: 388343a 78313293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061509
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023639
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221830 
total_CMD = 134160738 
util_bw = 29760916 
Wasted_Col = 56876404 
Wasted_Row = 1744756 
Idle = 45778662 

BW Util Bottlenecks: 
RCDc_limit = 93151794 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801879 
rwq = 0 
CCDLc_limit_alone = 4060703 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134160738 
n_nop = 115265974 
Read = 6150873 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752443 
n_pre = 6752427 
n_ref = 0 
n_req = 7184101 
total_req = 7440229 

Dual Bus Interface Util: 
issued_total_row = 13504870 
issued_total_col = 7440229 
Row_Bus_Util =  0.100662 
CoL_Bus_Util = 0.055458 
Either_Row_CoL_Bus_Util = 0.140837 
Issued_on_Two_Bus_Simul_Util = 0.015283 
issued_two_Eff = 0.108513 
queue_avg = 14.421655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115101350 n_act=6811241 n_pre=6811225 n_ref_event=0 n_req=7270041 n_rd=6223206 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2244
n_activity=89252648 dram_eff=0.3374
bk0: 380070a 77836766i bk1: 380301a 77856866i bk2: 404019a 75364881i bk3: 402058a 75653044i bk4: 398835a 76280302i bk5: 396701a 76575741i bk6: 388649a 77485092i bk7: 383996a 78069942i bk8: 380758a 78321989i bk9: 388381a 77468741i bk10: 382326a 78019059i bk11: 374849a 78888061i bk12: 389173a 77049567i bk13: 385376a 77491371i bk14: 394231a 76167767i bk15: 393483a 76183864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063108
Row_Buffer_Locality_read = 0.064321
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381465
Bank_Level_Parallism_Col = 2.504662
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125468 

BW Util details:
bwutil = 0.224449 
total_CMD = 134160738 
util_bw = 30112288 
Wasted_Col = 56799931 
Wasted_Row = 1577300 
Idle = 45671219 

BW Util Bottlenecks: 
RCDc_limit = 93546853 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876229 
rwq = 0 
CCDLc_limit_alone = 4103781 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 134160738 
n_nop = 115101350 
Read = 6223206 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811241 
n_pre = 6811225 
n_ref = 0 
n_req = 7270041 
total_req = 7528072 

Dual Bus Interface Util: 
issued_total_row = 13622466 
issued_total_col = 7528072 
Row_Bus_Util =  0.101538 
CoL_Bus_Util = 0.056112 
Either_Row_CoL_Bus_Util = 0.142064 
Issued_on_Two_Bus_Simul_Util = 0.015587 
issued_two_Eff = 0.109718 
queue_avg = 16.356760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3568
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115210626 n_act=6775332 n_pre=6775316 n_ref_event=0 n_req=7203962 n_rd=6161610 n_rd_L2_A=0 n_write=0 n_wr_bk=1300599 bw_util=0.2225
n_activity=89193883 dram_eff=0.3347
bk0: 380913a 78813548i bk1: 374921a 79463916i bk2: 392704a 77968927i bk3: 394013a 77913648i bk4: 393209a 77967628i bk5: 392593a 78016173i bk6: 379302a 79712180i bk7: 385370a 78970920i bk8: 382651a 79282416i bk9: 378674a 79717778i bk10: 371189a 80484331i bk11: 384708a 79055690i bk12: 382338a 79016741i bk13: 387905a 78318015i bk14: 386963a 78120516i bk15: 394157a 77357002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059499
Row_Buffer_Locality_read = 0.061052
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100682
Bank_Level_Parallism_Col = 2.483935
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109856 

BW Util details:
bwutil = 0.222486 
total_CMD = 134160738 
util_bw = 29848836 
Wasted_Col = 56884018 
Wasted_Row = 1680069 
Idle = 45747815 

BW Util Bottlenecks: 
RCDc_limit = 93260816 
RCDWRc_limit = 8775844 
WTRc_limit = 36843299 
RTWc_limit = 26113404 
CCDLc_limit = 5818192 
rwq = 0 
CCDLc_limit_alone = 4070006 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257423 

Commands details: 
total_CMD = 134160738 
n_nop = 115210626 
Read = 6161610 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300599 
n_act = 6775332 
n_pre = 6775316 
n_ref = 0 
n_req = 7203962 
total_req = 7462209 

Dual Bus Interface Util: 
issued_total_row = 13550648 
issued_total_col = 7462209 
Row_Bus_Util =  0.101003 
CoL_Bus_Util = 0.055621 
Either_Row_CoL_Bus_Util = 0.141249 
Issued_on_Two_Bus_Simul_Util = 0.015375 
issued_two_Eff = 0.108851 
queue_avg = 14.277609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2776
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115200648 n_act=6778777 n_pre=6778761 n_ref_event=0 n_req=7212688 n_rd=6172688 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2227
n_activity=89218670 dram_eff=0.3349
bk0: 375722a 79282484i bk1: 375963a 79601969i bk2: 389384a 78224914i bk3: 398379a 77109813i bk4: 395765a 77804883i bk5: 399355a 77321089i bk6: 382458a 79055965i bk7: 381075a 79572210i bk8: 378590a 79820402i bk9: 385534a 78727133i bk10: 380823a 79462178i bk11: 384364a 79039453i bk12: 381149a 79316864i bk13: 383462a 79097319i bk14: 390913a 77750385i bk15: 389752a 77706015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060159
Row_Buffer_Locality_read = 0.061655
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113312
Bank_Level_Parallism_Col = 2.485749
Bank_Level_Parallism_Ready = 1.223569
write_to_read_ratio_blp_rw_average = 0.189694
GrpLevelPara = 2.110907 

BW Util details:
bwutil = 0.222692 
total_CMD = 134160738 
util_bw = 29876572 
Wasted_Col = 56893023 
Wasted_Row = 1662012 
Idle = 45729131 

BW Util Bottlenecks: 
RCDc_limit = 93348129 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830090 
rwq = 0 
CCDLc_limit_alone = 4076322 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134160738 
n_nop = 115200648 
Read = 6172688 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778777 
n_pre = 6778761 
n_ref = 0 
n_req = 7212688 
total_req = 7469143 

Dual Bus Interface Util: 
issued_total_row = 13557538 
issued_total_col = 7469143 
Row_Bus_Util =  0.101054 
CoL_Bus_Util = 0.055673 
Either_Row_CoL_Bus_Util = 0.141324 
Issued_on_Two_Bus_Simul_Util = 0.015404 
issued_two_Eff = 0.108997 
queue_avg = 14.501011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.501
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115206979 n_act=6776142 n_pre=6776126 n_ref_event=0 n_req=7211823 n_rd=6173980 n_rd_L2_A=0 n_write=0 n_wr_bk=1294500 bw_util=0.2227
n_activity=89243163 dram_eff=0.3347
bk0: 377217a 79534017i bk1: 376051a 79579345i bk2: 397821a 77594338i bk3: 400852a 76940402i bk4: 390332a 78419554i bk5: 395061a 77825438i bk6: 379574a 79815237i bk7: 382889a 79490441i bk8: 385295a 79109638i bk9: 382499a 79488307i bk10: 383821a 79330996i bk11: 382116a 79327413i bk12: 381547a 79329133i bk13: 381665a 79439292i bk14: 389558a 78182443i bk15: 387682a 78277571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062011
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078974
Bank_Level_Parallism_Col = 2.484944
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109622 

BW Util details:
bwutil = 0.222673 
total_CMD = 134160738 
util_bw = 29873920 
Wasted_Col = 56911040 
Wasted_Row = 1670528 
Idle = 45705250 

BW Util Bottlenecks: 
RCDc_limit = 93346427 
RCDWRc_limit = 8723973 
WTRc_limit = 36722274 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134160738 
n_nop = 115206979 
Read = 6173980 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294500 
n_act = 6776142 
n_pre = 6776126 
n_ref = 0 
n_req = 7211823 
total_req = 7468480 

Dual Bus Interface Util: 
issued_total_row = 13552268 
issued_total_col = 7468480 
Row_Bus_Util =  0.101015 
CoL_Bus_Util = 0.055668 
Either_Row_CoL_Bus_Util = 0.141277 
Issued_on_Two_Bus_Simul_Util = 0.015407 
issued_two_Eff = 0.109054 
queue_avg = 14.340811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115167173 n_act=6796643 n_pre=6796627 n_ref_event=0 n_req=7231921 n_rd=6191503 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.2233
n_activity=89205227 dram_eff=0.3358
bk0: 376588a 78836196i bk1: 379433a 78693741i bk2: 405217a 76077667i bk3: 394282a 77102202i bk4: 397349a 77055067i bk5: 399194a 76811807i bk6: 384944a 78480906i bk7: 381842a 78972858i bk8: 384293a 78544205i bk9: 384939a 78675448i bk10: 381467a 78759612i bk11: 385592a 78367481i bk12: 378222a 79091286i bk13: 378747a 79028848i bk14: 390785a 77274283i bk15: 388609a 77467728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060188
Row_Buffer_Locality_read = 0.061821
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223294
Bank_Level_Parallism_Col = 2.489602
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115230 

BW Util details:
bwutil = 0.223287 
total_CMD = 134160738 
util_bw = 29956408 
Wasted_Col = 56867268 
Wasted_Row = 1605541 
Idle = 45731521 

BW Util Bottlenecks: 
RCDc_limit = 93504971 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835215 
rwq = 0 
CCDLc_limit_alone = 4087390 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134160738 
n_nop = 115167173 
Read = 6191503 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796643 
n_pre = 6796627 
n_ref = 0 
n_req = 7231921 
total_req = 7489102 

Dual Bus Interface Util: 
issued_total_row = 13593270 
issued_total_col = 7489102 
Row_Bus_Util =  0.101321 
CoL_Bus_Util = 0.055822 
Either_Row_CoL_Bus_Util = 0.141573 
Issued_on_Two_Bus_Simul_Util = 0.015569 
issued_two_Eff = 0.109974 
queue_avg = 14.860477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115191662 n_act=6781839 n_pre=6781823 n_ref_event=0 n_req=7216290 n_rd=6178805 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2228
n_activity=89259825 dram_eff=0.3349
bk0: 381893a 78840728i bk1: 379643a 79280789i bk2: 395886a 77792187i bk3: 400391a 77113755i bk4: 395134a 77789977i bk5: 393732a 77881281i bk6: 380582a 79545909i bk7: 388095a 78547331i bk8: 379907a 79859583i bk9: 378812a 79925458i bk10: 376835a 79793878i bk11: 380247a 79377030i bk12: 376823a 79530018i bk13: 385481a 78719154i bk14: 391720a 77582193i bk15: 393624a 77326019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061654
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109013
Bank_Level_Parallism_Col = 2.486500
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111619 

BW Util details:
bwutil = 0.222810 
total_CMD = 134160738 
util_bw = 29892372 
Wasted_Col = 56911677 
Wasted_Row = 1665286 
Idle = 45691403 

BW Util Bottlenecks: 
RCDc_limit = 93443136 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827012 
rwq = 0 
CCDLc_limit_alone = 4080036 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134160738 
n_nop = 115191662 
Read = 6178805 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781839 
n_pre = 6781823 
n_ref = 0 
n_req = 7216290 
total_req = 7473093 

Dual Bus Interface Util: 
issued_total_row = 13563662 
issued_total_col = 7473093 
Row_Bus_Util =  0.101100 
CoL_Bus_Util = 0.055703 
Either_Row_CoL_Bus_Util = 0.141391 
Issued_on_Two_Bus_Simul_Util = 0.015412 
issued_two_Eff = 0.109003 
queue_avg = 14.418203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4182
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115181884 n_act=6785608 n_pre=6785592 n_ref_event=0 n_req=7221439 n_rd=6182473 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.223
n_activity=89265762 dram_eff=0.3351
bk0: 377134a 79446100i bk1: 377346a 79271633i bk2: 401916a 76566936i bk3: 401360a 76756427i bk4: 398242a 77320184i bk5: 396114a 77567115i bk6: 378111a 79555770i bk7: 376949a 79760572i bk8: 379087a 79774056i bk9: 378359a 79482819i bk10: 384719a 78753606i bk11: 384505a 78746354i bk12: 386825a 78416852i bk13: 383953a 78537240i bk14: 387912a 77802201i bk15: 389941a 77661037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061911
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148151
Bank_Level_Parallism_Col = 2.487025
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189602
GrpLevelPara = 2.112925 

BW Util details:
bwutil = 0.222954 
total_CMD = 134160738 
util_bw = 29911692 
Wasted_Col = 56904442 
Wasted_Row = 1656369 
Idle = 45688235 

BW Util Bottlenecks: 
RCDc_limit = 93438722 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829310 
rwq = 0 
CCDLc_limit_alone = 4078863 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134160738 
n_nop = 115181884 
Read = 6182473 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785608 
n_pre = 6785592 
n_ref = 0 
n_req = 7221439 
total_req = 7477923 

Dual Bus Interface Util: 
issued_total_row = 13571200 
issued_total_col = 7477923 
Row_Bus_Util =  0.101156 
CoL_Bus_Util = 0.055739 
Either_Row_CoL_Bus_Util = 0.141464 
Issued_on_Two_Bus_Simul_Util = 0.015431 
issued_two_Eff = 0.109083 
queue_avg = 14.641776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6418
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115136852 n_act=6803087 n_pre=6803071 n_ref_event=0 n_req=7251124 n_rd=6206483 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.2239
n_activity=89224242 dram_eff=0.3366
bk0: 379822a 78125520i bk1: 376007a 78634829i bk2: 406866a 75548717i bk3: 398643a 76260646i bk4: 397698a 76768466i bk5: 398006a 76632427i bk6: 379797a 78605113i bk7: 383948a 78339130i bk8: 381230a 78485080i bk9: 377663a 78950611i bk10: 385728a 77720156i bk11: 384297a 77834662i bk12: 388993a 77494471i bk13: 390162a 77192504i bk14: 385863a 77387145i bk15: 391760a 76840582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318941
Bank_Level_Parallism_Col = 2.498943
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121935 

BW Util details:
bwutil = 0.223890 
total_CMD = 134160738 
util_bw = 30037312 
Wasted_Col = 56788745 
Wasted_Row = 1606464 
Idle = 45728217 

BW Util Bottlenecks: 
RCDc_limit = 93459729 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857693 
rwq = 0 
CCDLc_limit_alone = 4098119 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134160738 
n_nop = 115136852 
Read = 6206483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803087 
n_pre = 6803071 
n_ref = 0 
n_req = 7251124 
total_req = 7509328 

Dual Bus Interface Util: 
issued_total_row = 13606158 
issued_total_col = 7509328 
Row_Bus_Util =  0.101417 
CoL_Bus_Util = 0.055973 
Either_Row_CoL_Bus_Util = 0.141799 
Issued_on_Two_Bus_Simul_Util = 0.015590 
issued_two_Eff = 0.109946 
queue_avg = 15.458144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4581
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115215081 n_act=6775579 n_pre=6775563 n_ref_event=0 n_req=7210865 n_rd=6170477 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2226
n_activity=89199496 dram_eff=0.3349
bk0: 375009a 79457054i bk1: 372920a 79747891i bk2: 405924a 75999966i bk3: 399392a 76860042i bk4: 390900a 78146185i bk5: 391018a 78091203i bk6: 385811a 78847294i bk7: 385367a 78903058i bk8: 377995a 79429629i bk9: 379248a 79470796i bk10: 387111a 78408820i bk11: 380724a 79123803i bk12: 384040a 78935691i bk13: 381908a 79008056i bk14: 388401a 77724183i bk15: 384709a 78240517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.144994
Bank_Level_Parallism_Col = 2.484651
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111535 

BW Util details:
bwutil = 0.222648 
total_CMD = 134160738 
util_bw = 29870564 
Wasted_Col = 56854542 
Wasted_Row = 1678902 
Idle = 45756730 

BW Util Bottlenecks: 
RCDc_limit = 93256392 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134160738 
n_nop = 115215081 
Read = 6170477 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775579 
n_pre = 6775563 
n_ref = 0 
n_req = 7210865 
total_req = 7467641 

Dual Bus Interface Util: 
issued_total_row = 13551142 
issued_total_col = 7467641 
Row_Bus_Util =  0.101007 
CoL_Bus_Util = 0.055662 
Either_Row_CoL_Bus_Util = 0.141216 
Issued_on_Two_Bus_Simul_Util = 0.015453 
issued_two_Eff = 0.109425 
queue_avg = 14.784375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7844
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115143014 n_act=6796612 n_pre=6796596 n_ref_event=0 n_req=7241129 n_rd=6203841 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2236
n_activity=89393021 dram_eff=0.3355
bk0: 378361a 79151610i bk1: 376135a 79443265i bk2: 394143a 77719082i bk3: 400507a 77210835i bk4: 390441a 78044674i bk5: 397497a 77237008i bk6: 387219a 78543609i bk7: 387034a 78545080i bk8: 383391a 78984094i bk9: 382307a 79120945i bk10: 384438a 78835652i bk11: 386553a 78704753i bk12: 389884a 78216002i bk13: 383649a 79045108i bk14: 389855a 77860048i bk15: 392427a 77460819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062717
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146461
Bank_Level_Parallism_Col = 2.490057
Bank_Level_Parallism_Ready = 1.224899
write_to_read_ratio_blp_rw_average = 0.188881
GrpLevelPara = 2.113840 

BW Util details:
bwutil = 0.223565 
total_CMD = 134160738 
util_bw = 29993604 
Wasted_Col = 56985958 
Wasted_Row = 1637274 
Idle = 45543902 

BW Util Bottlenecks: 
RCDc_limit = 93664431 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851804 
rwq = 0 
CCDLc_limit_alone = 4091988 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134160738 
n_nop = 115143014 
Read = 6203841 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796612 
n_pre = 6796596 
n_ref = 0 
n_req = 7241129 
total_req = 7498401 

Dual Bus Interface Util: 
issued_total_row = 13593208 
issued_total_col = 7498401 
Row_Bus_Util =  0.101320 
CoL_Bus_Util = 0.055891 
Either_Row_CoL_Bus_Util = 0.141753 
Issued_on_Two_Bus_Simul_Util = 0.015458 
issued_two_Eff = 0.109050 
queue_avg = 15.010151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0102
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134160738 n_nop=115279646 n_act=6743940 n_pre=6743924 n_ref_event=0 n_req=7164762 n_rd=6129688 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.2213
n_activity=89187353 dram_eff=0.3329
bk0: 377591a 80192520i bk1: 374345a 80540840i bk2: 395425a 78760838i bk3: 386038a 79549100i bk4: 384633a 79738865i bk5: 393968a 78718900i bk6: 384091a 79908628i bk7: 375453a 80872482i bk8: 377779a 80574560i bk9: 377875a 80624602i bk10: 380472a 80233884i bk11: 381281a 80052508i bk12: 386292a 79340831i bk13: 380421a 80228599i bk14: 389428a 78966292i bk15: 384596a 79048287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060154
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908331
Bank_Level_Parallism_Col = 2.472684
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101261 

BW Util details:
bwutil = 0.221304 
total_CMD = 134160738 
util_bw = 29690340 
Wasted_Col = 56935759 
Wasted_Row = 1761095 
Idle = 45773544 

BW Util Bottlenecks: 
RCDc_limit = 93096184 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773217 
rwq = 0 
CCDLc_limit_alone = 4040695 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134160738 
n_nop = 115279646 
Read = 6129688 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743940 
n_pre = 6743924 
n_ref = 0 
n_req = 7164762 
total_req = 7422585 

Dual Bus Interface Util: 
issued_total_row = 13487864 
issued_total_col = 7422585 
Row_Bus_Util =  0.100535 
CoL_Bus_Util = 0.055326 
Either_Row_CoL_Bus_Util = 0.140735 
Issued_on_Two_Bus_Simul_Util = 0.015126 
issued_two_Eff = 0.107481 
queue_avg = 13.626734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6267

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287973, Miss = 3150191, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253053, Miss = 3142850, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329126, Miss = 3189141, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284868, Miss = 3176229, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277533, Miss = 3140350, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267338, Miss = 3163417, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260336, Miss = 3145885, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340633, Miss = 3168960, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290053, Miss = 3156241, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355651, Miss = 3159893, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293092, Miss = 3169934, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270967, Miss = 3163709, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269394, Miss = 3149847, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320541, Miss = 3171089, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327279, Miss = 3165041, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339038, Miss = 3159619, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356685, Miss = 3177087, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316621, Miss = 3171573, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331160, Miss = 3166289, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213641, Miss = 3146382, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659426, Miss = 3168831, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317335, Miss = 3177199, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221007, Miss = 3146799, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223299, Miss = 3125065, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155406049
L2_total_cache_misses = 75851621
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18537014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942823
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279484
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150757232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648817
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155406049
icnt_total_pkts_simt_to_mem=155406049
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155406049
Req_Network_cycles = 52315236
Req_Network_injected_packets_per_cycle =       2.9706 
Req_Network_conflicts_per_cycle =       1.3129
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4191
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0452

Reply_Network_injected_packets_num = 155406049
Reply_Network_cycles = 52315236
Reply_Network_injected_packets_per_cycle =        2.9706
Reply_Network_conflicts_per_cycle =        1.4753
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1401
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0990
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 56 min, 24 sec (237384 sec)
gpgpu_simulation_rate = 4810 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 29: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 29 
gpu_sim_cycle = 5788
gpu_sim_insn = 3960
gpu_ipc =       0.6842
gpu_tot_sim_cycle = 52321024
gpu_tot_sim_insn = 1141959192
gpu_tot_ipc =      21.8260
gpu_tot_issued_cta = 53330
gpu_occupancy = 11.4106% 
gpu_tot_occupancy = 60.1196% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0009
partiton_level_parallism_total  =       2.9702
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6137
L2_BW  =       0.0377 GB/Sec
L2_BW_total  =     129.7401 GB/Sec
gpu_total_sim_rate=4810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839849, Miss = 4403677, Miss_rate = 0.562, Pending_hits = 122440, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705731, Miss = 4284780, Miss_rate = 0.556, Pending_hits = 121129, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759866, Miss = 4350033, Miss_rate = 0.561, Pending_hits = 122429, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235137287
	L1D_total_cache_misses = 131725850
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729616
	L1D_total_cache_reservation_fails = 64768946
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99288073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729639
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230488468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648819

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53330, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100381856
gpgpu_n_tot_w_icount = 221886933
gpgpu_n_stall_shd_mem = 95895647
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150757235
gpgpu_n_mem_write_global = 4648819
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271604900
gpgpu_n_store_insn = 13648259
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71326726
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79673275
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222372
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16880761	W0_Idle:238391701	W0_Scoreboard:-465975219	W1:109068152	W2:31147207	W3:14917969	W4:9111186	W5:6351815	W6:4784028	W7:3820540	W8:3162947	W9:2690764	W10:2316738	W11:2051643	W12:1870997	W13:1711149	W14:1584440	W15:1445620	W16:1323057	W17:1224227	W18:1142646	W19:1078439	W20:1056533	W21:1064662	W22:1091606	W23:1077081	W24:1037158	W25:941880	W26:826710	W27:710646	W28:630080	W29:554725	W30:506333	W31:420214	W32:11165741
single_issue_nums: WS0:55704296	WS1:55318531	WS2:55540947	WS3:55323159	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019766048 {8:127470756,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185952760 {40:4648819,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459160 {40:23286479,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803862944 {40:127470756,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37190552 {8:4648819,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459160 {40:23286479,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814343 	734778 	1521336 	3297473 	6603854 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71086951 	54058312 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522318 	1637432 	162028 	67792 	119396891 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127564907 	20017037 	5889708 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9146 	39198 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067593  1.065984  1.062353  1.063080  1.063188  1.061485  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064014  1.072220  1.071104  1.072121  1.069607  1.068721  1.066409  1.064753  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064106  1.063065  1.061512  1.061846  1.061022  1.064173  1.062363  1.063826  1.062246  1.064207 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066153  1.069101  1.062480  1.063824  1.063271  1.062418  1.064633  1.065211  1.063323  1.064302  1.063691  1.063680 
dram[4]:  1.062909  1.060410  1.067955  1.067194  1.065252  1.067543  1.063760  1.063126  1.062335  1.060841  1.067435  1.066475  1.063015  1.063699  1.064354  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066126  1.060481  1.061234  1.063808  1.063138 
dram[6]:  1.062018  1.061244  1.066930  1.068429  1.066747  1.063941  1.062988  1.065454  1.062051  1.062096  1.062440  1.064692  1.063027  1.065014  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062329  1.061442  1.062695  1.061105  1.065195  1.064663  1.066285  1.064976  1.064066  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062947  1.064299  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063705  1.062306 
dram[10]:  1.060523  1.059637  1.067252  1.068389  1.068865  1.068832  1.068492  1.064952  1.065574  1.061998  1.066348  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062022  1.063182  1.065282  1.062957  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620145/81377243 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377573    373935    389303    395356    396143    394713    373293    376365    382827    380904    378709    376894    386790    385256    394469    388343 
dram[1]:    380070    380301    404019    402058    398835    396701    388649    383996    380758    388381    382326    374849    389173    385376    394231    393483 
dram[2]:    380913    374921    392704    394013    393209    392593    379302    385370    382651    378674    371189    384708    382338    387905    386963    394157 
dram[3]:    375722    375963    389384    398379    395765    399355    382458    381075    378590    385534    380823    384364    381149    383462    390913    389752 
dram[4]:    377217    376051    397821    400852    390332    395061    379574    382889    385295    382499    383821    382116    381547    381665    389558    387682 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384293    384939    381467    385592    378222    378747    390785    388609 
dram[6]:    381893    379643    395886    400391    395134    393732    380582    388095    379907    378812    376835    380247    376823    385481    391720    393624 
dram[7]:    377134    377346    401916    401360    398242    396114    378111    376949    379087    378359    384719    384505    386825    383953    387912    389941 
dram[8]:    379822    376007    406866    398643    397698    398006    379797    383948    381230    377663    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405924    399392    390900    391018    385811    385367    377995    379248    387111    380724    384040    381908    388401    384709 
dram[10]:    378361    376135    394143    400507    390441    397497    387219    387034    383391    382307    384438    386553    389884    383649    389855    392427 
dram[11]:    377591    374345    395425    386038    384633    393968    384091    375453    377779    377875    380472    381281    386292    380421    389428    384596 
total dram reads = 74145627
bank skew: 406866/371189 = 1.10
chip skew: 6223206/6129688 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80368     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560579
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115280815 n_act=6752443 n_pre=6752427 n_ref_event=0 n_req=7184101 n_rd=6150873 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.2218
n_activity=89186399 dram_eff=0.3337
bk0: 377573a 79864588i bk1: 373935a 80260688i bk2: 389303a 78769063i bk3: 395356a 78065329i bk4: 396143a 78060153i bk5: 394713a 78226470i bk6: 373293a 80673017i bk7: 376365a 80326668i bk8: 382827a 79547033i bk9: 380904a 79630460i bk10: 378709a 79832064i bk11: 376894a 80183239i bk12: 386790a 78982718i bk13: 385256a 79113203i bk14: 394469a 77658540i bk15: 388343a 78328134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061509
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023639
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221806 
total_CMD = 134175579 
util_bw = 29760916 
Wasted_Col = 56876404 
Wasted_Row = 1744756 
Idle = 45793503 

BW Util Bottlenecks: 
RCDc_limit = 93151794 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801879 
rwq = 0 
CCDLc_limit_alone = 4060703 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134175579 
n_nop = 115280815 
Read = 6150873 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752443 
n_pre = 6752427 
n_ref = 0 
n_req = 7184101 
total_req = 7440229 

Dual Bus Interface Util: 
issued_total_row = 13504870 
issued_total_col = 7440229 
Row_Bus_Util =  0.100651 
CoL_Bus_Util = 0.055451 
Either_Row_CoL_Bus_Util = 0.140821 
Issued_on_Two_Bus_Simul_Util = 0.015281 
issued_two_Eff = 0.108513 
queue_avg = 14.420060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4201
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115116191 n_act=6811241 n_pre=6811225 n_ref_event=0 n_req=7270041 n_rd=6223206 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2244
n_activity=89252648 dram_eff=0.3374
bk0: 380070a 77851607i bk1: 380301a 77871707i bk2: 404019a 75379722i bk3: 402058a 75667885i bk4: 398835a 76295143i bk5: 396701a 76590582i bk6: 388649a 77499933i bk7: 383996a 78084783i bk8: 380758a 78336830i bk9: 388381a 77483582i bk10: 382326a 78033900i bk11: 374849a 78902902i bk12: 389173a 77064408i bk13: 385376a 77506212i bk14: 394231a 76182608i bk15: 393483a 76198705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063108
Row_Buffer_Locality_read = 0.064321
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381465
Bank_Level_Parallism_Col = 2.504662
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125468 

BW Util details:
bwutil = 0.224425 
total_CMD = 134175579 
util_bw = 30112288 
Wasted_Col = 56799931 
Wasted_Row = 1577300 
Idle = 45686060 

BW Util Bottlenecks: 
RCDc_limit = 93546853 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876229 
rwq = 0 
CCDLc_limit_alone = 4103781 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 134175579 
n_nop = 115116191 
Read = 6223206 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811241 
n_pre = 6811225 
n_ref = 0 
n_req = 7270041 
total_req = 7528072 

Dual Bus Interface Util: 
issued_total_row = 13622466 
issued_total_col = 7528072 
Row_Bus_Util =  0.101527 
CoL_Bus_Util = 0.056106 
Either_Row_CoL_Bus_Util = 0.142048 
Issued_on_Two_Bus_Simul_Util = 0.015585 
issued_two_Eff = 0.109718 
queue_avg = 16.354952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.355
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115225467 n_act=6775332 n_pre=6775316 n_ref_event=0 n_req=7203962 n_rd=6161610 n_rd_L2_A=0 n_write=0 n_wr_bk=1300599 bw_util=0.2225
n_activity=89193883 dram_eff=0.3347
bk0: 380913a 78828389i bk1: 374921a 79478757i bk2: 392704a 77983768i bk3: 394013a 77928489i bk4: 393209a 77982469i bk5: 392593a 78031014i bk6: 379302a 79727021i bk7: 385370a 78985761i bk8: 382651a 79297257i bk9: 378674a 79732619i bk10: 371189a 80499172i bk11: 384708a 79070531i bk12: 382338a 79031582i bk13: 387905a 78332856i bk14: 386963a 78135357i bk15: 394157a 77371843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059499
Row_Buffer_Locality_read = 0.061052
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100682
Bank_Level_Parallism_Col = 2.483935
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109856 

BW Util details:
bwutil = 0.222461 
total_CMD = 134175579 
util_bw = 29848836 
Wasted_Col = 56884018 
Wasted_Row = 1680069 
Idle = 45762656 

BW Util Bottlenecks: 
RCDc_limit = 93260816 
RCDWRc_limit = 8775844 
WTRc_limit = 36843299 
RTWc_limit = 26113404 
CCDLc_limit = 5818192 
rwq = 0 
CCDLc_limit_alone = 4070006 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257423 

Commands details: 
total_CMD = 134175579 
n_nop = 115225467 
Read = 6161610 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300599 
n_act = 6775332 
n_pre = 6775316 
n_ref = 0 
n_req = 7203962 
total_req = 7462209 

Dual Bus Interface Util: 
issued_total_row = 13550648 
issued_total_col = 7462209 
Row_Bus_Util =  0.100992 
CoL_Bus_Util = 0.055615 
Either_Row_CoL_Bus_Util = 0.141234 
Issued_on_Two_Bus_Simul_Util = 0.015373 
issued_two_Eff = 0.108851 
queue_avg = 14.276030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115215489 n_act=6778777 n_pre=6778761 n_ref_event=0 n_req=7212688 n_rd=6172688 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2227
n_activity=89218670 dram_eff=0.3349
bk0: 375722a 79297325i bk1: 375963a 79616810i bk2: 389384a 78239755i bk3: 398379a 77124654i bk4: 395765a 77819724i bk5: 399355a 77335930i bk6: 382458a 79070806i bk7: 381075a 79587051i bk8: 378590a 79835243i bk9: 385534a 78741974i bk10: 380823a 79477019i bk11: 384364a 79054294i bk12: 381149a 79331705i bk13: 383462a 79112160i bk14: 390913a 77765226i bk15: 389752a 77720856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060159
Row_Buffer_Locality_read = 0.061655
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113312
Bank_Level_Parallism_Col = 2.485749
Bank_Level_Parallism_Ready = 1.223569
write_to_read_ratio_blp_rw_average = 0.189694
GrpLevelPara = 2.110907 

BW Util details:
bwutil = 0.222668 
total_CMD = 134175579 
util_bw = 29876572 
Wasted_Col = 56893023 
Wasted_Row = 1662012 
Idle = 45743972 

BW Util Bottlenecks: 
RCDc_limit = 93348129 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830090 
rwq = 0 
CCDLc_limit_alone = 4076322 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134175579 
n_nop = 115215489 
Read = 6172688 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778777 
n_pre = 6778761 
n_ref = 0 
n_req = 7212688 
total_req = 7469143 

Dual Bus Interface Util: 
issued_total_row = 13557538 
issued_total_col = 7469143 
Row_Bus_Util =  0.101043 
CoL_Bus_Util = 0.055667 
Either_Row_CoL_Bus_Util = 0.141308 
Issued_on_Two_Bus_Simul_Util = 0.015402 
issued_two_Eff = 0.108997 
queue_avg = 14.499407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115221820 n_act=6776142 n_pre=6776126 n_ref_event=0 n_req=7211823 n_rd=6173980 n_rd_L2_A=0 n_write=0 n_wr_bk=1294500 bw_util=0.2226
n_activity=89243163 dram_eff=0.3347
bk0: 377217a 79548858i bk1: 376051a 79594186i bk2: 397821a 77609179i bk3: 400852a 76955243i bk4: 390332a 78434395i bk5: 395061a 77840279i bk6: 379574a 79830078i bk7: 382889a 79505282i bk8: 385295a 79124479i bk9: 382499a 79503148i bk10: 383821a 79345837i bk11: 382116a 79342254i bk12: 381547a 79343974i bk13: 381665a 79454133i bk14: 389558a 78197284i bk15: 387682a 78292412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062011
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078974
Bank_Level_Parallism_Col = 2.484944
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109622 

BW Util details:
bwutil = 0.222648 
total_CMD = 134175579 
util_bw = 29873920 
Wasted_Col = 56911040 
Wasted_Row = 1670528 
Idle = 45720091 

BW Util Bottlenecks: 
RCDc_limit = 93346427 
RCDWRc_limit = 8723973 
WTRc_limit = 36722274 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134175579 
n_nop = 115221820 
Read = 6173980 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294500 
n_act = 6776142 
n_pre = 6776126 
n_ref = 0 
n_req = 7211823 
total_req = 7468480 

Dual Bus Interface Util: 
issued_total_row = 13552268 
issued_total_col = 7468480 
Row_Bus_Util =  0.101004 
CoL_Bus_Util = 0.055662 
Either_Row_CoL_Bus_Util = 0.141261 
Issued_on_Two_Bus_Simul_Util = 0.015405 
issued_two_Eff = 0.109054 
queue_avg = 14.339225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3392
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115182014 n_act=6796643 n_pre=6796627 n_ref_event=0 n_req=7231921 n_rd=6191503 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.2233
n_activity=89205227 dram_eff=0.3358
bk0: 376588a 78851037i bk1: 379433a 78708582i bk2: 405217a 76092508i bk3: 394282a 77117043i bk4: 397349a 77069908i bk5: 399194a 76826648i bk6: 384944a 78495747i bk7: 381842a 78987699i bk8: 384293a 78559046i bk9: 384939a 78690289i bk10: 381467a 78774453i bk11: 385592a 78382322i bk12: 378222a 79106127i bk13: 378747a 79043689i bk14: 390785a 77289124i bk15: 388609a 77482569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060188
Row_Buffer_Locality_read = 0.061821
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223294
Bank_Level_Parallism_Col = 2.489602
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115230 

BW Util details:
bwutil = 0.223263 
total_CMD = 134175579 
util_bw = 29956408 
Wasted_Col = 56867268 
Wasted_Row = 1605541 
Idle = 45746362 

BW Util Bottlenecks: 
RCDc_limit = 93504971 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835215 
rwq = 0 
CCDLc_limit_alone = 4087390 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134175579 
n_nop = 115182014 
Read = 6191503 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796643 
n_pre = 6796627 
n_ref = 0 
n_req = 7231921 
total_req = 7489102 

Dual Bus Interface Util: 
issued_total_row = 13593270 
issued_total_col = 7489102 
Row_Bus_Util =  0.101310 
CoL_Bus_Util = 0.055816 
Either_Row_CoL_Bus_Util = 0.141558 
Issued_on_Two_Bus_Simul_Util = 0.015568 
issued_two_Eff = 0.109974 
queue_avg = 14.858833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8588
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115206503 n_act=6781839 n_pre=6781823 n_ref_event=0 n_req=7216290 n_rd=6178805 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2228
n_activity=89259825 dram_eff=0.3349
bk0: 381893a 78855569i bk1: 379643a 79295630i bk2: 395886a 77807028i bk3: 400391a 77128596i bk4: 395134a 77804818i bk5: 393732a 77896122i bk6: 380582a 79560750i bk7: 388095a 78562172i bk8: 379907a 79874424i bk9: 378812a 79940299i bk10: 376835a 79808719i bk11: 380247a 79391871i bk12: 376823a 79544859i bk13: 385481a 78733995i bk14: 391720a 77597034i bk15: 393624a 77340860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061654
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109013
Bank_Level_Parallism_Col = 2.486500
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111619 

BW Util details:
bwutil = 0.222785 
total_CMD = 134175579 
util_bw = 29892372 
Wasted_Col = 56911677 
Wasted_Row = 1665286 
Idle = 45706244 

BW Util Bottlenecks: 
RCDc_limit = 93443136 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827012 
rwq = 0 
CCDLc_limit_alone = 4080036 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134175579 
n_nop = 115206503 
Read = 6178805 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781839 
n_pre = 6781823 
n_ref = 0 
n_req = 7216290 
total_req = 7473093 

Dual Bus Interface Util: 
issued_total_row = 13563662 
issued_total_col = 7473093 
Row_Bus_Util =  0.101089 
CoL_Bus_Util = 0.055696 
Either_Row_CoL_Bus_Util = 0.141375 
Issued_on_Two_Bus_Simul_Util = 0.015410 
issued_two_Eff = 0.109003 
queue_avg = 14.416609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4166
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115196725 n_act=6785608 n_pre=6785592 n_ref_event=0 n_req=7221439 n_rd=6182473 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.2229
n_activity=89265762 dram_eff=0.3351
bk0: 377134a 79460941i bk1: 377346a 79286474i bk2: 401916a 76581777i bk3: 401360a 76771268i bk4: 398242a 77335025i bk5: 396114a 77581956i bk6: 378111a 79570611i bk7: 376949a 79775413i bk8: 379087a 79788897i bk9: 378359a 79497660i bk10: 384719a 78768447i bk11: 384505a 78761195i bk12: 386825a 78431693i bk13: 383953a 78552081i bk14: 387912a 77817042i bk15: 389941a 77675878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061911
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148151
Bank_Level_Parallism_Col = 2.487025
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189602
GrpLevelPara = 2.112925 

BW Util details:
bwutil = 0.222929 
total_CMD = 134175579 
util_bw = 29911692 
Wasted_Col = 56904442 
Wasted_Row = 1656369 
Idle = 45703076 

BW Util Bottlenecks: 
RCDc_limit = 93438722 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829310 
rwq = 0 
CCDLc_limit_alone = 4078863 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134175579 
n_nop = 115196725 
Read = 6182473 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785608 
n_pre = 6785592 
n_ref = 0 
n_req = 7221439 
total_req = 7477923 

Dual Bus Interface Util: 
issued_total_row = 13571200 
issued_total_col = 7477923 
Row_Bus_Util =  0.101145 
CoL_Bus_Util = 0.055732 
Either_Row_CoL_Bus_Util = 0.141448 
Issued_on_Two_Bus_Simul_Util = 0.015430 
issued_two_Eff = 0.109083 
queue_avg = 14.640157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6402
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115151693 n_act=6803087 n_pre=6803071 n_ref_event=0 n_req=7251124 n_rd=6206483 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.2239
n_activity=89224242 dram_eff=0.3366
bk0: 379822a 78140361i bk1: 376007a 78649670i bk2: 406866a 75563558i bk3: 398643a 76275487i bk4: 397698a 76783307i bk5: 398006a 76647268i bk6: 379797a 78619954i bk7: 383948a 78353971i bk8: 381230a 78499921i bk9: 377663a 78965452i bk10: 385728a 77734997i bk11: 384297a 77849503i bk12: 388993a 77509312i bk13: 390162a 77207345i bk14: 385863a 77401986i bk15: 391760a 76855423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318941
Bank_Level_Parallism_Col = 2.498943
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121935 

BW Util details:
bwutil = 0.223866 
total_CMD = 134175579 
util_bw = 30037312 
Wasted_Col = 56788745 
Wasted_Row = 1606464 
Idle = 45743058 

BW Util Bottlenecks: 
RCDc_limit = 93459729 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857693 
rwq = 0 
CCDLc_limit_alone = 4098119 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134175579 
n_nop = 115151693 
Read = 6206483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803087 
n_pre = 6803071 
n_ref = 0 
n_req = 7251124 
total_req = 7509328 

Dual Bus Interface Util: 
issued_total_row = 13606158 
issued_total_col = 7509328 
Row_Bus_Util =  0.101406 
CoL_Bus_Util = 0.055966 
Either_Row_CoL_Bus_Util = 0.141784 
Issued_on_Two_Bus_Simul_Util = 0.015589 
issued_two_Eff = 0.109946 
queue_avg = 15.456434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4564
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115229922 n_act=6775579 n_pre=6775563 n_ref_event=0 n_req=7210865 n_rd=6170477 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2226
n_activity=89199496 dram_eff=0.3349
bk0: 375009a 79471895i bk1: 372920a 79762732i bk2: 405924a 76014807i bk3: 399392a 76874883i bk4: 390900a 78161026i bk5: 391018a 78106044i bk6: 385811a 78862135i bk7: 385367a 78917899i bk8: 377995a 79444470i bk9: 379248a 79485637i bk10: 387111a 78423661i bk11: 380724a 79138644i bk12: 384040a 78950532i bk13: 381908a 79022897i bk14: 388401a 77739024i bk15: 384709a 78255358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.144994
Bank_Level_Parallism_Col = 2.484651
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111535 

BW Util details:
bwutil = 0.222623 
total_CMD = 134175579 
util_bw = 29870564 
Wasted_Col = 56854542 
Wasted_Row = 1678902 
Idle = 45771571 

BW Util Bottlenecks: 
RCDc_limit = 93256392 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134175579 
n_nop = 115229922 
Read = 6170477 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775579 
n_pre = 6775563 
n_ref = 0 
n_req = 7210865 
total_req = 7467641 

Dual Bus Interface Util: 
issued_total_row = 13551142 
issued_total_col = 7467641 
Row_Bus_Util =  0.100996 
CoL_Bus_Util = 0.055656 
Either_Row_CoL_Bus_Util = 0.141200 
Issued_on_Two_Bus_Simul_Util = 0.015451 
issued_two_Eff = 0.109425 
queue_avg = 14.782740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7827
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115157855 n_act=6796612 n_pre=6796596 n_ref_event=0 n_req=7241129 n_rd=6203841 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2235
n_activity=89393021 dram_eff=0.3355
bk0: 378361a 79166451i bk1: 376135a 79458106i bk2: 394143a 77733923i bk3: 400507a 77225676i bk4: 390441a 78059515i bk5: 397497a 77251849i bk6: 387219a 78558450i bk7: 387034a 78559921i bk8: 383391a 78998935i bk9: 382307a 79135786i bk10: 384438a 78850493i bk11: 386553a 78719594i bk12: 389884a 78230843i bk13: 383649a 79059949i bk14: 389855a 77874889i bk15: 392427a 77475660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062717
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146461
Bank_Level_Parallism_Col = 2.490057
Bank_Level_Parallism_Ready = 1.224899
write_to_read_ratio_blp_rw_average = 0.188881
GrpLevelPara = 2.113840 

BW Util details:
bwutil = 0.223540 
total_CMD = 134175579 
util_bw = 29993604 
Wasted_Col = 56985958 
Wasted_Row = 1637274 
Idle = 45558743 

BW Util Bottlenecks: 
RCDc_limit = 93664431 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851804 
rwq = 0 
CCDLc_limit_alone = 4091988 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134175579 
n_nop = 115157855 
Read = 6203841 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796612 
n_pre = 6796596 
n_ref = 0 
n_req = 7241129 
total_req = 7498401 

Dual Bus Interface Util: 
issued_total_row = 13593208 
issued_total_col = 7498401 
Row_Bus_Util =  0.101309 
CoL_Bus_Util = 0.055885 
Either_Row_CoL_Bus_Util = 0.141738 
Issued_on_Two_Bus_Simul_Util = 0.015457 
issued_two_Eff = 0.109050 
queue_avg = 15.008491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0085
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134175579 n_nop=115294487 n_act=6743940 n_pre=6743924 n_ref_event=0 n_req=7164762 n_rd=6129688 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.2213
n_activity=89187353 dram_eff=0.3329
bk0: 377591a 80207361i bk1: 374345a 80555681i bk2: 395425a 78775679i bk3: 386038a 79563941i bk4: 384633a 79753706i bk5: 393968a 78733741i bk6: 384091a 79923469i bk7: 375453a 80887323i bk8: 377779a 80589401i bk9: 377875a 80639443i bk10: 380472a 80248725i bk11: 381281a 80067349i bk12: 386292a 79355672i bk13: 380421a 80243440i bk14: 389428a 78981133i bk15: 384596a 79063128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060154
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908331
Bank_Level_Parallism_Col = 2.472684
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101261 

BW Util details:
bwutil = 0.221280 
total_CMD = 134175579 
util_bw = 29690340 
Wasted_Col = 56935759 
Wasted_Row = 1761095 
Idle = 45788385 

BW Util Bottlenecks: 
RCDc_limit = 93096184 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773217 
rwq = 0 
CCDLc_limit_alone = 4040695 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134175579 
n_nop = 115294487 
Read = 6129688 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743940 
n_pre = 6743924 
n_ref = 0 
n_req = 7164762 
total_req = 7422585 

Dual Bus Interface Util: 
issued_total_row = 13487864 
issued_total_col = 7422585 
Row_Bus_Util =  0.100524 
CoL_Bus_Util = 0.055320 
Either_Row_CoL_Bus_Util = 0.140719 
Issued_on_Two_Bus_Simul_Util = 0.015125 
issued_two_Eff = 0.107481 
queue_avg = 13.625227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6252

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287973, Miss = 3150191, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253053, Miss = 3142850, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329126, Miss = 3189141, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284868, Miss = 3176229, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277535, Miss = 3140352, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267338, Miss = 3163417, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260336, Miss = 3145885, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340633, Miss = 3168960, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290053, Miss = 3156241, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355651, Miss = 3159893, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293092, Miss = 3169934, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270967, Miss = 3163709, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269394, Miss = 3149847, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320541, Miss = 3171089, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327279, Miss = 3165041, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339038, Miss = 3159619, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356685, Miss = 3177087, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316621, Miss = 3171573, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331162, Miss = 3166289, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213641, Miss = 3146382, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659427, Miss = 3168831, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317335, Miss = 3177199, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221007, Miss = 3146799, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223299, Miss = 3125065, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155406054
L2_total_cache_misses = 75851623
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18537014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942823
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150757235
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648819
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155406054
icnt_total_pkts_simt_to_mem=155406054
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155406054
Req_Network_cycles = 52321024
Req_Network_injected_packets_per_cycle =       2.9702 
Req_Network_conflicts_per_cycle =       1.3128
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4187
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0449

Reply_Network_injected_packets_num = 155406054
Reply_Network_cycles = 52321024
Reply_Network_injected_packets_per_cycle =        2.9702
Reply_Network_conflicts_per_cycle =        1.4752
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1401
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0990
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 56 min, 29 sec (237389 sec)
gpgpu_simulation_rate = 4810 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 30: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 16096
gpu_sim_insn = 8048
gpu_ipc =       0.5000
gpu_tot_sim_cycle = 52337120
gpu_tot_sim_insn = 1141967240
gpu_tot_ipc =      21.8195
gpu_tot_issued_cta = 53331
gpu_occupancy = 3.8024% 
gpu_tot_occupancy = 60.1190% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0042
partiton_level_parallism_total  =       2.9693
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6137
L2_BW  =       0.1845 GB/Sec
L2_BW_total  =     129.7003 GB/Sec
gpu_total_sim_rate=4810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839849, Miss = 4403677, Miss_rate = 0.562, Pending_hits = 122440, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705943, Miss = 4284831, Miss_rate = 0.556, Pending_hits = 121143, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759866, Miss = 4350033, Miss_rate = 0.561, Pending_hits = 122429, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235137499
	L1D_total_cache_misses = 131725901
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729630
	L1D_total_cache_reservation_fails = 64768946
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99288217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729653
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230488676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648823

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53331, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100396992
gpgpu_n_tot_w_icount = 221887406
gpgpu_n_stall_shd_mem = 95895698
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150757299
gpgpu_n_mem_write_global = 4648823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271605459
gpgpu_n_store_insn = 13648263
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71329286
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79673322
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16880927	W0_Idle:238426763	W0_Scoreboard:-465966540	W1:109068230	W2:31147250	W3:14917969	W4:9111186	W5:6351829	W6:4784068	W7:3820540	W8:3163006	W9:2690775	W10:2316738	W11:2051643	W12:1870997	W13:1711149	W14:1584440	W15:1445632	W16:1323057	W17:1224227	W18:1142646	W19:1078439	W20:1056533	W21:1064662	W22:1091606	W23:1077081	W24:1037158	W25:941880	W26:826710	W27:710646	W28:630080	W29:554725	W30:506333	W31:420214	W32:11165957
single_issue_nums: WS0:55704607	WS1:55318585	WS2:55541001	WS3:55323213	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019766448 {8:127470806,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185952920 {40:4648823,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803864944 {40:127470806,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37190584 {8:4648823,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814364 	734778 	1521336 	3297474 	6603855 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71086996 	54058335 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	119396945 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127564975 	20017037 	5889708 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9153 	39203 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067593  1.065984  1.062353  1.063080  1.063188  1.061485  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064014  1.072220  1.071104  1.072121  1.069607  1.068721  1.066409  1.064755  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064106  1.063065  1.061512  1.061846  1.061022  1.064173  1.062363  1.063826  1.062246  1.064214 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066153  1.069101  1.062480  1.063824  1.063271  1.062418  1.064633  1.065211  1.063323  1.064302  1.063695  1.063680 
dram[4]:  1.062909  1.060410  1.067955  1.067194  1.065252  1.067543  1.063760  1.063126  1.062335  1.060841  1.067435  1.066475  1.063015  1.063699  1.064354  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066126  1.060481  1.061234  1.063808  1.063138 
dram[6]:  1.062018  1.061244  1.066930  1.068429  1.066747  1.063941  1.062990  1.065454  1.062051  1.062096  1.062440  1.064692  1.063027  1.065016  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062329  1.061442  1.062695  1.061105  1.065195  1.064663  1.066285  1.064976  1.064065  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062947  1.064299  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063705  1.062306 
dram[10]:  1.060525  1.059639  1.067252  1.068389  1.068864  1.068832  1.068492  1.064952  1.065574  1.061998  1.066348  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062022  1.063182  1.065282  1.062960  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620168/81377255 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377573    373935    389303    395356    396143    394713    373293    376365    382827    380904    378709    376894    386790    385256    394469    388344 
dram[1]:    380070    380301    404019    402058    398835    396701    388649    383996    380760    388381    382326    374849    389173    385376    394231    393483 
dram[2]:    380913    374921    392704    394013    393209    392593    379302    385370    382651    378674    371189    384708    382338    387905    386963    394160 
dram[3]:    375723    375963    389384    398379    395765    399355    382458    381075    378590    385534    380823    384364    381150    383462    390916    389752 
dram[4]:    377217    376051    397821    400852    390332    395061    379574    382889    385296    382499    383821    382116    381547    381665    389558    387682 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384293    384939    381467    385592    378222    378747    390785    388610 
dram[6]:    381893    379643    395886    400391    395134    393732    380583    388095    379907    378812    376835    380247    376823    385483    391720    393624 
dram[7]:    377134    377346    401916    401360    398243    396114    378111    376949    379087    378359    384719    384505    386825    383953    387913    389941 
dram[8]:    379822    376007    406866    398643    397698    398006    379797    383948    381230    377663    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405924    399392    390900    391018    385811    385367    377995    379248    387111    380724    384040    381908    388401    384709 
dram[10]:    378362    376137    394143    400507    390442    397497    387219    387034    383391    382307    384438    386553    389884    383649    389855    392427 
dram[11]:    377591    374345    395425    386038    384633    393968    384092    375453    377779    377875    380472    381281    386292    380421    389428    384596 
total dram reads = 74145650
bank skew: 406866/371189 = 1.10
chip skew: 6223208/6129689 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80368     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560579
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115322088 n_act=6752444 n_pre=6752428 n_ref_event=0 n_req=7184102 n_rd=6150874 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.2217
n_activity=89186501 dram_eff=0.3337
bk0: 377573a 79905863i bk1: 373935a 80301963i bk2: 389303a 78810339i bk3: 395356a 78106605i bk4: 396143a 78101429i bk5: 394713a 78267746i bk6: 373293a 80714293i bk7: 376365a 80367944i bk8: 382827a 79588309i bk9: 380904a 79671736i bk10: 378709a 79873340i bk11: 376894a 80224515i bk12: 386790a 79023994i bk13: 385256a 79154479i bk14: 394469a 77699817i bk15: 388344a 78369362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061509
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023633
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221738 
total_CMD = 134216855 
util_bw = 29760920 
Wasted_Col = 56876428 
Wasted_Row = 1744780 
Idle = 45834727 

BW Util Bottlenecks: 
RCDc_limit = 93151818 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801879 
rwq = 0 
CCDLc_limit_alone = 4060703 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134216855 
n_nop = 115322088 
Read = 6150874 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752444 
n_pre = 6752428 
n_ref = 0 
n_req = 7184102 
total_req = 7440230 

Dual Bus Interface Util: 
issued_total_row = 13504872 
issued_total_col = 7440230 
Row_Bus_Util =  0.100620 
CoL_Bus_Util = 0.055434 
Either_Row_CoL_Bus_Util = 0.140778 
Issued_on_Two_Bus_Simul_Util = 0.015276 
issued_two_Eff = 0.108513 
queue_avg = 14.415625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4156
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115157463 n_act=6811242 n_pre=6811226 n_ref_event=0 n_req=7270043 n_rd=6223208 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2244
n_activity=89252750 dram_eff=0.3374
bk0: 380070a 77892883i bk1: 380301a 77912983i bk2: 404019a 75420998i bk3: 402058a 75709161i bk4: 398835a 76336419i bk5: 396701a 76631859i bk6: 388649a 77541210i bk7: 383996a 78126060i bk8: 380760a 78378053i bk9: 388381a 77524857i bk10: 382326a 78075175i bk11: 374849a 78944177i bk12: 389173a 77105683i bk13: 385376a 77547488i bk14: 394231a 76223884i bk15: 393483a 76239981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063108
Row_Buffer_Locality_read = 0.064321
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381458
Bank_Level_Parallism_Col = 2.504661
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125468 

BW Util details:
bwutil = 0.224356 
total_CMD = 134216855 
util_bw = 30112296 
Wasted_Col = 56799957 
Wasted_Row = 1577324 
Idle = 45727278 

BW Util Bottlenecks: 
RCDc_limit = 93546877 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876231 
rwq = 0 
CCDLc_limit_alone = 4103783 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 134216855 
n_nop = 115157463 
Read = 6223208 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811242 
n_pre = 6811226 
n_ref = 0 
n_req = 7270043 
total_req = 7528074 

Dual Bus Interface Util: 
issued_total_row = 13622468 
issued_total_col = 7528074 
Row_Bus_Util =  0.101496 
CoL_Bus_Util = 0.056089 
Either_Row_CoL_Bus_Util = 0.142004 
Issued_on_Two_Bus_Simul_Util = 0.015580 
issued_two_Eff = 0.109718 
queue_avg = 16.349922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3499
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115266740 n_act=6775332 n_pre=6775316 n_ref_event=0 n_req=7203965 n_rd=6161613 n_rd_L2_A=0 n_write=0 n_wr_bk=1300599 bw_util=0.2224
n_activity=89193933 dram_eff=0.3347
bk0: 380913a 78869665i bk1: 374921a 79520033i bk2: 392704a 78025044i bk3: 394013a 77969765i bk4: 393209a 78023745i bk5: 392593a 78072290i bk6: 379302a 79768297i bk7: 385370a 79027037i bk8: 382651a 79338533i bk9: 378674a 79773895i bk10: 371189a 80540448i bk11: 384708a 79111807i bk12: 382338a 79072858i bk13: 387905a 78374132i bk14: 386963a 78176633i bk15: 394160a 77413115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059500
Row_Buffer_Locality_read = 0.061052
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100681
Bank_Level_Parallism_Col = 2.483935
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109856 

BW Util details:
bwutil = 0.222393 
total_CMD = 134216855 
util_bw = 29848848 
Wasted_Col = 56884020 
Wasted_Row = 1680069 
Idle = 45803918 

BW Util Bottlenecks: 
RCDc_limit = 93260816 
RCDWRc_limit = 8775844 
WTRc_limit = 36843299 
RTWc_limit = 26113404 
CCDLc_limit = 5818194 
rwq = 0 
CCDLc_limit_alone = 4070008 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257423 

Commands details: 
total_CMD = 134216855 
n_nop = 115266740 
Read = 6161613 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300599 
n_act = 6775332 
n_pre = 6775316 
n_ref = 0 
n_req = 7203965 
total_req = 7462212 

Dual Bus Interface Util: 
issued_total_row = 13550648 
issued_total_col = 7462212 
Row_Bus_Util =  0.100961 
CoL_Bus_Util = 0.055598 
Either_Row_CoL_Bus_Util = 0.141190 
Issued_on_Two_Bus_Simul_Util = 0.015369 
issued_two_Eff = 0.108851 
queue_avg = 14.271639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115256754 n_act=6778780 n_pre=6778764 n_ref_event=0 n_req=7212693 n_rd=6172693 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2226
n_activity=89218931 dram_eff=0.3349
bk0: 375723a 79338551i bk1: 375963a 79658084i bk2: 389384a 78281029i bk3: 398379a 77165928i bk4: 395765a 77860999i bk5: 399355a 77377205i bk6: 382458a 79112082i bk7: 381075a 79628327i bk8: 378590a 79876520i bk9: 385534a 78783251i bk10: 380823a 79518297i bk11: 384364a 79095573i bk12: 381150a 79372934i bk13: 383462a 79153436i bk14: 390916a 77806455i bk15: 389752a 77762130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060160
Row_Buffer_Locality_read = 0.061656
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113300
Bank_Level_Parallism_Col = 2.485749
Bank_Level_Parallism_Ready = 1.223569
write_to_read_ratio_blp_rw_average = 0.189693
GrpLevelPara = 2.110906 

BW Util details:
bwutil = 0.222599 
total_CMD = 134216855 
util_bw = 29876592 
Wasted_Col = 56893080 
Wasted_Row = 1662060 
Idle = 45785123 

BW Util Bottlenecks: 
RCDc_limit = 93348197 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830090 
rwq = 0 
CCDLc_limit_alone = 4076322 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134216855 
n_nop = 115256754 
Read = 6172693 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778780 
n_pre = 6778764 
n_ref = 0 
n_req = 7212693 
total_req = 7469148 

Dual Bus Interface Util: 
issued_total_row = 13557544 
issued_total_col = 7469148 
Row_Bus_Util =  0.101012 
CoL_Bus_Util = 0.055650 
Either_Row_CoL_Bus_Util = 0.141265 
Issued_on_Two_Bus_Simul_Util = 0.015397 
issued_two_Eff = 0.108997 
queue_avg = 14.494947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115263093 n_act=6776143 n_pre=6776127 n_ref_event=0 n_req=7211824 n_rd=6173981 n_rd_L2_A=0 n_write=0 n_wr_bk=1294500 bw_util=0.2226
n_activity=89243265 dram_eff=0.3347
bk0: 377217a 79590133i bk1: 376051a 79635463i bk2: 397821a 77650456i bk3: 400852a 76996520i bk4: 390332a 78475672i bk5: 395061a 77881556i bk6: 379574a 79871355i bk7: 382889a 79546559i bk8: 385296a 79165707i bk9: 382499a 79544423i bk10: 383821a 79387112i bk11: 382116a 79383529i bk12: 381547a 79385249i bk13: 381665a 79495408i bk14: 389558a 78238559i bk15: 387682a 78333687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062011
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078969
Bank_Level_Parallism_Col = 2.484943
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109622 

BW Util details:
bwutil = 0.222580 
total_CMD = 134216855 
util_bw = 29873924 
Wasted_Col = 56911064 
Wasted_Row = 1670552 
Idle = 45761315 

BW Util Bottlenecks: 
RCDc_limit = 93346451 
RCDWRc_limit = 8723973 
WTRc_limit = 36722274 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134216855 
n_nop = 115263093 
Read = 6173981 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294500 
n_act = 6776143 
n_pre = 6776127 
n_ref = 0 
n_req = 7211824 
total_req = 7468481 

Dual Bus Interface Util: 
issued_total_row = 13552270 
issued_total_col = 7468481 
Row_Bus_Util =  0.100973 
CoL_Bus_Util = 0.055645 
Either_Row_CoL_Bus_Util = 0.141217 
Issued_on_Two_Bus_Simul_Util = 0.015400 
issued_two_Eff = 0.109054 
queue_avg = 14.334815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3348
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115223287 n_act=6796644 n_pre=6796628 n_ref_event=0 n_req=7231922 n_rd=6191504 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.2232
n_activity=89205329 dram_eff=0.3358
bk0: 376588a 78892312i bk1: 379433a 78749857i bk2: 405217a 76133783i bk3: 394282a 77158319i bk4: 397349a 77111184i bk5: 399194a 76867924i bk6: 384944a 78537023i bk7: 381842a 79028975i bk8: 384293a 78600322i bk9: 384939a 78731565i bk10: 381467a 78815729i bk11: 385592a 78423598i bk12: 378222a 79147403i bk13: 378747a 79084966i bk14: 390785a 77330401i bk15: 388610a 77523797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060188
Row_Buffer_Locality_read = 0.061821
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223289
Bank_Level_Parallism_Col = 2.489601
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115229 

BW Util details:
bwutil = 0.223194 
total_CMD = 134216855 
util_bw = 29956412 
Wasted_Col = 56867292 
Wasted_Row = 1605565 
Idle = 45787586 

BW Util Bottlenecks: 
RCDc_limit = 93504995 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835215 
rwq = 0 
CCDLc_limit_alone = 4087390 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134216855 
n_nop = 115223287 
Read = 6191504 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796644 
n_pre = 6796628 
n_ref = 0 
n_req = 7231922 
total_req = 7489103 

Dual Bus Interface Util: 
issued_total_row = 13593272 
issued_total_col = 7489103 
Row_Bus_Util =  0.101278 
CoL_Bus_Util = 0.055799 
Either_Row_CoL_Bus_Util = 0.141514 
Issued_on_Two_Bus_Simul_Util = 0.015563 
issued_two_Eff = 0.109974 
queue_avg = 14.854263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8543
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115247774 n_act=6781840 n_pre=6781824 n_ref_event=0 n_req=7216293 n_rd=6178808 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2227
n_activity=89259927 dram_eff=0.3349
bk0: 381893a 78896845i bk1: 379643a 79336906i bk2: 395886a 77848304i bk3: 400391a 77169872i bk4: 395134a 77846094i bk5: 393732a 77937398i bk6: 380583a 79602026i bk7: 388095a 78603448i bk8: 379907a 79915700i bk9: 378812a 79981575i bk10: 376835a 79849995i bk11: 380247a 79433147i bk12: 376823a 79586136i bk13: 385483a 78775218i bk14: 391720a 77638308i bk15: 393624a 77382135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061655
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109007
Bank_Level_Parallism_Col = 2.486499
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111619 

BW Util details:
bwutil = 0.222717 
total_CMD = 134216855 
util_bw = 29892384 
Wasted_Col = 56911703 
Wasted_Row = 1665306 
Idle = 45747462 

BW Util Bottlenecks: 
RCDc_limit = 93443160 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827014 
rwq = 0 
CCDLc_limit_alone = 4080038 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134216855 
n_nop = 115247774 
Read = 6178808 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781840 
n_pre = 6781824 
n_ref = 0 
n_req = 7216293 
total_req = 7473096 

Dual Bus Interface Util: 
issued_total_row = 13563664 
issued_total_col = 7473096 
Row_Bus_Util =  0.101058 
CoL_Bus_Util = 0.055679 
Either_Row_CoL_Bus_Util = 0.141332 
Issued_on_Two_Bus_Simul_Util = 0.015406 
issued_two_Eff = 0.109003 
queue_avg = 14.412174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4122
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115237995 n_act=6785610 n_pre=6785594 n_ref_event=0 n_req=7221441 n_rd=6182475 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.2229
n_activity=89265966 dram_eff=0.3351
bk0: 377134a 79502217i bk1: 377346a 79327750i bk2: 401916a 76623053i bk3: 401360a 76812544i bk4: 398243a 77376252i bk5: 396114a 77623230i bk6: 378111a 79611886i bk7: 376949a 79816688i bk8: 379087a 79830173i bk9: 378359a 79538936i bk10: 384719a 78809724i bk11: 384505a 78802472i bk12: 386825a 78472970i bk13: 383953a 78593358i bk14: 387913a 77858270i bk15: 389941a 77717153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061910
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148142
Bank_Level_Parallism_Col = 2.487024
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189602
GrpLevelPara = 2.112924 

BW Util details:
bwutil = 0.222861 
total_CMD = 134216855 
util_bw = 29911700 
Wasted_Col = 56904490 
Wasted_Row = 1656417 
Idle = 45744248 

BW Util Bottlenecks: 
RCDc_limit = 93438770 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829310 
rwq = 0 
CCDLc_limit_alone = 4078863 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134216855 
n_nop = 115237995 
Read = 6182475 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785610 
n_pre = 6785594 
n_ref = 0 
n_req = 7221441 
total_req = 7477925 

Dual Bus Interface Util: 
issued_total_row = 13571204 
issued_total_col = 7477925 
Row_Bus_Util =  0.101114 
CoL_Bus_Util = 0.055715 
Either_Row_CoL_Bus_Util = 0.141404 
Issued_on_Two_Bus_Simul_Util = 0.015425 
issued_two_Eff = 0.109083 
queue_avg = 14.635654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6357
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115192969 n_act=6803087 n_pre=6803071 n_ref_event=0 n_req=7251124 n_rd=6206483 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.2238
n_activity=89224242 dram_eff=0.3366
bk0: 379822a 78181637i bk1: 376007a 78690946i bk2: 406866a 75604834i bk3: 398643a 76316763i bk4: 397698a 76824583i bk5: 398006a 76688544i bk6: 379797a 78661230i bk7: 383948a 78395247i bk8: 381230a 78541197i bk9: 377663a 79006728i bk10: 385728a 77776273i bk11: 384297a 77890779i bk12: 388993a 77550588i bk13: 390162a 77248621i bk14: 385863a 77443262i bk15: 391760a 76896699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318941
Bank_Level_Parallism_Col = 2.498943
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121935 

BW Util details:
bwutil = 0.223797 
total_CMD = 134216855 
util_bw = 30037312 
Wasted_Col = 56788745 
Wasted_Row = 1606464 
Idle = 45784334 

BW Util Bottlenecks: 
RCDc_limit = 93459729 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857693 
rwq = 0 
CCDLc_limit_alone = 4098119 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134216855 
n_nop = 115192969 
Read = 6206483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803087 
n_pre = 6803071 
n_ref = 0 
n_req = 7251124 
total_req = 7509328 

Dual Bus Interface Util: 
issued_total_row = 13606158 
issued_total_col = 7509328 
Row_Bus_Util =  0.101374 
CoL_Bus_Util = 0.055949 
Either_Row_CoL_Bus_Util = 0.141740 
Issued_on_Two_Bus_Simul_Util = 0.015584 
issued_two_Eff = 0.109946 
queue_avg = 15.451680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4517
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115271198 n_act=6775579 n_pre=6775563 n_ref_event=0 n_req=7210865 n_rd=6170477 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2226
n_activity=89199496 dram_eff=0.3349
bk0: 375009a 79513171i bk1: 372920a 79804008i bk2: 405924a 76056083i bk3: 399392a 76916159i bk4: 390900a 78202302i bk5: 391018a 78147320i bk6: 385811a 78903411i bk7: 385367a 78959175i bk8: 377995a 79485746i bk9: 379248a 79526913i bk10: 387111a 78464937i bk11: 380724a 79179920i bk12: 384040a 78991808i bk13: 381908a 79064173i bk14: 388401a 77780300i bk15: 384709a 78296634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.144994
Bank_Level_Parallism_Col = 2.484651
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111535 

BW Util details:
bwutil = 0.222554 
total_CMD = 134216855 
util_bw = 29870564 
Wasted_Col = 56854542 
Wasted_Row = 1678902 
Idle = 45812847 

BW Util Bottlenecks: 
RCDc_limit = 93256392 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134216855 
n_nop = 115271198 
Read = 6170477 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775579 
n_pre = 6775563 
n_ref = 0 
n_req = 7210865 
total_req = 7467641 

Dual Bus Interface Util: 
issued_total_row = 13551142 
issued_total_col = 7467641 
Row_Bus_Util =  0.100965 
CoL_Bus_Util = 0.055639 
Either_Row_CoL_Bus_Util = 0.141157 
Issued_on_Two_Bus_Simul_Util = 0.015446 
issued_two_Eff = 0.109425 
queue_avg = 14.778193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7782
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115199123 n_act=6796614 n_pre=6796598 n_ref_event=0 n_req=7241133 n_rd=6203845 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2235
n_activity=89393269 dram_eff=0.3355
bk0: 378362a 79207728i bk1: 376137a 79499334i bk2: 394143a 77775198i bk3: 400507a 77266951i bk4: 390442a 78100742i bk5: 397497a 77293123i bk6: 387219a 78599726i bk7: 387034a 78601197i bk8: 383391a 79040211i bk9: 382307a 79177062i bk10: 384438a 78891769i bk11: 386553a 78760870i bk12: 389884a 78272119i bk13: 383649a 79101225i bk14: 389855a 77916166i bk15: 392427a 77516937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062717
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146451
Bank_Level_Parallism_Col = 2.490056
Bank_Level_Parallism_Ready = 1.224899
write_to_read_ratio_blp_rw_average = 0.188881
GrpLevelPara = 2.113839 

BW Util details:
bwutil = 0.223471 
total_CMD = 134216855 
util_bw = 29993620 
Wasted_Col = 56986006 
Wasted_Row = 1637322 
Idle = 45599907 

BW Util Bottlenecks: 
RCDc_limit = 93664479 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851804 
rwq = 0 
CCDLc_limit_alone = 4091988 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134216855 
n_nop = 115199123 
Read = 6203845 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796614 
n_pre = 6796598 
n_ref = 0 
n_req = 7241133 
total_req = 7498405 

Dual Bus Interface Util: 
issued_total_row = 13593212 
issued_total_col = 7498405 
Row_Bus_Util =  0.101278 
CoL_Bus_Util = 0.055868 
Either_Row_CoL_Bus_Util = 0.141694 
Issued_on_Two_Bus_Simul_Util = 0.015452 
issued_two_Eff = 0.109050 
queue_avg = 15.003875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0039
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134216855 n_nop=115335762 n_act=6743940 n_pre=6743924 n_ref_event=0 n_req=7164763 n_rd=6129689 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.2212
n_activity=89187375 dram_eff=0.3329
bk0: 377591a 80248637i bk1: 374345a 80596957i bk2: 395425a 78816955i bk3: 386038a 79605217i bk4: 384633a 79794982i bk5: 393968a 78775017i bk6: 384092a 79964745i bk7: 375453a 80928599i bk8: 377779a 80630677i bk9: 377875a 80680719i bk10: 380472a 80290001i bk11: 381281a 80108625i bk12: 386292a 79396948i bk13: 380421a 80284716i bk14: 389428a 79022409i bk15: 384596a 79104404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060154
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908331
Bank_Level_Parallism_Col = 2.472684
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101261 

BW Util details:
bwutil = 0.221212 
total_CMD = 134216855 
util_bw = 29690344 
Wasted_Col = 56935759 
Wasted_Row = 1761095 
Idle = 45829657 

BW Util Bottlenecks: 
RCDc_limit = 93096184 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773217 
rwq = 0 
CCDLc_limit_alone = 4040695 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134216855 
n_nop = 115335762 
Read = 6129689 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743940 
n_pre = 6743924 
n_ref = 0 
n_req = 7164763 
total_req = 7422586 

Dual Bus Interface Util: 
issued_total_row = 13487864 
issued_total_col = 7422586 
Row_Bus_Util =  0.100493 
CoL_Bus_Util = 0.055303 
Either_Row_CoL_Bus_Util = 0.140676 
Issued_on_Two_Bus_Simul_Util = 0.015120 
issued_two_Eff = 0.107481 
queue_avg = 13.621037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.621

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287974, Miss = 3150191, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253056, Miss = 3142851, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329131, Miss = 3189143, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284871, Miss = 3176229, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277536, Miss = 3140352, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267342, Miss = 3163420, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260341, Miss = 3145890, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340633, Miss = 3168960, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290056, Miss = 3156242, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355656, Miss = 3159893, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293093, Miss = 3169934, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270968, Miss = 3163710, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269397, Miss = 3149848, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320544, Miss = 3171091, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327286, Miss = 3165043, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339038, Miss = 3159619, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356689, Miss = 3177087, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316621, Miss = 3171573, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331164, Miss = 3166289, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213642, Miss = 3146382, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659437, Miss = 3168833, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317337, Miss = 3177201, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221010, Miss = 3146800, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223300, Miss = 3125065, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155406122
L2_total_cache_misses = 75851646
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18537028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942827
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150757299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648823
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155406122
icnt_total_pkts_simt_to_mem=155406122
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155406122
Req_Network_cycles = 52337120
Req_Network_injected_packets_per_cycle =       2.9693 
Req_Network_conflicts_per_cycle =       1.3124
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4177
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0439

Reply_Network_injected_packets_num = 155406122
Reply_Network_cycles = 52337120
Reply_Network_injected_packets_per_cycle =        2.9693
Reply_Network_conflicts_per_cycle =        1.4747
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1400
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0990
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 56 min, 43 sec (237403 sec)
gpgpu_simulation_rate = 4810 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8cec..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f7f36 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 31: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 31 
gpu_sim_cycle = 5787
gpu_sim_insn = 3872
gpu_ipc =       0.6691
gpu_tot_sim_cycle = 52342907
gpu_tot_sim_insn = 1141971112
gpu_tot_ipc =      21.8171
gpu_tot_issued_cta = 53332
gpu_occupancy = 11.5446% 
gpu_tot_occupancy = 60.1190% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0007
partiton_level_parallism_total  =       2.9690
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6137
L2_BW  =       0.0302 GB/Sec
L2_BW_total  =     129.6860 GB/Sec
gpu_total_sim_rate=4810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839849, Miss = 4403677, Miss_rate = 0.562, Pending_hits = 122440, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705943, Miss = 4284831, Miss_rate = 0.556, Pending_hits = 121143, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759877, Miss = 4350037, Miss_rate = 0.561, Pending_hits = 122436, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746901, Miss = 4271620, Miss_rate = 0.551, Pending_hits = 122699, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235137510
	L1D_total_cache_misses = 131725905
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729637
	L1D_total_cache_reservation_fails = 64768946
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99288217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729660
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230488685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648825

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53332, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100401152
gpgpu_n_tot_w_icount = 221887536
gpgpu_n_stall_shd_mem = 95895698
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150757301
gpgpu_n_mem_write_global = 4648825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271605719
gpgpu_n_store_insn = 13648267
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71330310
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79673322
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16881003	W0_Idle:238428471	W0_Scoreboard:-465965310	W1:109068230	W2:31147250	W3:14917969	W4:9111196	W5:6351829	W6:4784068	W7:3820540	W8:3163006	W9:2690775	W10:2316738	W11:2051643	W12:1870997	W13:1711149	W14:1584440	W15:1445632	W16:1323057	W17:1224227	W18:1142646	W19:1078439	W20:1056533	W21:1064662	W22:1091606	W23:1077081	W24:1037158	W25:941880	W26:826710	W27:710646	W28:630080	W29:554725	W30:506333	W31:420214	W32:11166077
single_issue_nums: WS0:55704647	WS1:55318615	WS2:55541031	WS3:55323243	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019766464 {8:127470808,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185953000 {40:4648825,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803865024 {40:127470808,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37190600 {8:4648825,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814364 	734778 	1521336 	3297474 	6603855 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71087000 	54058335 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	119396949 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127564979 	20017037 	5889708 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9153 	39203 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067593  1.065984  1.062353  1.063080  1.063188  1.061485  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064014  1.072220  1.071104  1.072121  1.069607  1.068721  1.066409  1.064755  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064106  1.063065  1.061512  1.061846  1.061022  1.064173  1.062363  1.063826  1.062246  1.064214 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066153  1.069101  1.062480  1.063824  1.063271  1.062418  1.064633  1.065211  1.063323  1.064302  1.063695  1.063680 
dram[4]:  1.062909  1.060410  1.067955  1.067194  1.065252  1.067543  1.063760  1.063126  1.062335  1.060841  1.067435  1.066475  1.063015  1.063699  1.064354  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066126  1.060481  1.061234  1.063808  1.063138 
dram[6]:  1.062018  1.061244  1.066930  1.068429  1.066747  1.063941  1.062990  1.065454  1.062051  1.062096  1.062440  1.064692  1.063027  1.065016  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062329  1.061442  1.062695  1.061105  1.065195  1.064663  1.066285  1.064976  1.064065  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062947  1.064299  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063705  1.062306 
dram[10]:  1.060525  1.059639  1.067252  1.068389  1.068864  1.068832  1.068492  1.064952  1.065574  1.061998  1.066348  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062022  1.063182  1.065282  1.062960  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620168/81377255 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377573    373935    389303    395356    396143    394713    373293    376365    382827    380904    378709    376894    386790    385256    394469    388344 
dram[1]:    380070    380301    404019    402058    398835    396701    388649    383996    380760    388381    382326    374849    389173    385376    394231    393483 
dram[2]:    380913    374921    392704    394013    393209    392593    379302    385370    382651    378674    371189    384708    382338    387905    386963    394160 
dram[3]:    375723    375963    389384    398379    395765    399355    382458    381075    378590    385534    380823    384364    381150    383462    390916    389752 
dram[4]:    377217    376051    397821    400852    390332    395061    379574    382889    385296    382499    383821    382116    381547    381665    389558    387682 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384293    384939    381467    385592    378222    378747    390785    388610 
dram[6]:    381893    379643    395886    400391    395134    393732    380583    388095    379907    378812    376835    380247    376823    385483    391720    393624 
dram[7]:    377134    377346    401916    401360    398243    396114    378111    376949    379087    378359    384719    384505    386825    383953    387913    389941 
dram[8]:    379822    376007    406866    398643    397698    398006    379797    383948    381230    377663    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405924    399392    390900    391018    385811    385367    377995    379248    387111    380724    384040    381908    388401    384709 
dram[10]:    378362    376137    394143    400507    390442    397497    387219    387034    383391    382307    384438    386553    389884    383649    389855    392427 
dram[11]:    377591    374345    395425    386038    384633    393968    384092    375453    377779    377875    380472    381281    386292    380421    389428    384596 
total dram reads = 74145650
bank skew: 406866/371189 = 1.10
chip skew: 6223208/6129689 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80368     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560579
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115336927 n_act=6752444 n_pre=6752428 n_ref_event=0 n_req=7184102 n_rd=6150874 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.2217
n_activity=89186501 dram_eff=0.3337
bk0: 377573a 79920702i bk1: 373935a 80316802i bk2: 389303a 78825178i bk3: 395356a 78121444i bk4: 396143a 78116268i bk5: 394713a 78282585i bk6: 373293a 80729132i bk7: 376365a 80382783i bk8: 382827a 79603148i bk9: 380904a 79686575i bk10: 378709a 79888179i bk11: 376894a 80239354i bk12: 386790a 79038833i bk13: 385256a 79169318i bk14: 394469a 77714656i bk15: 388344a 78384201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061509
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023633
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221713 
total_CMD = 134231694 
util_bw = 29760920 
Wasted_Col = 56876428 
Wasted_Row = 1744780 
Idle = 45849566 

BW Util Bottlenecks: 
RCDc_limit = 93151818 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801879 
rwq = 0 
CCDLc_limit_alone = 4060703 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134231694 
n_nop = 115336927 
Read = 6150874 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752444 
n_pre = 6752428 
n_ref = 0 
n_req = 7184102 
total_req = 7440230 

Dual Bus Interface Util: 
issued_total_row = 13504872 
issued_total_col = 7440230 
Row_Bus_Util =  0.100609 
CoL_Bus_Util = 0.055428 
Either_Row_CoL_Bus_Util = 0.140762 
Issued_on_Two_Bus_Simul_Util = 0.015275 
issued_two_Eff = 0.108513 
queue_avg = 14.414031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.414
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115172302 n_act=6811242 n_pre=6811226 n_ref_event=0 n_req=7270043 n_rd=6223208 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2243
n_activity=89252750 dram_eff=0.3374
bk0: 380070a 77907722i bk1: 380301a 77927822i bk2: 404019a 75435837i bk3: 402058a 75724000i bk4: 398835a 76351258i bk5: 396701a 76646698i bk6: 388649a 77556049i bk7: 383996a 78140899i bk8: 380760a 78392892i bk9: 388381a 77539696i bk10: 382326a 78090014i bk11: 374849a 78959016i bk12: 389173a 77120522i bk13: 385376a 77562327i bk14: 394231a 76238723i bk15: 393483a 76254820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063108
Row_Buffer_Locality_read = 0.064321
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381458
Bank_Level_Parallism_Col = 2.504661
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125468 

BW Util details:
bwutil = 0.224331 
total_CMD = 134231694 
util_bw = 30112296 
Wasted_Col = 56799957 
Wasted_Row = 1577324 
Idle = 45742117 

BW Util Bottlenecks: 
RCDc_limit = 93546877 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876231 
rwq = 0 
CCDLc_limit_alone = 4103783 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 134231694 
n_nop = 115172302 
Read = 6223208 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811242 
n_pre = 6811226 
n_ref = 0 
n_req = 7270043 
total_req = 7528074 

Dual Bus Interface Util: 
issued_total_row = 13622468 
issued_total_col = 7528074 
Row_Bus_Util =  0.101485 
CoL_Bus_Util = 0.056083 
Either_Row_CoL_Bus_Util = 0.141989 
Issued_on_Two_Bus_Simul_Util = 0.015579 
issued_two_Eff = 0.109718 
queue_avg = 16.348114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3481
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115281579 n_act=6775332 n_pre=6775316 n_ref_event=0 n_req=7203965 n_rd=6161613 n_rd_L2_A=0 n_write=0 n_wr_bk=1300599 bw_util=0.2224
n_activity=89193933 dram_eff=0.3347
bk0: 380913a 78884504i bk1: 374921a 79534872i bk2: 392704a 78039883i bk3: 394013a 77984604i bk4: 393209a 78038584i bk5: 392593a 78087129i bk6: 379302a 79783136i bk7: 385370a 79041876i bk8: 382651a 79353372i bk9: 378674a 79788734i bk10: 371189a 80555287i bk11: 384708a 79126646i bk12: 382338a 79087697i bk13: 387905a 78388971i bk14: 386963a 78191472i bk15: 394160a 77427954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059500
Row_Buffer_Locality_read = 0.061052
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100681
Bank_Level_Parallism_Col = 2.483935
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109856 

BW Util details:
bwutil = 0.222368 
total_CMD = 134231694 
util_bw = 29848848 
Wasted_Col = 56884020 
Wasted_Row = 1680069 
Idle = 45818757 

BW Util Bottlenecks: 
RCDc_limit = 93260816 
RCDWRc_limit = 8775844 
WTRc_limit = 36843299 
RTWc_limit = 26113404 
CCDLc_limit = 5818194 
rwq = 0 
CCDLc_limit_alone = 4070008 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257423 

Commands details: 
total_CMD = 134231694 
n_nop = 115281579 
Read = 6161613 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300599 
n_act = 6775332 
n_pre = 6775316 
n_ref = 0 
n_req = 7203965 
total_req = 7462212 

Dual Bus Interface Util: 
issued_total_row = 13550648 
issued_total_col = 7462212 
Row_Bus_Util =  0.100950 
CoL_Bus_Util = 0.055592 
Either_Row_CoL_Bus_Util = 0.141175 
Issued_on_Two_Bus_Simul_Util = 0.015367 
issued_two_Eff = 0.108851 
queue_avg = 14.270061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2701
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115271593 n_act=6778780 n_pre=6778764 n_ref_event=0 n_req=7212693 n_rd=6172693 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2226
n_activity=89218931 dram_eff=0.3349
bk0: 375723a 79353390i bk1: 375963a 79672923i bk2: 389384a 78295868i bk3: 398379a 77180767i bk4: 395765a 77875838i bk5: 399355a 77392044i bk6: 382458a 79126921i bk7: 381075a 79643166i bk8: 378590a 79891359i bk9: 385534a 78798090i bk10: 380823a 79533136i bk11: 384364a 79110412i bk12: 381150a 79387773i bk13: 383462a 79168275i bk14: 390916a 77821294i bk15: 389752a 77776969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060160
Row_Buffer_Locality_read = 0.061656
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113300
Bank_Level_Parallism_Col = 2.485749
Bank_Level_Parallism_Ready = 1.223569
write_to_read_ratio_blp_rw_average = 0.189693
GrpLevelPara = 2.110906 

BW Util details:
bwutil = 0.222575 
total_CMD = 134231694 
util_bw = 29876592 
Wasted_Col = 56893080 
Wasted_Row = 1662060 
Idle = 45799962 

BW Util Bottlenecks: 
RCDc_limit = 93348197 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830090 
rwq = 0 
CCDLc_limit_alone = 4076322 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134231694 
n_nop = 115271593 
Read = 6172693 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778780 
n_pre = 6778764 
n_ref = 0 
n_req = 7212693 
total_req = 7469148 

Dual Bus Interface Util: 
issued_total_row = 13557544 
issued_total_col = 7469148 
Row_Bus_Util =  0.101001 
CoL_Bus_Util = 0.055644 
Either_Row_CoL_Bus_Util = 0.141249 
Issued_on_Two_Bus_Simul_Util = 0.015396 
issued_two_Eff = 0.108997 
queue_avg = 14.493344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4933
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115277932 n_act=6776143 n_pre=6776127 n_ref_event=0 n_req=7211824 n_rd=6173981 n_rd_L2_A=0 n_write=0 n_wr_bk=1294500 bw_util=0.2226
n_activity=89243265 dram_eff=0.3347
bk0: 377217a 79604972i bk1: 376051a 79650302i bk2: 397821a 77665295i bk3: 400852a 77011359i bk4: 390332a 78490511i bk5: 395061a 77896395i bk6: 379574a 79886194i bk7: 382889a 79561398i bk8: 385296a 79180546i bk9: 382499a 79559262i bk10: 383821a 79401951i bk11: 382116a 79398368i bk12: 381547a 79400088i bk13: 381665a 79510247i bk14: 389558a 78253398i bk15: 387682a 78348526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062011
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078969
Bank_Level_Parallism_Col = 2.484943
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109622 

BW Util details:
bwutil = 0.222555 
total_CMD = 134231694 
util_bw = 29873924 
Wasted_Col = 56911064 
Wasted_Row = 1670552 
Idle = 45776154 

BW Util Bottlenecks: 
RCDc_limit = 93346451 
RCDWRc_limit = 8723973 
WTRc_limit = 36722274 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134231694 
n_nop = 115277932 
Read = 6173981 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294500 
n_act = 6776143 
n_pre = 6776127 
n_ref = 0 
n_req = 7211824 
total_req = 7468481 

Dual Bus Interface Util: 
issued_total_row = 13552270 
issued_total_col = 7468481 
Row_Bus_Util =  0.100962 
CoL_Bus_Util = 0.055639 
Either_Row_CoL_Bus_Util = 0.141202 
Issued_on_Two_Bus_Simul_Util = 0.015399 
issued_two_Eff = 0.109054 
queue_avg = 14.333230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3332
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115238126 n_act=6796644 n_pre=6796628 n_ref_event=0 n_req=7231922 n_rd=6191504 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.2232
n_activity=89205329 dram_eff=0.3358
bk0: 376588a 78907151i bk1: 379433a 78764696i bk2: 405217a 76148622i bk3: 394282a 77173158i bk4: 397349a 77126023i bk5: 399194a 76882763i bk6: 384944a 78551862i bk7: 381842a 79043814i bk8: 384293a 78615161i bk9: 384939a 78746404i bk10: 381467a 78830568i bk11: 385592a 78438437i bk12: 378222a 79162242i bk13: 378747a 79099805i bk14: 390785a 77345240i bk15: 388610a 77538636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060188
Row_Buffer_Locality_read = 0.061821
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223289
Bank_Level_Parallism_Col = 2.489601
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115229 

BW Util details:
bwutil = 0.223169 
total_CMD = 134231694 
util_bw = 29956412 
Wasted_Col = 56867292 
Wasted_Row = 1605565 
Idle = 45802425 

BW Util Bottlenecks: 
RCDc_limit = 93504995 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835215 
rwq = 0 
CCDLc_limit_alone = 4087390 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134231694 
n_nop = 115238126 
Read = 6191504 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796644 
n_pre = 6796628 
n_ref = 0 
n_req = 7231922 
total_req = 7489103 

Dual Bus Interface Util: 
issued_total_row = 13593272 
issued_total_col = 7489103 
Row_Bus_Util =  0.101267 
CoL_Bus_Util = 0.055792 
Either_Row_CoL_Bus_Util = 0.141498 
Issued_on_Two_Bus_Simul_Util = 0.015561 
issued_two_Eff = 0.109974 
queue_avg = 14.852621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8526
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115262613 n_act=6781840 n_pre=6781824 n_ref_event=0 n_req=7216293 n_rd=6178808 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2227
n_activity=89259927 dram_eff=0.3349
bk0: 381893a 78911684i bk1: 379643a 79351745i bk2: 395886a 77863143i bk3: 400391a 77184711i bk4: 395134a 77860933i bk5: 393732a 77952237i bk6: 380583a 79616865i bk7: 388095a 78618287i bk8: 379907a 79930539i bk9: 378812a 79996414i bk10: 376835a 79864834i bk11: 380247a 79447986i bk12: 376823a 79600975i bk13: 385483a 78790057i bk14: 391720a 77653147i bk15: 393624a 77396974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061655
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109007
Bank_Level_Parallism_Col = 2.486499
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111619 

BW Util details:
bwutil = 0.222692 
total_CMD = 134231694 
util_bw = 29892384 
Wasted_Col = 56911703 
Wasted_Row = 1665306 
Idle = 45762301 

BW Util Bottlenecks: 
RCDc_limit = 93443160 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827014 
rwq = 0 
CCDLc_limit_alone = 4080038 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134231694 
n_nop = 115262613 
Read = 6178808 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781840 
n_pre = 6781824 
n_ref = 0 
n_req = 7216293 
total_req = 7473096 

Dual Bus Interface Util: 
issued_total_row = 13563664 
issued_total_col = 7473096 
Row_Bus_Util =  0.101047 
CoL_Bus_Util = 0.055673 
Either_Row_CoL_Bus_Util = 0.141316 
Issued_on_Two_Bus_Simul_Util = 0.015404 
issued_two_Eff = 0.109003 
queue_avg = 14.410581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4106
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115252834 n_act=6785610 n_pre=6785594 n_ref_event=0 n_req=7221441 n_rd=6182475 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.2228
n_activity=89265966 dram_eff=0.3351
bk0: 377134a 79517056i bk1: 377346a 79342589i bk2: 401916a 76637892i bk3: 401360a 76827383i bk4: 398243a 77391091i bk5: 396114a 77638069i bk6: 378111a 79626725i bk7: 376949a 79831527i bk8: 379087a 79845012i bk9: 378359a 79553775i bk10: 384719a 78824563i bk11: 384505a 78817311i bk12: 386825a 78487809i bk13: 383953a 78608197i bk14: 387913a 77873109i bk15: 389941a 77731992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061910
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148142
Bank_Level_Parallism_Col = 2.487024
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189602
GrpLevelPara = 2.112924 

BW Util details:
bwutil = 0.222836 
total_CMD = 134231694 
util_bw = 29911700 
Wasted_Col = 56904490 
Wasted_Row = 1656417 
Idle = 45759087 

BW Util Bottlenecks: 
RCDc_limit = 93438770 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829310 
rwq = 0 
CCDLc_limit_alone = 4078863 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134231694 
n_nop = 115252834 
Read = 6182475 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785610 
n_pre = 6785594 
n_ref = 0 
n_req = 7221441 
total_req = 7477925 

Dual Bus Interface Util: 
issued_total_row = 13571204 
issued_total_col = 7477925 
Row_Bus_Util =  0.101103 
CoL_Bus_Util = 0.055709 
Either_Row_CoL_Bus_Util = 0.141389 
Issued_on_Two_Bus_Simul_Util = 0.015423 
issued_two_Eff = 0.109083 
queue_avg = 14.634036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.634
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115207808 n_act=6803087 n_pre=6803071 n_ref_event=0 n_req=7251124 n_rd=6206483 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.2238
n_activity=89224242 dram_eff=0.3366
bk0: 379822a 78196476i bk1: 376007a 78705785i bk2: 406866a 75619673i bk3: 398643a 76331602i bk4: 397698a 76839422i bk5: 398006a 76703383i bk6: 379797a 78676069i bk7: 383948a 78410086i bk8: 381230a 78556036i bk9: 377663a 79021567i bk10: 385728a 77791112i bk11: 384297a 77905618i bk12: 388993a 77565427i bk13: 390162a 77263460i bk14: 385863a 77458101i bk15: 391760a 76911538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318941
Bank_Level_Parallism_Col = 2.498943
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121935 

BW Util details:
bwutil = 0.223772 
total_CMD = 134231694 
util_bw = 30037312 
Wasted_Col = 56788745 
Wasted_Row = 1606464 
Idle = 45799173 

BW Util Bottlenecks: 
RCDc_limit = 93459729 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857693 
rwq = 0 
CCDLc_limit_alone = 4098119 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134231694 
n_nop = 115207808 
Read = 6206483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803087 
n_pre = 6803071 
n_ref = 0 
n_req = 7251124 
total_req = 7509328 

Dual Bus Interface Util: 
issued_total_row = 13606158 
issued_total_col = 7509328 
Row_Bus_Util =  0.101363 
CoL_Bus_Util = 0.055943 
Either_Row_CoL_Bus_Util = 0.141724 
Issued_on_Two_Bus_Simul_Util = 0.015582 
issued_two_Eff = 0.109946 
queue_avg = 15.449972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.45
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115286037 n_act=6775579 n_pre=6775563 n_ref_event=0 n_req=7210865 n_rd=6170477 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2225
n_activity=89199496 dram_eff=0.3349
bk0: 375009a 79528010i bk1: 372920a 79818847i bk2: 405924a 76070922i bk3: 399392a 76930998i bk4: 390900a 78217141i bk5: 391018a 78162159i bk6: 385811a 78918250i bk7: 385367a 78974014i bk8: 377995a 79500585i bk9: 379248a 79541752i bk10: 387111a 78479776i bk11: 380724a 79194759i bk12: 384040a 79006647i bk13: 381908a 79079012i bk14: 388401a 77795139i bk15: 384709a 78311473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.144994
Bank_Level_Parallism_Col = 2.484651
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111535 

BW Util details:
bwutil = 0.222530 
total_CMD = 134231694 
util_bw = 29870564 
Wasted_Col = 56854542 
Wasted_Row = 1678902 
Idle = 45827686 

BW Util Bottlenecks: 
RCDc_limit = 93256392 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134231694 
n_nop = 115286037 
Read = 6170477 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775579 
n_pre = 6775563 
n_ref = 0 
n_req = 7210865 
total_req = 7467641 

Dual Bus Interface Util: 
issued_total_row = 13551142 
issued_total_col = 7467641 
Row_Bus_Util =  0.100953 
CoL_Bus_Util = 0.055632 
Either_Row_CoL_Bus_Util = 0.141141 
Issued_on_Two_Bus_Simul_Util = 0.015444 
issued_two_Eff = 0.109425 
queue_avg = 14.776560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7766
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115213962 n_act=6796614 n_pre=6796598 n_ref_event=0 n_req=7241133 n_rd=6203845 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2234
n_activity=89393269 dram_eff=0.3355
bk0: 378362a 79222567i bk1: 376137a 79514173i bk2: 394143a 77790037i bk3: 400507a 77281790i bk4: 390442a 78115581i bk5: 397497a 77307962i bk6: 387219a 78614565i bk7: 387034a 78616036i bk8: 383391a 79055050i bk9: 382307a 79191901i bk10: 384438a 78906608i bk11: 386553a 78775709i bk12: 389884a 78286958i bk13: 383649a 79116064i bk14: 389855a 77931005i bk15: 392427a 77531776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062717
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146451
Bank_Level_Parallism_Col = 2.490056
Bank_Level_Parallism_Ready = 1.224899
write_to_read_ratio_blp_rw_average = 0.188881
GrpLevelPara = 2.113839 

BW Util details:
bwutil = 0.223447 
total_CMD = 134231694 
util_bw = 29993620 
Wasted_Col = 56986006 
Wasted_Row = 1637322 
Idle = 45614746 

BW Util Bottlenecks: 
RCDc_limit = 93664479 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851804 
rwq = 0 
CCDLc_limit_alone = 4091988 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134231694 
n_nop = 115213962 
Read = 6203845 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796614 
n_pre = 6796598 
n_ref = 0 
n_req = 7241133 
total_req = 7498405 

Dual Bus Interface Util: 
issued_total_row = 13593212 
issued_total_col = 7498405 
Row_Bus_Util =  0.101267 
CoL_Bus_Util = 0.055862 
Either_Row_CoL_Bus_Util = 0.141678 
Issued_on_Two_Bus_Simul_Util = 0.015450 
issued_two_Eff = 0.109050 
queue_avg = 15.002216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0022
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134231694 n_nop=115350601 n_act=6743940 n_pre=6743924 n_ref_event=0 n_req=7164763 n_rd=6129689 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.2212
n_activity=89187375 dram_eff=0.3329
bk0: 377591a 80263476i bk1: 374345a 80611796i bk2: 395425a 78831794i bk3: 386038a 79620056i bk4: 384633a 79809821i bk5: 393968a 78789856i bk6: 384092a 79979584i bk7: 375453a 80943438i bk8: 377779a 80645516i bk9: 377875a 80695558i bk10: 380472a 80304840i bk11: 381281a 80123464i bk12: 386292a 79411787i bk13: 380421a 80299555i bk14: 389428a 79037248i bk15: 384596a 79119243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060154
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908331
Bank_Level_Parallism_Col = 2.472684
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101261 

BW Util details:
bwutil = 0.221187 
total_CMD = 134231694 
util_bw = 29690344 
Wasted_Col = 56935759 
Wasted_Row = 1761095 
Idle = 45844496 

BW Util Bottlenecks: 
RCDc_limit = 93096184 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773217 
rwq = 0 
CCDLc_limit_alone = 4040695 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134231694 
n_nop = 115350601 
Read = 6129689 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743940 
n_pre = 6743924 
n_ref = 0 
n_req = 7164763 
total_req = 7422586 

Dual Bus Interface Util: 
issued_total_row = 13487864 
issued_total_col = 7422586 
Row_Bus_Util =  0.100482 
CoL_Bus_Util = 0.055297 
Either_Row_CoL_Bus_Util = 0.140660 
Issued_on_Two_Bus_Simul_Util = 0.015118 
issued_two_Eff = 0.107481 
queue_avg = 13.619531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6195

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287974, Miss = 3150191, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253056, Miss = 3142851, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329131, Miss = 3189143, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284871, Miss = 3176229, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277538, Miss = 3140353, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267342, Miss = 3163420, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260341, Miss = 3145890, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340633, Miss = 3168960, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290056, Miss = 3156242, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355656, Miss = 3159893, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293093, Miss = 3169934, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270968, Miss = 3163710, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269397, Miss = 3149848, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320544, Miss = 3171091, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327287, Miss = 3165043, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339038, Miss = 3159619, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356690, Miss = 3177087, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316621, Miss = 3171573, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331164, Miss = 3166289, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213642, Miss = 3146382, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659437, Miss = 3168833, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317337, Miss = 3177201, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221010, Miss = 3146800, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223300, Miss = 3125065, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155406126
L2_total_cache_misses = 75851647
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18537028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150757301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648825
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155406126
icnt_total_pkts_simt_to_mem=155406126
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155406126
Req_Network_cycles = 52342907
Req_Network_injected_packets_per_cycle =       2.9690 
Req_Network_conflicts_per_cycle =       1.3122
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4173
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0436

Reply_Network_injected_packets_num = 155406126
Reply_Network_cycles = 52342907
Reply_Network_injected_packets_per_cycle =        2.9690
Reply_Network_conflicts_per_cycle =        1.4745
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1400
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0990
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 56 min, 49 sec (237409 sec)
gpgpu_simulation_rate = 4810 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c8c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f10..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffcbbbd8f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f82d6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 32: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 32 
gpu_sim_cycle = 10791
gpu_sim_insn = 7237
gpu_ipc =       0.6707
gpu_tot_sim_cycle = 52353698
gpu_tot_sim_insn = 1141978349
gpu_tot_ipc =      21.8128
gpu_tot_issued_cta = 53333
gpu_occupancy = 4.4233% 
gpu_tot_occupancy = 60.1187% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0019
partiton_level_parallism_total  =       2.9684
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6137
L2_BW  =       0.0850 GB/Sec
L2_BW_total  =     129.6592 GB/Sec
gpu_total_sim_rate=4809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839849, Miss = 4403677, Miss_rate = 0.562, Pending_hits = 122440, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705943, Miss = 4284831, Miss_rate = 0.556, Pending_hits = 121143, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759877, Miss = 4350037, Miss_rate = 0.561, Pending_hits = 122436, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746972, Miss = 4271641, Miss_rate = 0.551, Pending_hits = 122708, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7932964, Miss = 4472875, Miss_rate = 0.564, Pending_hits = 125626, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235137581
	L1D_total_cache_misses = 131725926
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729646
	L1D_total_cache_reservation_fails = 64768946
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99288258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729669
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230488756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648825

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53333, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100413248
gpgpu_n_tot_w_icount = 221887914
gpgpu_n_stall_shd_mem = 95895700
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150757322
gpgpu_n_mem_write_global = 4648825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271606062
gpgpu_n_store_insn = 13648267
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71332870
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79673324
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16881169	W0_Idle:238444860	W0_Scoreboard:-465959083	W1:109068247	W2:31147372	W3:14917980	W4:9111208	W5:6351829	W6:4784068	W7:3820540	W8:3163006	W9:2690775	W10:2316738	W11:2051643	W12:1870997	W13:1711149	W14:1584440	W15:1445632	W16:1323057	W17:1224227	W18:1142646	W19:1078439	W20:1056533	W21:1064662	W22:1091606	W23:1077081	W24:1037158	W25:941880	W26:826710	W27:710646	W28:630080	W29:554725	W30:506333	W31:420214	W32:11166293
single_issue_nums: WS0:55704863	WS1:55318669	WS2:55541085	WS3:55323297	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019766632 {8:127470829,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185953000 {40:4648825,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803865864 {40:127470829,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37190600 {8:4648825,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814369 	734778 	1521336 	3297474 	6603855 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71087016 	54058340 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	119396970 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127565000 	20017037 	5889708 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9155 	39207 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067593  1.065984  1.062353  1.063080  1.063188  1.061485  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064014  1.072220  1.071104  1.072121  1.069607  1.068721  1.066409  1.064755  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064106  1.063065  1.061512  1.061846  1.061022  1.064173  1.062363  1.063826  1.062246  1.064214 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066153  1.069101  1.062480  1.063824  1.063271  1.062418  1.064633  1.065211  1.063323  1.064302  1.063697  1.063682 
dram[4]:  1.062909  1.060410  1.067955  1.067194  1.065252  1.067543  1.063760  1.063126  1.062335  1.060841  1.067435  1.066475  1.063015  1.063699  1.064354  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066126  1.060481  1.061234  1.063808  1.063138 
dram[6]:  1.062018  1.061244  1.066930  1.068429  1.066747  1.063941  1.062990  1.065454  1.062051  1.062096  1.062440  1.064692  1.063027  1.065016  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062329  1.061442  1.062695  1.061105  1.065195  1.064663  1.066285  1.064976  1.064068  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062947  1.064299  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063705  1.062306 
dram[10]:  1.060525  1.059639  1.067252  1.068389  1.068864  1.068832  1.068492  1.064952  1.065574  1.061998  1.066348  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062022  1.063182  1.065282  1.062960  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620173/81377257 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377573    373935    389303    395356    396143    394713    373293    376365    382827    380904    378709    376894    386790    385256    394469    388344 
dram[1]:    380070    380301    404019    402058    398835    396701    388649    383996    380760    388381    382326    374849    389173    385376    394231    393483 
dram[2]:    380913    374921    392704    394013    393209    392593    379302    385370    382651    378674    371189    384708    382338    387905    386963    394160 
dram[3]:    375723    375963    389384    398379    395765    399355    382458    381075    378590    385534    380823    384364    381150    383462    390917    389754 
dram[4]:    377217    376051    397821    400852    390332    395061    379574    382889    385296    382499    383821    382116    381547    381665    389558    387682 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384293    384939    381467    385592    378222    378747    390785    388610 
dram[6]:    381893    379643    395886    400391    395134    393732    380583    388096    379907    378812    376835    380247    376823    385483    391720    393624 
dram[7]:    377134    377346    401916    401360    398243    396114    378111    376949    379087    378359    384719    384505    386825    383953    387914    389941 
dram[8]:    379822    376007    406866    398643    397698    398006    379797    383948    381230    377663    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405924    399392    390900    391018    385811    385367    377995    379248    387111    380724    384040    381908    388401    384709 
dram[10]:    378362    376137    394143    400507    390442    397497    387219    387034    383391    382307    384438    386553    389884    383649    389855    392427 
dram[11]:    377591    374345    395425    386038    384633    393968    384092    375453    377779    377875    380472    381281    386292    380421    389428    384596 
total dram reads = 74145655
bank skew: 406866/371189 = 1.10
chip skew: 6223208/6129689 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80368     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560579
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115364598 n_act=6752444 n_pre=6752428 n_ref_event=0 n_req=7184102 n_rd=6150874 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.2217
n_activity=89186501 dram_eff=0.3337
bk0: 377573a 79948373i bk1: 373935a 80344473i bk2: 389303a 78852849i bk3: 395356a 78149115i bk4: 396143a 78143939i bk5: 394713a 78310256i bk6: 373293a 80756803i bk7: 376365a 80410454i bk8: 382827a 79630819i bk9: 380904a 79714246i bk10: 378709a 79915850i bk11: 376894a 80267025i bk12: 386790a 79066504i bk13: 385256a 79196989i bk14: 394469a 77742327i bk15: 388344a 78411872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061509
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023633
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221667 
total_CMD = 134259365 
util_bw = 29760920 
Wasted_Col = 56876428 
Wasted_Row = 1744780 
Idle = 45877237 

BW Util Bottlenecks: 
RCDc_limit = 93151818 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801879 
rwq = 0 
CCDLc_limit_alone = 4060703 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134259365 
n_nop = 115364598 
Read = 6150874 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752444 
n_pre = 6752428 
n_ref = 0 
n_req = 7184102 
total_req = 7440230 

Dual Bus Interface Util: 
issued_total_row = 13504872 
issued_total_col = 7440230 
Row_Bus_Util =  0.100588 
CoL_Bus_Util = 0.055417 
Either_Row_CoL_Bus_Util = 0.140733 
Issued_on_Two_Bus_Simul_Util = 0.015271 
issued_two_Eff = 0.108513 
queue_avg = 14.411061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4111
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115199973 n_act=6811242 n_pre=6811226 n_ref_event=0 n_req=7270043 n_rd=6223208 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2243
n_activity=89252750 dram_eff=0.3374
bk0: 380070a 77935393i bk1: 380301a 77955493i bk2: 404019a 75463508i bk3: 402058a 75751671i bk4: 398835a 76378929i bk5: 396701a 76674369i bk6: 388649a 77583720i bk7: 383996a 78168570i bk8: 380760a 78420563i bk9: 388381a 77567367i bk10: 382326a 78117685i bk11: 374849a 78986687i bk12: 389173a 77148193i bk13: 385376a 77589998i bk14: 394231a 76266394i bk15: 393483a 76282491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063108
Row_Buffer_Locality_read = 0.064321
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381458
Bank_Level_Parallism_Col = 2.504661
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125468 

BW Util details:
bwutil = 0.224285 
total_CMD = 134259365 
util_bw = 30112296 
Wasted_Col = 56799957 
Wasted_Row = 1577324 
Idle = 45769788 

BW Util Bottlenecks: 
RCDc_limit = 93546877 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876231 
rwq = 0 
CCDLc_limit_alone = 4103783 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 134259365 
n_nop = 115199973 
Read = 6223208 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811242 
n_pre = 6811226 
n_ref = 0 
n_req = 7270043 
total_req = 7528074 

Dual Bus Interface Util: 
issued_total_row = 13622468 
issued_total_col = 7528074 
Row_Bus_Util =  0.101464 
CoL_Bus_Util = 0.056071 
Either_Row_CoL_Bus_Util = 0.141960 
Issued_on_Two_Bus_Simul_Util = 0.015575 
issued_two_Eff = 0.109718 
queue_avg = 16.344746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3447
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115309250 n_act=6775332 n_pre=6775316 n_ref_event=0 n_req=7203965 n_rd=6161613 n_rd_L2_A=0 n_write=0 n_wr_bk=1300599 bw_util=0.2223
n_activity=89193933 dram_eff=0.3347
bk0: 380913a 78912175i bk1: 374921a 79562543i bk2: 392704a 78067554i bk3: 394013a 78012275i bk4: 393209a 78066255i bk5: 392593a 78114800i bk6: 379302a 79810807i bk7: 385370a 79069547i bk8: 382651a 79381043i bk9: 378674a 79816405i bk10: 371189a 80582958i bk11: 384708a 79154317i bk12: 382338a 79115368i bk13: 387905a 78416642i bk14: 386963a 78219143i bk15: 394160a 77455625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059500
Row_Buffer_Locality_read = 0.061052
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100681
Bank_Level_Parallism_Col = 2.483935
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109856 

BW Util details:
bwutil = 0.222322 
total_CMD = 134259365 
util_bw = 29848848 
Wasted_Col = 56884020 
Wasted_Row = 1680069 
Idle = 45846428 

BW Util Bottlenecks: 
RCDc_limit = 93260816 
RCDWRc_limit = 8775844 
WTRc_limit = 36843299 
RTWc_limit = 26113404 
CCDLc_limit = 5818194 
rwq = 0 
CCDLc_limit_alone = 4070008 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257423 

Commands details: 
total_CMD = 134259365 
n_nop = 115309250 
Read = 6161613 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300599 
n_act = 6775332 
n_pre = 6775316 
n_ref = 0 
n_req = 7203965 
total_req = 7462212 

Dual Bus Interface Util: 
issued_total_row = 13550648 
issued_total_col = 7462212 
Row_Bus_Util =  0.100929 
CoL_Bus_Util = 0.055581 
Either_Row_CoL_Bus_Util = 0.141146 
Issued_on_Two_Bus_Simul_Util = 0.015364 
issued_two_Eff = 0.108851 
queue_avg = 14.267121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2671
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115299259 n_act=6778781 n_pre=6778765 n_ref_event=0 n_req=7212696 n_rd=6172696 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2225
n_activity=89219077 dram_eff=0.3349
bk0: 375723a 79381060i bk1: 375963a 79700593i bk2: 389384a 78323538i bk3: 398379a 77208437i bk4: 395765a 77903508i bk5: 399355a 77419715i bk6: 382458a 79154592i bk7: 381075a 79670837i bk8: 378590a 79919030i bk9: 385534a 78825761i bk10: 380823a 79560807i bk11: 384364a 79138084i bk12: 381150a 79415445i bk13: 383462a 79195947i bk14: 390917a 77848966i bk15: 389754a 77804592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060160
Row_Buffer_Locality_read = 0.061656
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113296
Bank_Level_Parallism_Col = 2.485748
Bank_Level_Parallism_Ready = 1.223568
write_to_read_ratio_blp_rw_average = 0.189693
GrpLevelPara = 2.110906 

BW Util details:
bwutil = 0.222529 
total_CMD = 134259365 
util_bw = 29876604 
Wasted_Col = 56893104 
Wasted_Row = 1662084 
Idle = 45827573 

BW Util Bottlenecks: 
RCDc_limit = 93348221 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830090 
rwq = 0 
CCDLc_limit_alone = 4076322 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134259365 
n_nop = 115299259 
Read = 6172696 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778781 
n_pre = 6778765 
n_ref = 0 
n_req = 7212696 
total_req = 7469151 

Dual Bus Interface Util: 
issued_total_row = 13557546 
issued_total_col = 7469151 
Row_Bus_Util =  0.100980 
CoL_Bus_Util = 0.055632 
Either_Row_CoL_Bus_Util = 0.141220 
Issued_on_Two_Bus_Simul_Util = 0.015393 
issued_two_Eff = 0.108997 
queue_avg = 14.490358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4904
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115305603 n_act=6776143 n_pre=6776127 n_ref_event=0 n_req=7211824 n_rd=6173981 n_rd_L2_A=0 n_write=0 n_wr_bk=1294500 bw_util=0.2225
n_activity=89243265 dram_eff=0.3347
bk0: 377217a 79632643i bk1: 376051a 79677973i bk2: 397821a 77692966i bk3: 400852a 77039030i bk4: 390332a 78518182i bk5: 395061a 77924066i bk6: 379574a 79913865i bk7: 382889a 79589069i bk8: 385296a 79208217i bk9: 382499a 79586933i bk10: 383821a 79429622i bk11: 382116a 79426039i bk12: 381547a 79427759i bk13: 381665a 79537918i bk14: 389558a 78281069i bk15: 387682a 78376197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062011
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078969
Bank_Level_Parallism_Col = 2.484943
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109622 

BW Util details:
bwutil = 0.222509 
total_CMD = 134259365 
util_bw = 29873924 
Wasted_Col = 56911064 
Wasted_Row = 1670552 
Idle = 45803825 

BW Util Bottlenecks: 
RCDc_limit = 93346451 
RCDWRc_limit = 8723973 
WTRc_limit = 36722274 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134259365 
n_nop = 115305603 
Read = 6173981 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294500 
n_act = 6776143 
n_pre = 6776127 
n_ref = 0 
n_req = 7211824 
total_req = 7468481 

Dual Bus Interface Util: 
issued_total_row = 13552270 
issued_total_col = 7468481 
Row_Bus_Util =  0.100941 
CoL_Bus_Util = 0.055627 
Either_Row_CoL_Bus_Util = 0.141173 
Issued_on_Two_Bus_Simul_Util = 0.015395 
issued_two_Eff = 0.109054 
queue_avg = 14.330276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115265797 n_act=6796644 n_pre=6796628 n_ref_event=0 n_req=7231922 n_rd=6191504 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.2231
n_activity=89205329 dram_eff=0.3358
bk0: 376588a 78934822i bk1: 379433a 78792367i bk2: 405217a 76176293i bk3: 394282a 77200829i bk4: 397349a 77153694i bk5: 399194a 76910434i bk6: 384944a 78579533i bk7: 381842a 79071485i bk8: 384293a 78642832i bk9: 384939a 78774075i bk10: 381467a 78858239i bk11: 385592a 78466108i bk12: 378222a 79189913i bk13: 378747a 79127476i bk14: 390785a 77372911i bk15: 388610a 77566307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060188
Row_Buffer_Locality_read = 0.061821
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223289
Bank_Level_Parallism_Col = 2.489601
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115229 

BW Util details:
bwutil = 0.223123 
total_CMD = 134259365 
util_bw = 29956412 
Wasted_Col = 56867292 
Wasted_Row = 1605565 
Idle = 45830096 

BW Util Bottlenecks: 
RCDc_limit = 93504995 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835215 
rwq = 0 
CCDLc_limit_alone = 4087390 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134259365 
n_nop = 115265797 
Read = 6191504 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796644 
n_pre = 6796628 
n_ref = 0 
n_req = 7231922 
total_req = 7489103 

Dual Bus Interface Util: 
issued_total_row = 13593272 
issued_total_col = 7489103 
Row_Bus_Util =  0.101246 
CoL_Bus_Util = 0.055781 
Either_Row_CoL_Bus_Util = 0.141469 
Issued_on_Two_Bus_Simul_Util = 0.015558 
issued_two_Eff = 0.109974 
queue_avg = 14.849561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8496
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115290281 n_act=6781841 n_pre=6781825 n_ref_event=0 n_req=7216294 n_rd=6178809 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2226
n_activity=89260029 dram_eff=0.3349
bk0: 381893a 78939356i bk1: 379643a 79379417i bk2: 395886a 77890815i bk3: 400391a 77212383i bk4: 395134a 77888605i bk5: 393732a 77979909i bk6: 380583a 79644537i bk7: 388096a 78645910i bk8: 379907a 79958209i bk9: 378812a 80024084i bk10: 376835a 79892504i bk11: 380247a 79475656i bk12: 376823a 79628645i bk13: 385483a 78817727i bk14: 391720a 77680817i bk15: 393624a 77424644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061655
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109002
Bank_Level_Parallism_Col = 2.486499
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111619 

BW Util details:
bwutil = 0.222647 
total_CMD = 134259365 
util_bw = 29892388 
Wasted_Col = 56911727 
Wasted_Row = 1665330 
Idle = 45789920 

BW Util Bottlenecks: 
RCDc_limit = 93443184 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827014 
rwq = 0 
CCDLc_limit_alone = 4080038 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134259365 
n_nop = 115290281 
Read = 6178809 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781841 
n_pre = 6781825 
n_ref = 0 
n_req = 7216294 
total_req = 7473097 

Dual Bus Interface Util: 
issued_total_row = 13563666 
issued_total_col = 7473097 
Row_Bus_Util =  0.101026 
CoL_Bus_Util = 0.055662 
Either_Row_CoL_Bus_Util = 0.141287 
Issued_on_Two_Bus_Simul_Util = 0.015401 
issued_two_Eff = 0.109003 
queue_avg = 14.407612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4076
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115280504 n_act=6785610 n_pre=6785594 n_ref_event=0 n_req=7221442 n_rd=6182476 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.2228
n_activity=89265988 dram_eff=0.3351
bk0: 377134a 79544727i bk1: 377346a 79370260i bk2: 401916a 76665563i bk3: 401360a 76855054i bk4: 398243a 77418762i bk5: 396114a 77665740i bk6: 378111a 79654396i bk7: 376949a 79859198i bk8: 379087a 79872683i bk9: 378359a 79581446i bk10: 384719a 78852234i bk11: 384505a 78844982i bk12: 386825a 78515480i bk13: 383953a 78635868i bk14: 387914a 77900780i bk15: 389941a 77759663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061911
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148141
Bank_Level_Parallism_Col = 2.487024
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189602
GrpLevelPara = 2.112924 

BW Util details:
bwutil = 0.222790 
total_CMD = 134259365 
util_bw = 29911704 
Wasted_Col = 56904490 
Wasted_Row = 1656417 
Idle = 45786754 

BW Util Bottlenecks: 
RCDc_limit = 93438770 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829310 
rwq = 0 
CCDLc_limit_alone = 4078863 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134259365 
n_nop = 115280504 
Read = 6182476 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785610 
n_pre = 6785594 
n_ref = 0 
n_req = 7221442 
total_req = 7477926 

Dual Bus Interface Util: 
issued_total_row = 13571204 
issued_total_col = 7477926 
Row_Bus_Util =  0.101082 
CoL_Bus_Util = 0.055698 
Either_Row_CoL_Bus_Util = 0.141360 
Issued_on_Two_Bus_Simul_Util = 0.015420 
issued_two_Eff = 0.109083 
queue_avg = 14.631021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.631
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115235479 n_act=6803087 n_pre=6803071 n_ref_event=0 n_req=7251124 n_rd=6206483 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.2237
n_activity=89224242 dram_eff=0.3366
bk0: 379822a 78224147i bk1: 376007a 78733456i bk2: 406866a 75647344i bk3: 398643a 76359273i bk4: 397698a 76867093i bk5: 398006a 76731054i bk6: 379797a 78703740i bk7: 383948a 78437757i bk8: 381230a 78583707i bk9: 377663a 79049238i bk10: 385728a 77818783i bk11: 384297a 77933289i bk12: 388993a 77593098i bk13: 390162a 77291131i bk14: 385863a 77485772i bk15: 391760a 76939209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318941
Bank_Level_Parallism_Col = 2.498943
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121935 

BW Util details:
bwutil = 0.223726 
total_CMD = 134259365 
util_bw = 30037312 
Wasted_Col = 56788745 
Wasted_Row = 1606464 
Idle = 45826844 

BW Util Bottlenecks: 
RCDc_limit = 93459729 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857693 
rwq = 0 
CCDLc_limit_alone = 4098119 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134259365 
n_nop = 115235479 
Read = 6206483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803087 
n_pre = 6803071 
n_ref = 0 
n_req = 7251124 
total_req = 7509328 

Dual Bus Interface Util: 
issued_total_row = 13606158 
issued_total_col = 7509328 
Row_Bus_Util =  0.101342 
CoL_Bus_Util = 0.055932 
Either_Row_CoL_Bus_Util = 0.141695 
Issued_on_Two_Bus_Simul_Util = 0.015579 
issued_two_Eff = 0.109946 
queue_avg = 15.446789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115313708 n_act=6775579 n_pre=6775563 n_ref_event=0 n_req=7210865 n_rd=6170477 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2225
n_activity=89199496 dram_eff=0.3349
bk0: 375009a 79555681i bk1: 372920a 79846518i bk2: 405924a 76098593i bk3: 399392a 76958669i bk4: 390900a 78244812i bk5: 391018a 78189830i bk6: 385811a 78945921i bk7: 385367a 79001685i bk8: 377995a 79528256i bk9: 379248a 79569423i bk10: 387111a 78507447i bk11: 380724a 79222430i bk12: 384040a 79034318i bk13: 381908a 79106683i bk14: 388401a 77822810i bk15: 384709a 78339144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.144994
Bank_Level_Parallism_Col = 2.484651
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111535 

BW Util details:
bwutil = 0.222484 
total_CMD = 134259365 
util_bw = 29870564 
Wasted_Col = 56854542 
Wasted_Row = 1678902 
Idle = 45855357 

BW Util Bottlenecks: 
RCDc_limit = 93256392 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134259365 
n_nop = 115313708 
Read = 6170477 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775579 
n_pre = 6775563 
n_ref = 0 
n_req = 7210865 
total_req = 7467641 

Dual Bus Interface Util: 
issued_total_row = 13551142 
issued_total_col = 7467641 
Row_Bus_Util =  0.100933 
CoL_Bus_Util = 0.055621 
Either_Row_CoL_Bus_Util = 0.141112 
Issued_on_Two_Bus_Simul_Util = 0.015441 
issued_two_Eff = 0.109425 
queue_avg = 14.773515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7735
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115241633 n_act=6796614 n_pre=6796598 n_ref_event=0 n_req=7241133 n_rd=6203845 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2234
n_activity=89393269 dram_eff=0.3355
bk0: 378362a 79250238i bk1: 376137a 79541844i bk2: 394143a 77817708i bk3: 400507a 77309461i bk4: 390442a 78143252i bk5: 397497a 77335633i bk6: 387219a 78642236i bk7: 387034a 78643707i bk8: 383391a 79082721i bk9: 382307a 79219572i bk10: 384438a 78934279i bk11: 386553a 78803380i bk12: 389884a 78314629i bk13: 383649a 79143735i bk14: 389855a 77958676i bk15: 392427a 77559447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062717
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146451
Bank_Level_Parallism_Col = 2.490056
Bank_Level_Parallism_Ready = 1.224899
write_to_read_ratio_blp_rw_average = 0.188881
GrpLevelPara = 2.113839 

BW Util details:
bwutil = 0.223401 
total_CMD = 134259365 
util_bw = 29993620 
Wasted_Col = 56986006 
Wasted_Row = 1637322 
Idle = 45642417 

BW Util Bottlenecks: 
RCDc_limit = 93664479 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851804 
rwq = 0 
CCDLc_limit_alone = 4091988 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134259365 
n_nop = 115241633 
Read = 6203845 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796614 
n_pre = 6796598 
n_ref = 0 
n_req = 7241133 
total_req = 7498405 

Dual Bus Interface Util: 
issued_total_row = 13593212 
issued_total_col = 7498405 
Row_Bus_Util =  0.101246 
CoL_Bus_Util = 0.055850 
Either_Row_CoL_Bus_Util = 0.141649 
Issued_on_Two_Bus_Simul_Util = 0.015447 
issued_two_Eff = 0.109050 
queue_avg = 14.999125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9991
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134259365 n_nop=115378272 n_act=6743940 n_pre=6743924 n_ref_event=0 n_req=7164763 n_rd=6129689 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.2211
n_activity=89187375 dram_eff=0.3329
bk0: 377591a 80291147i bk1: 374345a 80639467i bk2: 395425a 78859465i bk3: 386038a 79647727i bk4: 384633a 79837492i bk5: 393968a 78817527i bk6: 384092a 80007255i bk7: 375453a 80971109i bk8: 377779a 80673187i bk9: 377875a 80723229i bk10: 380472a 80332511i bk11: 381281a 80151135i bk12: 386292a 79439458i bk13: 380421a 80327226i bk14: 389428a 79064919i bk15: 384596a 79146914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060154
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908331
Bank_Level_Parallism_Col = 2.472684
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101261 

BW Util details:
bwutil = 0.221142 
total_CMD = 134259365 
util_bw = 29690344 
Wasted_Col = 56935759 
Wasted_Row = 1761095 
Idle = 45872167 

BW Util Bottlenecks: 
RCDc_limit = 93096184 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773217 
rwq = 0 
CCDLc_limit_alone = 4040695 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134259365 
n_nop = 115378272 
Read = 6129689 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743940 
n_pre = 6743924 
n_ref = 0 
n_req = 7164763 
total_req = 7422586 

Dual Bus Interface Util: 
issued_total_row = 13487864 
issued_total_col = 7422586 
Row_Bus_Util =  0.100461 
CoL_Bus_Util = 0.055285 
Either_Row_CoL_Bus_Util = 0.140631 
Issued_on_Two_Bus_Simul_Util = 0.015115 
issued_two_Eff = 0.107481 
queue_avg = 13.616724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287975, Miss = 3150191, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253058, Miss = 3142851, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329131, Miss = 3189143, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284873, Miss = 3176229, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277538, Miss = 3140353, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267342, Miss = 3163420, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260344, Miss = 3145891, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340635, Miss = 3168962, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290057, Miss = 3156242, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355657, Miss = 3159893, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293093, Miss = 3169934, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270968, Miss = 3163710, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269399, Miss = 3149848, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320545, Miss = 3171092, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327290, Miss = 3165044, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339038, Miss = 3159619, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356691, Miss = 3177087, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316621, Miss = 3171573, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331164, Miss = 3166289, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213642, Miss = 3146382, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659439, Miss = 3168833, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317337, Miss = 3177201, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221010, Miss = 3146800, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223300, Miss = 3125065, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155406147
L2_total_cache_misses = 75851652
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18537031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150757322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648825
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155406147
icnt_total_pkts_simt_to_mem=155406147
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155406147
Req_Network_cycles = 52353698
Req_Network_injected_packets_per_cycle =       2.9684 
Req_Network_conflicts_per_cycle =       1.3119
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4166
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0430

Reply_Network_injected_packets_num = 155406147
Reply_Network_cycles = 52353698
Reply_Network_injected_packets_per_cycle =        2.9684
Reply_Network_conflicts_per_cycle =        1.4742
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1400
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0989
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 56 min, 58 sec (237418 sec)
gpgpu_simulation_rate = 4809 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb68 (bc_linear_base.1.sm_75.ptx:670) @%p1 bra $L__BB5_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf68 (bc_linear_base.1.sm_75.ptx:828) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xbc8 (bc_linear_base.1.sm_75.ptx:683) @%p2 bra $L__BB5_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (bc_linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc10 (bc_linear_base.1.sm_75.ptx:693) @%p3 bra $L__BB5_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (bc_linear_base.1.sm_75.ptx:727) not.b32 %r28, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc58 (bc_linear_base.1.sm_75.ptx:706) @%p4 bra $L__BB5_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (bc_linear_base.1.sm_75.ptx:720) add.s32 %r44, %r44, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcd0 (bc_linear_base.1.sm_75.ptx:724) @%p5 bra $L__BB5_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (bc_linear_base.1.sm_75.ptx:727) not.b32 %r28, %r3;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xcf0 (bc_linear_base.1.sm_75.ptx:730) @%p6 bra $L__BB5_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (bc_linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd30 (bc_linear_base.1.sm_75.ptx:741) @%p7 bra $L__BB5_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (bc_linear_base.1.sm_75.ptx:755) ld.global.u32 %r15, [%rd58+4];

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xdb0 (bc_linear_base.1.sm_75.ptx:760) @%p8 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe08 (bc_linear_base.1.sm_75.ptx:774) ld.global.u32 %r16, [%rd58+8];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe30 (bc_linear_base.1.sm_75.ptx:779) @%p9 bra $L__BB5_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (bc_linear_base.1.sm_75.ptx:793) ld.global.u32 %r17, [%rd58+12];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xeb0 (bc_linear_base.1.sm_75.ptx:798) @%p10 bra $L__BB5_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf08 (bc_linear_base.1.sm_75.ptx:812) add.s32 %r44, %r44, 4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf20 (bc_linear_base.1.sm_75.ptx:815) @%p11 bra $L__BB5_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (bc_linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 33: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 33 
gpu_sim_cycle = 10286
gpu_sim_insn = 5412
gpu_ipc =       0.5262
gpu_tot_sim_cycle = 52363984
gpu_tot_sim_insn = 1141983761
gpu_tot_ipc =      21.8086
gpu_tot_issued_cta = 53334
gpu_occupancy = 3.5668% 
gpu_tot_occupancy = 60.1184% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0032
partiton_level_parallism_total  =       2.9678
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6137
L2_BW  =       0.1401 GB/Sec
L2_BW_total  =     129.6338 GB/Sec
gpu_total_sim_rate=4809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839849, Miss = 4403677, Miss_rate = 0.562, Pending_hits = 122440, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705943, Miss = 4284831, Miss_rate = 0.556, Pending_hits = 121143, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759877, Miss = 4350037, Miss_rate = 0.561, Pending_hits = 122436, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746972, Miss = 4271641, Miss_rate = 0.551, Pending_hits = 122708, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7933025, Miss = 4472904, Miss_rate = 0.564, Pending_hits = 125628, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850683, Miss = 4379049, Miss_rate = 0.558, Pending_hits = 122425, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235137642
	L1D_total_cache_misses = 131725955
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729648
	L1D_total_cache_reservation_fails = 64768946
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99288284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729671
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230488809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648833

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53334, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100422624
gpgpu_n_tot_w_icount = 221888207
gpgpu_n_stall_shd_mem = 95895708
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150757347
gpgpu_n_mem_write_global = 4648833
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271606128
gpgpu_n_store_insn = 13648275
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71335174
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79673332
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16881349	W0_Idle:238460667	W0_Scoreboard:-465954223	W1:109068261	W2:31147458	W3:14917993	W4:9111228	W5:6351829	W6:4784068	W7:3820540	W8:3163006	W9:2690775	W10:2316738	W11:2051643	W12:1870997	W13:1711149	W14:1584440	W15:1445632	W16:1323057	W17:1224227	W18:1142646	W19:1078439	W20:1056533	W21:1064662	W22:1091606	W23:1077081	W24:1037158	W25:941880	W26:826710	W27:710646	W28:630080	W29:554725	W30:506333	W31:420214	W32:11166453
single_issue_nums: WS0:55705036	WS1:55318709	WS2:55541125	WS3:55323337	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019766832 {8:127470854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185953320 {40:4648833,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803866864 {40:127470854,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37190664 {8:4648833,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814373 	734778 	1521336 	3297474 	6603856 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71087044 	54058345 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	119397003 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127565033 	20017037 	5889708 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9161 	39207 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067593  1.065984  1.062353  1.063080  1.063188  1.061485  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064014  1.072220  1.071104  1.072121  1.069607  1.068721  1.066409  1.064755  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064106  1.063065  1.061512  1.061846  1.061022  1.064173  1.062363  1.063826  1.062246  1.064214 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066153  1.069101  1.062480  1.063824  1.063271  1.062418  1.064633  1.065211  1.063323  1.064302  1.063697  1.063682 
dram[4]:  1.062909  1.060410  1.067955  1.067194  1.065252  1.067543  1.063760  1.063126  1.062335  1.060841  1.067435  1.066475  1.063015  1.063699  1.064354  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066126  1.060481  1.061234  1.063808  1.063138 
dram[6]:  1.062018  1.061244  1.066930  1.068429  1.066747  1.063941  1.062990  1.065454  1.062051  1.062096  1.062440  1.064692  1.063027  1.065016  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062329  1.061442  1.062695  1.061105  1.065195  1.064663  1.066285  1.064976  1.064068  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062947  1.064299  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063705  1.062306 
dram[10]:  1.060525  1.059639  1.067252  1.068389  1.068864  1.068832  1.068494  1.064952  1.065574  1.061998  1.066348  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062022  1.063182  1.065282  1.062960  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620178/81377261 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377573    373935    389303    395356    396143    394713    373293    376365    382827    380904    378709    376894    386790    385256    394469    388344 
dram[1]:    380070    380301    404019    402058    398835    396701    388650    383996    380760    388381    382326    374849    389173    385376    394231    393483 
dram[2]:    380913    374921    392705    394013    393209    392593    379302    385370    382651    378674    371189    384708    382338    387905    386963    394160 
dram[3]:    375723    375963    389384    398379    395765    399355    382458    381075    378590    385534    380823    384364    381150    383462    390917    389754 
dram[4]:    377217    376051    397821    400853    390332    395061    379574    382889    385296    382499    383821    382116    381547    381665    389558    387682 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384293    384939    381467    385592    378222    378747    390785    388610 
dram[6]:    381893    379643    395886    400391    395134    393732    380583    388096    379907    378812    376835    380247    376823    385483    391720    393624 
dram[7]:    377134    377346    401916    401360    398243    396114    378111    376949    379087    378359    384719    384505    386825    383953    387914    389941 
dram[8]:    379822    376007    406866    398643    397698    398006    379797    383948    381230    377663    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405924    399392    390900    391018    385811    385367    377995    379248    387111    380724    384040    381908    388401    384709 
dram[10]:    378362    376137    394143    400507    390442    397497    387221    387034    383391    382307    384438    386553    389884    383649    389855    392427 
dram[11]:    377591    374345    395425    386038    384633    393968    384092    375453    377779    377875    380472    381281    386292    380421    389428    384596 
total dram reads = 74145660
bank skew: 406866/371189 = 1.10
chip skew: 6223209/6129689 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80368     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560579
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115390974 n_act=6752444 n_pre=6752428 n_ref_event=0 n_req=7184102 n_rd=6150874 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.2216
n_activity=89186501 dram_eff=0.3337
bk0: 377573a 79974749i bk1: 373935a 80370849i bk2: 389303a 78879225i bk3: 395356a 78175491i bk4: 396143a 78170315i bk5: 394713a 78336632i bk6: 373293a 80783179i bk7: 376365a 80436830i bk8: 382827a 79657195i bk9: 380904a 79740622i bk10: 378709a 79942226i bk11: 376894a 80293401i bk12: 386790a 79092880i bk13: 385256a 79223365i bk14: 394469a 77768703i bk15: 388344a 78438248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061509
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023633
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221624 
total_CMD = 134285741 
util_bw = 29760920 
Wasted_Col = 56876428 
Wasted_Row = 1744780 
Idle = 45903613 

BW Util Bottlenecks: 
RCDc_limit = 93151818 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801879 
rwq = 0 
CCDLc_limit_alone = 4060703 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134285741 
n_nop = 115390974 
Read = 6150874 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752444 
n_pre = 6752428 
n_ref = 0 
n_req = 7184102 
total_req = 7440230 

Dual Bus Interface Util: 
issued_total_row = 13504872 
issued_total_col = 7440230 
Row_Bus_Util =  0.100568 
CoL_Bus_Util = 0.055406 
Either_Row_CoL_Bus_Util = 0.140706 
Issued_on_Two_Bus_Simul_Util = 0.015268 
issued_two_Eff = 0.108513 
queue_avg = 14.408230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4082
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115226346 n_act=6811243 n_pre=6811227 n_ref_event=0 n_req=7270044 n_rd=6223209 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2242
n_activity=89252852 dram_eff=0.3374
bk0: 380070a 77961769i bk1: 380301a 77981869i bk2: 404019a 75489884i bk3: 402058a 75778048i bk4: 398835a 76405306i bk5: 396701a 76700746i bk6: 388650a 77610048i bk7: 383996a 78194945i bk8: 380760a 78446938i bk9: 388381a 77593742i bk10: 382326a 78144060i bk11: 374849a 79013063i bk12: 389173a 77174569i bk13: 385376a 77616374i bk14: 394231a 76292770i bk15: 393483a 76308867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063108
Row_Buffer_Locality_read = 0.064321
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381453
Bank_Level_Parallism_Col = 2.504661
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125468 

BW Util details:
bwutil = 0.224240 
total_CMD = 134285741 
util_bw = 30112300 
Wasted_Col = 56799981 
Wasted_Row = 1577348 
Idle = 45796112 

BW Util Bottlenecks: 
RCDc_limit = 93546901 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876231 
rwq = 0 
CCDLc_limit_alone = 4103783 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 134285741 
n_nop = 115226346 
Read = 6223209 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811243 
n_pre = 6811227 
n_ref = 0 
n_req = 7270044 
total_req = 7528075 

Dual Bus Interface Util: 
issued_total_row = 13622470 
issued_total_col = 7528075 
Row_Bus_Util =  0.101444 
CoL_Bus_Util = 0.056060 
Either_Row_CoL_Bus_Util = 0.141932 
Issued_on_Two_Bus_Simul_Util = 0.015572 
issued_two_Eff = 0.109718 
queue_avg = 16.341534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115335623 n_act=6775333 n_pre=6775317 n_ref_event=0 n_req=7203966 n_rd=6161614 n_rd_L2_A=0 n_write=0 n_wr_bk=1300599 bw_util=0.2223
n_activity=89194035 dram_eff=0.3347
bk0: 380913a 78938551i bk1: 374921a 79588919i bk2: 392705a 78093882i bk3: 394013a 78038650i bk4: 393209a 78092631i bk5: 392593a 78141176i bk6: 379302a 79837183i bk7: 385370a 79095923i bk8: 382651a 79407419i bk9: 378674a 79842781i bk10: 371189a 80609334i bk11: 384708a 79180693i bk12: 382338a 79141744i bk13: 387905a 78443018i bk14: 386963a 78245519i bk15: 394160a 77482001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059500
Row_Buffer_Locality_read = 0.061052
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100677
Bank_Level_Parallism_Col = 2.483934
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109856 

BW Util details:
bwutil = 0.222279 
total_CMD = 134285741 
util_bw = 29848852 
Wasted_Col = 56884044 
Wasted_Row = 1680093 
Idle = 45872752 

BW Util Bottlenecks: 
RCDc_limit = 93260840 
RCDWRc_limit = 8775844 
WTRc_limit = 36843299 
RTWc_limit = 26113404 
CCDLc_limit = 5818194 
rwq = 0 
CCDLc_limit_alone = 4070008 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257423 

Commands details: 
total_CMD = 134285741 
n_nop = 115335623 
Read = 6161614 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300599 
n_act = 6775333 
n_pre = 6775317 
n_ref = 0 
n_req = 7203966 
total_req = 7462213 

Dual Bus Interface Util: 
issued_total_row = 13550650 
issued_total_col = 7462213 
Row_Bus_Util =  0.100909 
CoL_Bus_Util = 0.055570 
Either_Row_CoL_Bus_Util = 0.141118 
Issued_on_Two_Bus_Simul_Util = 0.015361 
issued_two_Eff = 0.108851 
queue_avg = 14.264318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2643
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115325635 n_act=6778781 n_pre=6778765 n_ref_event=0 n_req=7212696 n_rd=6172696 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2225
n_activity=89219077 dram_eff=0.3349
bk0: 375723a 79407436i bk1: 375963a 79726969i bk2: 389384a 78349914i bk3: 398379a 77234813i bk4: 395765a 77929884i bk5: 399355a 77446091i bk6: 382458a 79180968i bk7: 381075a 79697213i bk8: 378590a 79945406i bk9: 385534a 78852137i bk10: 380823a 79587183i bk11: 384364a 79164460i bk12: 381150a 79441821i bk13: 383462a 79222323i bk14: 390917a 77875342i bk15: 389754a 77830968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060160
Row_Buffer_Locality_read = 0.061656
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113296
Bank_Level_Parallism_Col = 2.485748
Bank_Level_Parallism_Ready = 1.223568
write_to_read_ratio_blp_rw_average = 0.189693
GrpLevelPara = 2.110906 

BW Util details:
bwutil = 0.222485 
total_CMD = 134285741 
util_bw = 29876604 
Wasted_Col = 56893104 
Wasted_Row = 1662084 
Idle = 45853949 

BW Util Bottlenecks: 
RCDc_limit = 93348221 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830090 
rwq = 0 
CCDLc_limit_alone = 4076322 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134285741 
n_nop = 115325635 
Read = 6172696 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778781 
n_pre = 6778765 
n_ref = 0 
n_req = 7212696 
total_req = 7469151 

Dual Bus Interface Util: 
issued_total_row = 13557546 
issued_total_col = 7469151 
Row_Bus_Util =  0.100960 
CoL_Bus_Util = 0.055621 
Either_Row_CoL_Bus_Util = 0.141192 
Issued_on_Two_Bus_Simul_Util = 0.015390 
issued_two_Eff = 0.108997 
queue_avg = 14.487512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115331976 n_act=6776144 n_pre=6776128 n_ref_event=0 n_req=7211825 n_rd=6173982 n_rd_L2_A=0 n_write=0 n_wr_bk=1294500 bw_util=0.2225
n_activity=89243367 dram_eff=0.3347
bk0: 377217a 79659020i bk1: 376051a 79704350i bk2: 397821a 77719343i bk3: 400853a 77065358i bk4: 390332a 78544557i bk5: 395061a 77950441i bk6: 379574a 79940240i bk7: 382889a 79615444i bk8: 385296a 79234592i bk9: 382499a 79613308i bk10: 383821a 79455998i bk11: 382116a 79452415i bk12: 381547a 79454135i bk13: 381665a 79564294i bk14: 389558a 78307446i bk15: 387682a 78402574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062011
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078963
Bank_Level_Parallism_Col = 2.484943
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109622 

BW Util details:
bwutil = 0.222465 
total_CMD = 134285741 
util_bw = 29873928 
Wasted_Col = 56911088 
Wasted_Row = 1670576 
Idle = 45830149 

BW Util Bottlenecks: 
RCDc_limit = 93346475 
RCDWRc_limit = 8723973 
WTRc_limit = 36722274 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134285741 
n_nop = 115331976 
Read = 6173982 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294500 
n_act = 6776144 
n_pre = 6776128 
n_ref = 0 
n_req = 7211825 
total_req = 7468482 

Dual Bus Interface Util: 
issued_total_row = 13552272 
issued_total_col = 7468482 
Row_Bus_Util =  0.100921 
CoL_Bus_Util = 0.055616 
Either_Row_CoL_Bus_Util = 0.141145 
Issued_on_Two_Bus_Simul_Util = 0.015392 
issued_two_Eff = 0.109054 
queue_avg = 14.327461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3275
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115292173 n_act=6796644 n_pre=6796628 n_ref_event=0 n_req=7231922 n_rd=6191504 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.2231
n_activity=89205329 dram_eff=0.3358
bk0: 376588a 78961198i bk1: 379433a 78818743i bk2: 405217a 76202669i bk3: 394282a 77227205i bk4: 397349a 77180070i bk5: 399194a 76936810i bk6: 384944a 78605909i bk7: 381842a 79097861i bk8: 384293a 78669208i bk9: 384939a 78800451i bk10: 381467a 78884615i bk11: 385592a 78492484i bk12: 378222a 79216289i bk13: 378747a 79153852i bk14: 390785a 77399287i bk15: 388610a 77592683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060188
Row_Buffer_Locality_read = 0.061821
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223289
Bank_Level_Parallism_Col = 2.489601
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115229 

BW Util details:
bwutil = 0.223080 
total_CMD = 134285741 
util_bw = 29956412 
Wasted_Col = 56867292 
Wasted_Row = 1605565 
Idle = 45856472 

BW Util Bottlenecks: 
RCDc_limit = 93504995 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835215 
rwq = 0 
CCDLc_limit_alone = 4087390 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134285741 
n_nop = 115292173 
Read = 6191504 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796644 
n_pre = 6796628 
n_ref = 0 
n_req = 7231922 
total_req = 7489103 

Dual Bus Interface Util: 
issued_total_row = 13593272 
issued_total_col = 7489103 
Row_Bus_Util =  0.101226 
CoL_Bus_Util = 0.055770 
Either_Row_CoL_Bus_Util = 0.141441 
Issued_on_Two_Bus_Simul_Util = 0.015555 
issued_two_Eff = 0.109974 
queue_avg = 14.846643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8466
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115316657 n_act=6781841 n_pre=6781825 n_ref_event=0 n_req=7216294 n_rd=6178809 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2226
n_activity=89260029 dram_eff=0.3349
bk0: 381893a 78965732i bk1: 379643a 79405793i bk2: 395886a 77917191i bk3: 400391a 77238759i bk4: 395134a 77914981i bk5: 393732a 78006285i bk6: 380583a 79670913i bk7: 388096a 78672286i bk8: 379907a 79984585i bk9: 378812a 80050460i bk10: 376835a 79918880i bk11: 380247a 79502032i bk12: 376823a 79655021i bk13: 385483a 78844103i bk14: 391720a 77707193i bk15: 393624a 77451020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061655
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.109002
Bank_Level_Parallism_Col = 2.486499
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111619 

BW Util details:
bwutil = 0.222603 
total_CMD = 134285741 
util_bw = 29892388 
Wasted_Col = 56911727 
Wasted_Row = 1665330 
Idle = 45816296 

BW Util Bottlenecks: 
RCDc_limit = 93443184 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827014 
rwq = 0 
CCDLc_limit_alone = 4080038 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134285741 
n_nop = 115316657 
Read = 6178809 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781841 
n_pre = 6781825 
n_ref = 0 
n_req = 7216294 
total_req = 7473097 

Dual Bus Interface Util: 
issued_total_row = 13563666 
issued_total_col = 7473097 
Row_Bus_Util =  0.101006 
CoL_Bus_Util = 0.055651 
Either_Row_CoL_Bus_Util = 0.141259 
Issued_on_Two_Bus_Simul_Util = 0.015398 
issued_two_Eff = 0.109003 
queue_avg = 14.404781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4048
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115306880 n_act=6785610 n_pre=6785594 n_ref_event=0 n_req=7221442 n_rd=6182476 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.2227
n_activity=89265988 dram_eff=0.3351
bk0: 377134a 79571103i bk1: 377346a 79396636i bk2: 401916a 76691939i bk3: 401360a 76881430i bk4: 398243a 77445138i bk5: 396114a 77692116i bk6: 378111a 79680772i bk7: 376949a 79885574i bk8: 379087a 79899059i bk9: 378359a 79607822i bk10: 384719a 78878610i bk11: 384505a 78871358i bk12: 386825a 78541856i bk13: 383953a 78662244i bk14: 387914a 77927156i bk15: 389941a 77786039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061911
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148141
Bank_Level_Parallism_Col = 2.487024
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189602
GrpLevelPara = 2.112924 

BW Util details:
bwutil = 0.222747 
total_CMD = 134285741 
util_bw = 29911704 
Wasted_Col = 56904490 
Wasted_Row = 1656417 
Idle = 45813130 

BW Util Bottlenecks: 
RCDc_limit = 93438770 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829310 
rwq = 0 
CCDLc_limit_alone = 4078863 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134285741 
n_nop = 115306880 
Read = 6182476 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785610 
n_pre = 6785594 
n_ref = 0 
n_req = 7221442 
total_req = 7477926 

Dual Bus Interface Util: 
issued_total_row = 13571204 
issued_total_col = 7477926 
Row_Bus_Util =  0.101062 
CoL_Bus_Util = 0.055687 
Either_Row_CoL_Bus_Util = 0.141332 
Issued_on_Two_Bus_Simul_Util = 0.015417 
issued_two_Eff = 0.109083 
queue_avg = 14.628146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6281
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115261855 n_act=6803087 n_pre=6803071 n_ref_event=0 n_req=7251124 n_rd=6206483 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.2237
n_activity=89224242 dram_eff=0.3366
bk0: 379822a 78250523i bk1: 376007a 78759832i bk2: 406866a 75673720i bk3: 398643a 76385649i bk4: 397698a 76893469i bk5: 398006a 76757430i bk6: 379797a 78730116i bk7: 383948a 78464133i bk8: 381230a 78610083i bk9: 377663a 79075614i bk10: 385728a 77845159i bk11: 384297a 77959665i bk12: 388993a 77619474i bk13: 390162a 77317507i bk14: 385863a 77512148i bk15: 391760a 76965585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318941
Bank_Level_Parallism_Col = 2.498943
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121935 

BW Util details:
bwutil = 0.223682 
total_CMD = 134285741 
util_bw = 30037312 
Wasted_Col = 56788745 
Wasted_Row = 1606464 
Idle = 45853220 

BW Util Bottlenecks: 
RCDc_limit = 93459729 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857693 
rwq = 0 
CCDLc_limit_alone = 4098119 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134285741 
n_nop = 115261855 
Read = 6206483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803087 
n_pre = 6803071 
n_ref = 0 
n_req = 7251124 
total_req = 7509328 

Dual Bus Interface Util: 
issued_total_row = 13606158 
issued_total_col = 7509328 
Row_Bus_Util =  0.101322 
CoL_Bus_Util = 0.055921 
Either_Row_CoL_Bus_Util = 0.141667 
Issued_on_Two_Bus_Simul_Util = 0.015576 
issued_two_Eff = 0.109946 
queue_avg = 15.443754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4438
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115340084 n_act=6775579 n_pre=6775563 n_ref_event=0 n_req=7210865 n_rd=6170477 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2224
n_activity=89199496 dram_eff=0.3349
bk0: 375009a 79582057i bk1: 372920a 79872894i bk2: 405924a 76124969i bk3: 399392a 76985045i bk4: 390900a 78271188i bk5: 391018a 78216206i bk6: 385811a 78972297i bk7: 385367a 79028061i bk8: 377995a 79554632i bk9: 379248a 79595799i bk10: 387111a 78533823i bk11: 380724a 79248806i bk12: 384040a 79060694i bk13: 381908a 79133059i bk14: 388401a 77849186i bk15: 384709a 78365520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.144994
Bank_Level_Parallism_Col = 2.484651
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111535 

BW Util details:
bwutil = 0.222440 
total_CMD = 134285741 
util_bw = 29870564 
Wasted_Col = 56854542 
Wasted_Row = 1678902 
Idle = 45881733 

BW Util Bottlenecks: 
RCDc_limit = 93256392 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134285741 
n_nop = 115340084 
Read = 6170477 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775579 
n_pre = 6775563 
n_ref = 0 
n_req = 7210865 
total_req = 7467641 

Dual Bus Interface Util: 
issued_total_row = 13551142 
issued_total_col = 7467641 
Row_Bus_Util =  0.100913 
CoL_Bus_Util = 0.055610 
Either_Row_CoL_Bus_Util = 0.141085 
Issued_on_Two_Bus_Simul_Util = 0.015438 
issued_two_Eff = 0.109425 
queue_avg = 14.770612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7706
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115268005 n_act=6796615 n_pre=6796599 n_ref_event=0 n_req=7241135 n_rd=6203847 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2234
n_activity=89393371 dram_eff=0.3355
bk0: 378362a 79276614i bk1: 376137a 79568220i bk2: 394143a 77844084i bk3: 400507a 77335837i bk4: 390442a 78169628i bk5: 397497a 77362009i bk6: 387221a 78668559i bk7: 387034a 78670083i bk8: 383391a 79109097i bk9: 382307a 79245948i bk10: 384438a 78960655i bk11: 386553a 78829756i bk12: 389884a 78341005i bk13: 383649a 79170111i bk14: 389855a 77985052i bk15: 392427a 77585823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062718
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146444
Bank_Level_Parallism_Col = 2.490055
Bank_Level_Parallism_Ready = 1.224899
write_to_read_ratio_blp_rw_average = 0.188881
GrpLevelPara = 2.113839 

BW Util details:
bwutil = 0.223357 
total_CMD = 134285741 
util_bw = 29993628 
Wasted_Col = 56986032 
Wasted_Row = 1637346 
Idle = 45668735 

BW Util Bottlenecks: 
RCDc_limit = 93664503 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851806 
rwq = 0 
CCDLc_limit_alone = 4091990 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134285741 
n_nop = 115268005 
Read = 6203847 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796615 
n_pre = 6796599 
n_ref = 0 
n_req = 7241135 
total_req = 7498407 

Dual Bus Interface Util: 
issued_total_row = 13593214 
issued_total_col = 7498407 
Row_Bus_Util =  0.101226 
CoL_Bus_Util = 0.055839 
Either_Row_CoL_Bus_Util = 0.141621 
Issued_on_Two_Bus_Simul_Util = 0.015444 
issued_two_Eff = 0.109050 
queue_avg = 14.996179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9962
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134285741 n_nop=115404648 n_act=6743940 n_pre=6743924 n_ref_event=0 n_req=7164763 n_rd=6129689 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.2211
n_activity=89187375 dram_eff=0.3329
bk0: 377591a 80317523i bk1: 374345a 80665843i bk2: 395425a 78885841i bk3: 386038a 79674103i bk4: 384633a 79863868i bk5: 393968a 78843903i bk6: 384092a 80033631i bk7: 375453a 80997485i bk8: 377779a 80699563i bk9: 377875a 80749605i bk10: 380472a 80358887i bk11: 381281a 80177511i bk12: 386292a 79465834i bk13: 380421a 80353602i bk14: 389428a 79091295i bk15: 384596a 79173290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060154
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908331
Bank_Level_Parallism_Col = 2.472684
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101261 

BW Util details:
bwutil = 0.221098 
total_CMD = 134285741 
util_bw = 29690344 
Wasted_Col = 56935759 
Wasted_Row = 1761095 
Idle = 45898543 

BW Util Bottlenecks: 
RCDc_limit = 93096184 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773217 
rwq = 0 
CCDLc_limit_alone = 4040695 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134285741 
n_nop = 115404648 
Read = 6129689 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743940 
n_pre = 6743924 
n_ref = 0 
n_req = 7164763 
total_req = 7422586 

Dual Bus Interface Util: 
issued_total_row = 13487864 
issued_total_col = 7422586 
Row_Bus_Util =  0.100442 
CoL_Bus_Util = 0.055275 
Either_Row_CoL_Bus_Util = 0.140604 
Issued_on_Two_Bus_Simul_Util = 0.015112 
issued_two_Eff = 0.107481 
queue_avg = 13.614049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287976, Miss = 3150191, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253060, Miss = 3142851, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329134, Miss = 3189145, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284875, Miss = 3176229, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277540, Miss = 3140354, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267342, Miss = 3163420, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260347, Miss = 3145891, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340637, Miss = 3168962, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290058, Miss = 3156242, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355661, Miss = 3159895, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293093, Miss = 3169934, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270968, Miss = 3163710, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269401, Miss = 3149848, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320546, Miss = 3171092, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327292, Miss = 3165044, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339038, Miss = 3159619, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356691, Miss = 3177087, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316621, Miss = 3171573, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331164, Miss = 3166289, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213642, Miss = 3146382, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659447, Miss = 3168837, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317337, Miss = 3177201, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221010, Miss = 3146800, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223300, Miss = 3125065, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155406180
L2_total_cache_misses = 75851661
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18537033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150757347
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648833
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155406180
icnt_total_pkts_simt_to_mem=155406180
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155406180
Req_Network_cycles = 52363984
Req_Network_injected_packets_per_cycle =       2.9678 
Req_Network_conflicts_per_cycle =       1.3117
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4954
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4159
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0424

Reply_Network_injected_packets_num = 155406180
Reply_Network_cycles = 52363984
Reply_Network_injected_packets_per_cycle =        2.9678
Reply_Network_conflicts_per_cycle =        1.4740
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1400
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0989
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 57 min, 7 sec (237427 sec)
gpgpu_simulation_rate = 4809 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 34 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 34: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 34 
gpu_sim_cycle = 13683
gpu_sim_insn = 6177
gpu_ipc =       0.4514
gpu_tot_sim_cycle = 52377667
gpu_tot_sim_insn = 1141989938
gpu_tot_ipc =      21.8030
gpu_tot_issued_cta = 53335
gpu_occupancy = 3.3939% 
gpu_tot_occupancy = 60.1179% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0059
partiton_level_parallism_total  =       2.9670
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6137
L2_BW  =       0.2586 GB/Sec
L2_BW_total  =     129.6000 GB/Sec
gpu_total_sim_rate=4809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839849, Miss = 4403677, Miss_rate = 0.562, Pending_hits = 122440, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705943, Miss = 4284831, Miss_rate = 0.556, Pending_hits = 121143, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759877, Miss = 4350037, Miss_rate = 0.561, Pending_hits = 122436, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746972, Miss = 4271641, Miss_rate = 0.551, Pending_hits = 122708, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7933025, Miss = 4472904, Miss_rate = 0.564, Pending_hits = 125628, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850872, Miss = 4379119, Miss_rate = 0.558, Pending_hits = 122432, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923352, Miss = 4504849, Miss_rate = 0.569, Pending_hits = 124998, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235137831
	L1D_total_cache_misses = 131726025
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729655
	L1D_total_cache_reservation_fails = 64768946
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99288385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729678
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230488980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648851

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53335, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100434304
gpgpu_n_tot_w_icount = 221888572
gpgpu_n_stall_shd_mem = 95895757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150757410
gpgpu_n_mem_write_global = 4648851
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271606362
gpgpu_n_store_insn = 13648305
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71337478
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79673379
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222378
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16881529	W0_Idle:238486669	W0_Scoreboard:-465946042	W1:109068312	W2:31147496	W3:14917993	W4:9111228	W5:6351840	W6:4784096	W7:3820540	W8:3163050	W9:2690788	W10:2316738	W11:2051643	W12:1870997	W13:1711149	W14:1584440	W15:1445652	W16:1323057	W17:1224227	W18:1142646	W19:1078439	W20:1056533	W21:1064662	W22:1091606	W23:1077081	W24:1037158	W25:941880	W26:826710	W27:710646	W28:630080	W29:554725	W30:506333	W31:420214	W32:11166613
single_issue_nums: WS0:55705281	WS1:55318749	WS2:55541165	WS3:55323377	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019767336 {8:127470917,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185954040 {40:4648851,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803869384 {40:127470917,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37190808 {8:4648851,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814383 	734778 	1521336 	3297474 	6603857 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71087114 	54058356 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	119397084 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127565114 	20017037 	5889708 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9165 	39212 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067593  1.065984  1.062353  1.063080  1.063188  1.061485  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064014  1.072220  1.071104  1.072121  1.069607  1.068721  1.066411  1.064755  1.066772  1.068868  1.064135  1.067994  1.066093  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064106  1.063065  1.061512  1.061846  1.061022  1.064173  1.062363  1.063826  1.062246  1.064214 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066153  1.069101  1.062480  1.063824  1.063271  1.062418  1.064633  1.065211  1.063323  1.064302  1.063697  1.063682 
dram[4]:  1.062909  1.060410  1.067955  1.067194  1.065252  1.067543  1.063760  1.063126  1.062335  1.060841  1.067435  1.066475  1.063015  1.063699  1.064354  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066126  1.060481  1.061234  1.063808  1.063138 
dram[6]:  1.062018  1.061244  1.066930  1.068429  1.066747  1.063941  1.062990  1.065454  1.062051  1.062096  1.062440  1.064692  1.063027  1.065016  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062329  1.061442  1.062695  1.061105  1.065194  1.064663  1.066285  1.064976  1.064068  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062947  1.064299  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063705  1.062306 
dram[10]:  1.060525  1.059639  1.067252  1.068389  1.068864  1.068832  1.068494  1.064952  1.065574  1.061998  1.066351  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062022  1.063182  1.065282  1.062960  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620189/81377270 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377573    373935    389303    395356    396143    394714    373293    376366    382827    380904    378709    376894    386790    385256    394469    388344 
dram[1]:    380070    380301    404019    402058    398835    396701    388650    383998    380760    388381    382327    374849    389173    385376    394231    393483 
dram[2]:    380913    374921    392705    394013    393209    392593    379302    385370    382651    378674    371189    384708    382338    387905    386963    394160 
dram[3]:    375723    375963    389384    398379    395765    399355    382458    381075    378590    385534    380823    384364    381150    383462    390917    389754 
dram[4]:    377217    376051    397821    400853    390332    395061    379574    382890    385296    382499    383822    382116    381547    381665    389558    387682 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384293    384939    381467    385592    378222    378747    390785    388610 
dram[6]:    381893    379643    395886    400391    395134    393732    380583    388097    379907    378812    376835    380247    376823    385483    391720    393624 
dram[7]:    377134    377346    401916    401360    398243    396114    378111    376949    379087    378359    384720    384505    386825    383953    387914    389941 
dram[8]:    379822    376007    406866    398643    397698    398006    379797    383948    381230    377663    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405924    399392    390900    391018    385811    385367    377995    379248    387111    380724    384040    381908    388401    384709 
dram[10]:    378362    376137    394143    400507    390442    397497    387221    387034    383391    382307    384440    386553    389884    383649    389855    392427 
dram[11]:    377591    374345    395425    386038    384633    393968    384092    375453    377779    377875    380472    381281    386292    380421    389428    384596 
total dram reads = 74145671
bank skew: 406866/371189 = 1.10
chip skew: 6223212/6129689 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81672     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85270 
dram[2]:     82585     82815     81840     80294     78555     80723     80368     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560579
bank skew: 85570/77277 = 1.11
chip skew: 1304866/1289356 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115426056 n_act=6752446 n_pre=6752430 n_ref_event=0 n_req=7184104 n_rd=6150876 n_rd_L2_A=0 n_write=0 n_wr_bk=1289356 bw_util=0.2216
n_activity=89186619 dram_eff=0.3337
bk0: 377573a 80009837i bk1: 373935a 80405938i bk2: 389303a 78914314i bk3: 395356a 78210581i bk4: 396143a 78205406i bk5: 394714a 78371673i bk6: 373293a 80818267i bk7: 376366a 80471870i bk8: 382827a 79692280i bk9: 380904a 79775708i bk10: 378709a 79977313i bk11: 376894a 80328488i bk12: 386790a 79127967i bk13: 385256a 79258452i bk14: 394469a 77803790i bk15: 388344a 78473336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061509
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023626
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221566 
total_CMD = 134320829 
util_bw = 29760928 
Wasted_Col = 56876464 
Wasted_Row = 1744804 
Idle = 45938633 

BW Util Bottlenecks: 
RCDc_limit = 93151862 
RCDWRc_limit = 8686957 
WTRc_limit = 36550670 
RTWc_limit = 26002566 
CCDLc_limit = 5801879 
rwq = 0 
CCDLc_limit_alone = 4060703 
WTRc_limit_alone = 35666058 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134320829 
n_nop = 115426056 
Read = 6150876 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289356 
n_act = 6752446 
n_pre = 6752430 
n_ref = 0 
n_req = 7184104 
total_req = 7440232 

Dual Bus Interface Util: 
issued_total_row = 13504876 
issued_total_col = 7440232 
Row_Bus_Util =  0.100542 
CoL_Bus_Util = 0.055391 
Either_Row_CoL_Bus_Util = 0.140669 
Issued_on_Two_Bus_Simul_Util = 0.015264 
issued_two_Eff = 0.108513 
queue_avg = 14.404466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115261427 n_act=6811245 n_pre=6811229 n_ref_event=0 n_req=7270047 n_rd=6223212 n_rd_L2_A=0 n_write=0 n_wr_bk=1304866 bw_util=0.2242
n_activity=89253056 dram_eff=0.3374
bk0: 380070a 77996857i bk1: 380301a 78016957i bk2: 404019a 75524972i bk3: 402058a 75813136i bk4: 398835a 76440395i bk5: 396701a 76735835i bk6: 388650a 77645137i bk7: 383998a 78229980i bk8: 380760a 78482026i bk9: 388381a 77628830i bk10: 382327a 78179099i bk11: 374849a 79048149i bk12: 389173a 77209656i bk13: 385376a 77651461i bk14: 394231a 76327858i bk15: 393483a 76343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063109
Row_Buffer_Locality_read = 0.064321
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381442
Bank_Level_Parallism_Col = 2.504660
Bank_Level_Parallism_Ready = 1.227257
write_to_read_ratio_blp_rw_average = 0.190633
GrpLevelPara = 2.125467 

BW Util details:
bwutil = 0.224182 
total_CMD = 134320829 
util_bw = 30112312 
Wasted_Col = 56800031 
Wasted_Row = 1577396 
Idle = 45831090 

BW Util Bottlenecks: 
RCDc_limit = 93546949 
RCDWRc_limit = 8707006 
WTRc_limit = 36919948 
RTWc_limit = 26610457 
CCDLc_limit = 5876233 
rwq = 0 
CCDLc_limit_alone = 4103785 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731772 

Commands details: 
total_CMD = 134320829 
n_nop = 115261427 
Read = 6223212 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304866 
n_act = 6811245 
n_pre = 6811229 
n_ref = 0 
n_req = 7270047 
total_req = 7528078 

Dual Bus Interface Util: 
issued_total_row = 13622474 
issued_total_col = 7528078 
Row_Bus_Util =  0.101417 
CoL_Bus_Util = 0.056045 
Either_Row_CoL_Bus_Util = 0.141895 
Issued_on_Two_Bus_Simul_Util = 0.015568 
issued_two_Eff = 0.109718 
queue_avg = 16.337267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3373
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115370711 n_act=6775333 n_pre=6775317 n_ref_event=0 n_req=7203966 n_rd=6161614 n_rd_L2_A=0 n_write=0 n_wr_bk=1300599 bw_util=0.2222
n_activity=89194035 dram_eff=0.3347
bk0: 380913a 78973639i bk1: 374921a 79624007i bk2: 392705a 78128970i bk3: 394013a 78073738i bk4: 393209a 78127719i bk5: 392593a 78176264i bk6: 379302a 79872271i bk7: 385370a 79131011i bk8: 382651a 79442507i bk9: 378674a 79877869i bk10: 371189a 80644422i bk11: 384708a 79215781i bk12: 382338a 79176832i bk13: 387905a 78478106i bk14: 386963a 78280607i bk15: 394160a 77517089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059500
Row_Buffer_Locality_read = 0.061052
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100677
Bank_Level_Parallism_Col = 2.483934
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109856 

BW Util details:
bwutil = 0.222221 
total_CMD = 134320829 
util_bw = 29848852 
Wasted_Col = 56884044 
Wasted_Row = 1680093 
Idle = 45907840 

BW Util Bottlenecks: 
RCDc_limit = 93260840 
RCDWRc_limit = 8775844 
WTRc_limit = 36843299 
RTWc_limit = 26113404 
CCDLc_limit = 5818194 
rwq = 0 
CCDLc_limit_alone = 4070008 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257423 

Commands details: 
total_CMD = 134320829 
n_nop = 115370711 
Read = 6161614 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300599 
n_act = 6775333 
n_pre = 6775317 
n_ref = 0 
n_req = 7203966 
total_req = 7462213 

Dual Bus Interface Util: 
issued_total_row = 13550650 
issued_total_col = 7462213 
Row_Bus_Util =  0.100883 
CoL_Bus_Util = 0.055555 
Either_Row_CoL_Bus_Util = 0.141081 
Issued_on_Two_Bus_Simul_Util = 0.015357 
issued_two_Eff = 0.108851 
queue_avg = 14.260592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2606
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115360723 n_act=6778781 n_pre=6778765 n_ref_event=0 n_req=7212696 n_rd=6172696 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2224
n_activity=89219077 dram_eff=0.3349
bk0: 375723a 79442524i bk1: 375963a 79762057i bk2: 389384a 78385002i bk3: 398379a 77269901i bk4: 395765a 77964972i bk5: 399355a 77481179i bk6: 382458a 79216056i bk7: 381075a 79732301i bk8: 378590a 79980494i bk9: 385534a 78887225i bk10: 380823a 79622271i bk11: 384364a 79199548i bk12: 381150a 79476909i bk13: 383462a 79257411i bk14: 390917a 77910430i bk15: 389754a 77866056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060160
Row_Buffer_Locality_read = 0.061656
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113296
Bank_Level_Parallism_Col = 2.485748
Bank_Level_Parallism_Ready = 1.223568
write_to_read_ratio_blp_rw_average = 0.189693
GrpLevelPara = 2.110906 

BW Util details:
bwutil = 0.222427 
total_CMD = 134320829 
util_bw = 29876604 
Wasted_Col = 56893104 
Wasted_Row = 1662084 
Idle = 45889037 

BW Util Bottlenecks: 
RCDc_limit = 93348221 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830090 
rwq = 0 
CCDLc_limit_alone = 4076322 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134320829 
n_nop = 115360723 
Read = 6172696 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778781 
n_pre = 6778765 
n_ref = 0 
n_req = 7212696 
total_req = 7469151 

Dual Bus Interface Util: 
issued_total_row = 13557546 
issued_total_col = 7469151 
Row_Bus_Util =  0.100934 
CoL_Bus_Util = 0.055607 
Either_Row_CoL_Bus_Util = 0.141155 
Issued_on_Two_Bus_Simul_Util = 0.015385 
issued_two_Eff = 0.108997 
queue_avg = 14.483727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4837
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115367058 n_act=6776146 n_pre=6776130 n_ref_event=0 n_req=7211827 n_rd=6173984 n_rd_L2_A=0 n_write=0 n_wr_bk=1294500 bw_util=0.2224
n_activity=89243571 dram_eff=0.3347
bk0: 377217a 79694108i bk1: 376051a 79739438i bk2: 397821a 77754431i bk3: 400853a 77100446i bk4: 390332a 78579645i bk5: 395061a 77985530i bk6: 379574a 79975329i bk7: 382890a 79650484i bk8: 385296a 79269679i bk9: 382499a 79648396i bk10: 383822a 79491037i bk11: 382116a 79487502i bk12: 381547a 79489222i bk13: 381665a 79599382i bk14: 389558a 78342534i bk15: 387682a 78437662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062011
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078953
Bank_Level_Parallism_Col = 2.484942
Bank_Level_Parallism_Ready = 1.223922
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109621 

BW Util details:
bwutil = 0.222407 
total_CMD = 134320829 
util_bw = 29873936 
Wasted_Col = 56911136 
Wasted_Row = 1670624 
Idle = 45865133 

BW Util Bottlenecks: 
RCDc_limit = 93346523 
RCDWRc_limit = 8723973 
WTRc_limit = 36722274 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134320829 
n_nop = 115367058 
Read = 6173984 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294500 
n_act = 6776146 
n_pre = 6776130 
n_ref = 0 
n_req = 7211827 
total_req = 7468484 

Dual Bus Interface Util: 
issued_total_row = 13552276 
issued_total_col = 7468484 
Row_Bus_Util =  0.100895 
CoL_Bus_Util = 0.055602 
Either_Row_CoL_Bus_Util = 0.141108 
Issued_on_Two_Bus_Simul_Util = 0.015388 
issued_two_Eff = 0.109054 
queue_avg = 14.323718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3237
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115327261 n_act=6796644 n_pre=6796628 n_ref_event=0 n_req=7231922 n_rd=6191504 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.223
n_activity=89205329 dram_eff=0.3358
bk0: 376588a 78996286i bk1: 379433a 78853831i bk2: 405217a 76237757i bk3: 394282a 77262293i bk4: 397349a 77215158i bk5: 399194a 76971898i bk6: 384944a 78640997i bk7: 381842a 79132949i bk8: 384293a 78704296i bk9: 384939a 78835539i bk10: 381467a 78919703i bk11: 385592a 78527572i bk12: 378222a 79251377i bk13: 378747a 79188940i bk14: 390785a 77434375i bk15: 388610a 77627771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060188
Row_Buffer_Locality_read = 0.061821
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223289
Bank_Level_Parallism_Col = 2.489601
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115229 

BW Util details:
bwutil = 0.223021 
total_CMD = 134320829 
util_bw = 29956412 
Wasted_Col = 56867292 
Wasted_Row = 1605565 
Idle = 45891560 

BW Util Bottlenecks: 
RCDc_limit = 93504995 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835215 
rwq = 0 
CCDLc_limit_alone = 4087390 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134320829 
n_nop = 115327261 
Read = 6191504 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796644 
n_pre = 6796628 
n_ref = 0 
n_req = 7231922 
total_req = 7489103 

Dual Bus Interface Util: 
issued_total_row = 13593272 
issued_total_col = 7489103 
Row_Bus_Util =  0.101200 
CoL_Bus_Util = 0.055755 
Either_Row_CoL_Bus_Util = 0.141404 
Issued_on_Two_Bus_Simul_Util = 0.015551 
issued_two_Eff = 0.109974 
queue_avg = 14.842765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8428
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115351742 n_act=6781842 n_pre=6781826 n_ref_event=0 n_req=7216295 n_rd=6178810 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2225
n_activity=89260131 dram_eff=0.3349
bk0: 381893a 79000820i bk1: 379643a 79440881i bk2: 395886a 77952279i bk3: 400391a 77273847i bk4: 395134a 77950069i bk5: 393732a 78041373i bk6: 380583a 79706001i bk7: 388097a 78707326i bk8: 379907a 80019672i bk9: 378812a 80085548i bk10: 376835a 79953968i bk11: 380247a 79537120i bk12: 376823a 79690109i bk13: 385483a 78879191i bk14: 391720a 77742281i bk15: 393624a 77486108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061655
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.108997
Bank_Level_Parallism_Col = 2.486498
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111618 

BW Util details:
bwutil = 0.222545 
total_CMD = 134320829 
util_bw = 29892392 
Wasted_Col = 56911751 
Wasted_Row = 1665354 
Idle = 45851332 

BW Util Bottlenecks: 
RCDc_limit = 93443208 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827014 
rwq = 0 
CCDLc_limit_alone = 4080038 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134320829 
n_nop = 115351742 
Read = 6178810 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781842 
n_pre = 6781826 
n_ref = 0 
n_req = 7216295 
total_req = 7473098 

Dual Bus Interface Util: 
issued_total_row = 13563668 
issued_total_col = 7473098 
Row_Bus_Util =  0.100980 
CoL_Bus_Util = 0.055636 
Either_Row_CoL_Bus_Util = 0.141222 
Issued_on_Two_Bus_Simul_Util = 0.015394 
issued_two_Eff = 0.109003 
queue_avg = 14.401018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.401
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115341965 n_act=6785611 n_pre=6785595 n_ref_event=0 n_req=7221443 n_rd=6182477 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.2227
n_activity=89266090 dram_eff=0.3351
bk0: 377134a 79606191i bk1: 377346a 79431724i bk2: 401916a 76727027i bk3: 401360a 76916518i bk4: 398243a 77480226i bk5: 396114a 77727204i bk6: 378111a 79715860i bk7: 376949a 79920663i bk8: 379087a 79934148i bk9: 378359a 79642911i bk10: 384720a 78913650i bk11: 384505a 78906445i bk12: 386825a 78576943i bk13: 383953a 78697331i bk14: 387914a 77962243i bk15: 389941a 77821127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061911
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148136
Bank_Level_Parallism_Col = 2.487023
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189602
GrpLevelPara = 2.112924 

BW Util details:
bwutil = 0.222689 
total_CMD = 134320829 
util_bw = 29911708 
Wasted_Col = 56904514 
Wasted_Row = 1656441 
Idle = 45848166 

BW Util Bottlenecks: 
RCDc_limit = 93438794 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829310 
rwq = 0 
CCDLc_limit_alone = 4078863 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134320829 
n_nop = 115341965 
Read = 6182477 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785611 
n_pre = 6785595 
n_ref = 0 
n_req = 7221443 
total_req = 7477927 

Dual Bus Interface Util: 
issued_total_row = 13571206 
issued_total_col = 7477927 
Row_Bus_Util =  0.101036 
CoL_Bus_Util = 0.055672 
Either_Row_CoL_Bus_Util = 0.141295 
Issued_on_Two_Bus_Simul_Util = 0.015413 
issued_two_Eff = 0.109083 
queue_avg = 14.624325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6243
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115296943 n_act=6803087 n_pre=6803071 n_ref_event=0 n_req=7251124 n_rd=6206483 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.2236
n_activity=89224242 dram_eff=0.3366
bk0: 379822a 78285611i bk1: 376007a 78794920i bk2: 406866a 75708808i bk3: 398643a 76420737i bk4: 397698a 76928557i bk5: 398006a 76792518i bk6: 379797a 78765204i bk7: 383948a 78499221i bk8: 381230a 78645171i bk9: 377663a 79110702i bk10: 385728a 77880247i bk11: 384297a 77994753i bk12: 388993a 77654562i bk13: 390162a 77352595i bk14: 385863a 77547236i bk15: 391760a 77000673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318941
Bank_Level_Parallism_Col = 2.498943
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121935 

BW Util details:
bwutil = 0.223624 
total_CMD = 134320829 
util_bw = 30037312 
Wasted_Col = 56788745 
Wasted_Row = 1606464 
Idle = 45888308 

BW Util Bottlenecks: 
RCDc_limit = 93459729 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857693 
rwq = 0 
CCDLc_limit_alone = 4098119 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134320829 
n_nop = 115296943 
Read = 6206483 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803087 
n_pre = 6803071 
n_ref = 0 
n_req = 7251124 
total_req = 7509328 

Dual Bus Interface Util: 
issued_total_row = 13606158 
issued_total_col = 7509328 
Row_Bus_Util =  0.101296 
CoL_Bus_Util = 0.055906 
Either_Row_CoL_Bus_Util = 0.141630 
Issued_on_Two_Bus_Simul_Util = 0.015572 
issued_two_Eff = 0.109946 
queue_avg = 15.439719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4397
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115375172 n_act=6775579 n_pre=6775563 n_ref_event=0 n_req=7210865 n_rd=6170477 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2224
n_activity=89199496 dram_eff=0.3349
bk0: 375009a 79617145i bk1: 372920a 79907982i bk2: 405924a 76160057i bk3: 399392a 77020133i bk4: 390900a 78306276i bk5: 391018a 78251294i bk6: 385811a 79007385i bk7: 385367a 79063149i bk8: 377995a 79589720i bk9: 379248a 79630887i bk10: 387111a 78568911i bk11: 380724a 79283894i bk12: 384040a 79095782i bk13: 381908a 79168147i bk14: 388401a 77884274i bk15: 384709a 78400608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.144994
Bank_Level_Parallism_Col = 2.484651
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111535 

BW Util details:
bwutil = 0.222382 
total_CMD = 134320829 
util_bw = 29870564 
Wasted_Col = 56854542 
Wasted_Row = 1678902 
Idle = 45916821 

BW Util Bottlenecks: 
RCDc_limit = 93256392 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134320829 
n_nop = 115375172 
Read = 6170477 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775579 
n_pre = 6775563 
n_ref = 0 
n_req = 7210865 
total_req = 7467641 

Dual Bus Interface Util: 
issued_total_row = 13551142 
issued_total_col = 7467641 
Row_Bus_Util =  0.100886 
CoL_Bus_Util = 0.055596 
Either_Row_CoL_Bus_Util = 0.141048 
Issued_on_Two_Bus_Simul_Util = 0.015434 
issued_two_Eff = 0.109425 
queue_avg = 14.766753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7668
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115303089 n_act=6796616 n_pre=6796600 n_ref_event=0 n_req=7241137 n_rd=6203849 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2233
n_activity=89393495 dram_eff=0.3355
bk0: 378362a 79311702i bk1: 376137a 79603308i bk2: 394143a 77879172i bk3: 400507a 77370925i bk4: 390442a 78204716i bk5: 397497a 77397097i bk6: 387221a 78703647i bk7: 387034a 78705171i bk8: 383391a 79144185i bk9: 382307a 79281037i bk10: 384440a 78995695i bk11: 386553a 78864843i bk12: 389884a 78376092i bk13: 383649a 79205199i bk14: 389855a 78020140i bk15: 392427a 77620911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062718
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146440
Bank_Level_Parallism_Col = 2.490055
Bank_Level_Parallism_Ready = 1.224898
write_to_read_ratio_blp_rw_average = 0.188881
GrpLevelPara = 2.113839 

BW Util details:
bwutil = 0.223298 
total_CMD = 134320829 
util_bw = 29993636 
Wasted_Col = 56986056 
Wasted_Row = 1637370 
Idle = 45703767 

BW Util Bottlenecks: 
RCDc_limit = 93664527 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851806 
rwq = 0 
CCDLc_limit_alone = 4091990 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134320829 
n_nop = 115303089 
Read = 6203849 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796616 
n_pre = 6796600 
n_ref = 0 
n_req = 7241137 
total_req = 7498409 

Dual Bus Interface Util: 
issued_total_row = 13593216 
issued_total_col = 7498409 
Row_Bus_Util =  0.101200 
CoL_Bus_Util = 0.055825 
Either_Row_CoL_Bus_Util = 0.141584 
Issued_on_Two_Bus_Simul_Util = 0.015440 
issued_two_Eff = 0.109050 
queue_avg = 14.992262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9923
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134320829 n_nop=115439736 n_act=6743940 n_pre=6743924 n_ref_event=0 n_req=7164763 n_rd=6129689 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.221
n_activity=89187375 dram_eff=0.3329
bk0: 377591a 80352611i bk1: 374345a 80700931i bk2: 395425a 78920929i bk3: 386038a 79709191i bk4: 384633a 79898956i bk5: 393968a 78878991i bk6: 384092a 80068719i bk7: 375453a 81032573i bk8: 377779a 80734651i bk9: 377875a 80784693i bk10: 380472a 80393975i bk11: 381281a 80212599i bk12: 386292a 79500922i bk13: 380421a 80388690i bk14: 389428a 79126383i bk15: 384596a 79208378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060154
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908331
Bank_Level_Parallism_Col = 2.472684
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101261 

BW Util details:
bwutil = 0.221041 
total_CMD = 134320829 
util_bw = 29690344 
Wasted_Col = 56935759 
Wasted_Row = 1761095 
Idle = 45933631 

BW Util Bottlenecks: 
RCDc_limit = 93096184 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773217 
rwq = 0 
CCDLc_limit_alone = 4040695 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134320829 
n_nop = 115439736 
Read = 6129689 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743940 
n_pre = 6743924 
n_ref = 0 
n_req = 7164763 
total_req = 7422586 

Dual Bus Interface Util: 
issued_total_row = 13487864 
issued_total_col = 7422586 
Row_Bus_Util =  0.100415 
CoL_Bus_Util = 0.055260 
Either_Row_CoL_Bus_Util = 0.140567 
Issued_on_Two_Bus_Simul_Util = 0.015108 
issued_two_Eff = 0.107481 
queue_avg = 13.610493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6105

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287977, Miss = 3150191, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253069, Miss = 3142855, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329139, Miss = 3189146, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284884, Miss = 3176233, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277543, Miss = 3140354, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267346, Miss = 3163420, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260352, Miss = 3145891, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340637, Miss = 3168962, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290064, Miss = 3156244, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355668, Miss = 3159896, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293094, Miss = 3169934, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270969, Miss = 3163710, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269404, Miss = 3149848, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320552, Miss = 3171094, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327297, Miss = 3165046, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339038, Miss = 3159619, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356691, Miss = 3177087, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316621, Miss = 3171573, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331164, Miss = 3166289, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213643, Miss = 3146382, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659456, Miss = 3168839, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317339, Miss = 3177201, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221013, Miss = 3146800, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223301, Miss = 3125065, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155406261
L2_total_cache_misses = 75851679
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608633
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18537038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426519
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150757410
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648851
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155406261
icnt_total_pkts_simt_to_mem=155406261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155406261
Req_Network_cycles = 52377667
Req_Network_injected_packets_per_cycle =       2.9670 
Req_Network_conflicts_per_cycle =       1.3113
Req_Network_conflicts_per_cycle_util =       1.9869
Req_Bank_Level_Parallism =       4.4954
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4150
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0416

Reply_Network_injected_packets_num = 155406261
Reply_Network_cycles = 52377667
Reply_Network_injected_packets_per_cycle =        2.9670
Reply_Network_conflicts_per_cycle =        1.4736
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1399
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0989
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 57 min, 19 sec (237439 sec)
gpgpu_simulation_rate = 4809 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 35 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 35: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 35 
gpu_sim_cycle = 19461
gpu_sim_insn = 7822
gpu_ipc =       0.4019
gpu_tot_sim_cycle = 52397128
gpu_tot_sim_insn = 1141997760
gpu_tot_ipc =      21.7950
gpu_tot_issued_cta = 53336
gpu_occupancy = 3.2914% 
gpu_tot_occupancy = 60.1172% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0079
partiton_level_parallism_total  =       2.9659
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6137
L2_BW  =       0.3457 GB/Sec
L2_BW_total  =     129.5520 GB/Sec
gpu_total_sim_rate=4809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7746908, Miss = 4393340, Miss_rate = 0.567, Pending_hits = 121488, Reservation_fails = 2215710
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839849, Miss = 4403677, Miss_rate = 0.562, Pending_hits = 122440, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705943, Miss = 4284831, Miss_rate = 0.556, Pending_hits = 121143, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759877, Miss = 4350037, Miss_rate = 0.561, Pending_hits = 122436, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746972, Miss = 4271641, Miss_rate = 0.551, Pending_hits = 122708, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7933025, Miss = 4472904, Miss_rate = 0.564, Pending_hits = 125628, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850872, Miss = 4379119, Miss_rate = 0.558, Pending_hits = 122432, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923773, Miss = 4504987, Miss_rate = 0.569, Pending_hits = 125014, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235138252
	L1D_total_cache_misses = 131726163
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729671
	L1D_total_cache_reservation_fails = 64768946
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99288636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729694
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230489373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648879

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361745
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53336, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
222822, 216479, 249755, 243707, 236173, 234385, 243419, 220306, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100449440
gpgpu_n_tot_w_icount = 221889045
gpgpu_n_stall_shd_mem = 95895885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150757536
gpgpu_n_mem_write_global = 4648879
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271606974
gpgpu_n_store_insn = 13648361
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71339782
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79673498
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222387
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16881725	W0_Idle:238529996	W0_Scoreboard:-465932198	W1:109068422	W2:31147506	W3:14918003	W4:9111228	W5:6351851	W6:4784096	W7:3820540	W8:3163078	W9:2690799	W10:2316738	W11:2051643	W12:1871053	W13:1711149	W14:1584440	W15:1445652	W16:1323087	W17:1224227	W18:1142646	W19:1078439	W20:1056547	W21:1064662	W22:1091606	W23:1077081	W24:1037171	W25:941880	W26:826710	W27:710646	W28:630100	W29:554725	W30:506333	W31:420214	W32:11166773
single_issue_nums: WS0:55705634	WS1:55318789	WS2:55541205	WS3:55323417	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019768344 {8:127471043,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185955160 {40:4648879,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803874424 {40:127471043,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37191032 {8:4648879,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814403 	734778 	1521336 	3297474 	6603858 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71087249 	54058375 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	119397238 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127565268 	20017037 	5889708 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9174 	39218 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067593  1.065986  1.062352  1.063080  1.063188  1.061485  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064014  1.072220  1.071104  1.072121  1.069607  1.068721  1.066413  1.064755  1.066772  1.068868  1.064135  1.067994  1.066095  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064106  1.063065  1.061512  1.061846  1.061022  1.064173  1.062363  1.063826  1.062246  1.064214 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066153  1.069101  1.062480  1.063824  1.063271  1.062418  1.064633  1.065211  1.063323  1.064302  1.063697  1.063682 
dram[4]:  1.062909  1.060410  1.067955  1.067194  1.065252  1.067543  1.063760  1.063126  1.062335  1.060841  1.067435  1.066475  1.063015  1.063699  1.064354  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063156  1.064429  1.066126  1.060481  1.061234  1.063808  1.063138 
dram[6]:  1.062018  1.061244  1.066930  1.068429  1.066747  1.063941  1.062990  1.065454  1.062051  1.062096  1.062440  1.064692  1.063027  1.065016  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062329  1.061442  1.062695  1.061105  1.065194  1.064663  1.066285  1.064976  1.064068  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062947  1.064299  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063705  1.062306 
dram[10]:  1.060525  1.059639  1.067252  1.068389  1.068864  1.068832  1.068494  1.064952  1.065574  1.061998  1.066351  1.067575  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059302  1.058754  1.065336  1.062022  1.063182  1.065282  1.062960  1.060785  1.061711  1.060976  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620210/81377288 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377573    373935    389303    395356    396143    394715    373294    376366    382827    380905    378709    376895    386790    385256    394469    388344 
dram[1]:    380070    380301    404019    402058    398835    396702    388650    384000    380760    388381    382327    374849    389173    385378    394231    393483 
dram[2]:    380913    374921    392705    394013    393209    392593    379302    385370    382651    378674    371189    384708    382338    387905    386963    394160 
dram[3]:    375723    375963    389384    398379    395765    399355    382458    381075    378590    385534    380823    384364    381150    383462    390917    389754 
dram[4]:    377217    376051    397821    400853    390332    395061    379575    382891    385296    382499    383822    382116    381547    381665    389559    387682 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384293    384939    381467    385592    378222    378747    390785    388610 
dram[6]:    381893    379643    395886    400391    395134    393732    380583    388097    379907    378812    376835    380247    376823    385484    391720    393624 
dram[7]:    377134    377346    401916    401360    398243    396114    378111    376949    379087    378359    384721    384505    386825    383953    387915    389941 
dram[8]:    379822    376007    406866    398643    397698    398006    379798    383948    381230    377663    385728    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405924    399392    390900    391018    385812    385367    377995    379248    387111    380724    384040    381908    388401    384709 
dram[10]:    378362    376137    394143    400507    390442    397497    387221    387035    383391    382307    384440    386553    389884    383649    389855    392427 
dram[11]:    377591    374345    395425    386039    384633    393968    384092    375453    377779    377875    380472    381281    386292    380421    389428    384596 
total dram reads = 74145690
bank skew: 406866/371189 = 1.10
chip skew: 6223217/6129690 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81676     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85273 
dram[2]:     82585     82815     81840     80294     78555     80723     80368     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82946     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79869     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560586
bank skew: 85570/77277 = 1.11
chip skew: 1304869/1289360 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115475945 n_act=6752450 n_pre=6752434 n_ref_event=0 n_req=7184109 n_rd=6150880 n_rd_L2_A=0 n_write=0 n_wr_bk=1289360 bw_util=0.2215
n_activity=89186961 dram_eff=0.3337
bk0: 377573a 80059742i bk1: 373935a 80455844i bk2: 389303a 78964162i bk3: 395356a 78260485i bk4: 396143a 78255311i bk5: 394715a 78421556i bk6: 373294a 80868123i bk7: 376366a 80521774i bk8: 382827a 79742185i bk9: 380905a 79825564i bk10: 378709a 80027217i bk11: 376895a 80378345i bk12: 386790a 79177871i bk13: 385256a 79308357i bk14: 394469a 77853695i bk15: 388344a 78523241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060085
Row_Buffer_Locality_read = 0.061509
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023609
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221484 
total_CMD = 134370734 
util_bw = 29760960 
Wasted_Col = 56876552 
Wasted_Row = 1744876 
Idle = 45988346 

BW Util Bottlenecks: 
RCDc_limit = 93151929 
RCDWRc_limit = 8686972 
WTRc_limit = 36550706 
RTWc_limit = 26002566 
CCDLc_limit = 5801887 
rwq = 0 
CCDLc_limit_alone = 4060709 
WTRc_limit_alone = 35666092 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134370734 
n_nop = 115475945 
Read = 6150880 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289360 
n_act = 6752450 
n_pre = 6752434 
n_ref = 0 
n_req = 7184109 
total_req = 7440240 

Dual Bus Interface Util: 
issued_total_row = 13504884 
issued_total_col = 7440240 
Row_Bus_Util =  0.100505 
CoL_Bus_Util = 0.055371 
Either_Row_CoL_Bus_Util = 0.140617 
Issued_on_Two_Bus_Simul_Util = 0.015259 
issued_two_Eff = 0.108513 
queue_avg = 14.399117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115311316 n_act=6811249 n_pre=6811233 n_ref_event=0 n_req=7270053 n_rd=6223217 n_rd_L2_A=0 n_write=0 n_wr_bk=1304869 bw_util=0.2241
n_activity=89253307 dram_eff=0.3374
bk0: 380070a 78046761i bk1: 380301a 78066861i bk2: 404019a 75574877i bk3: 402058a 75863042i bk4: 398835a 76490302i bk5: 396702a 76785693i bk6: 388650a 77695040i bk7: 384000a 78279832i bk8: 380760a 78531928i bk9: 388381a 77678735i bk10: 382327a 78229005i bk11: 374849a 79098055i bk12: 389173a 77259562i bk13: 385378a 77701318i bk14: 394231a 76377762i bk15: 393483a 76393778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063109
Row_Buffer_Locality_read = 0.064322
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381428
Bank_Level_Parallism_Col = 2.504659
Bank_Level_Parallism_Ready = 1.227256
write_to_read_ratio_blp_rw_average = 0.190634
GrpLevelPara = 2.125466 

BW Util details:
bwutil = 0.224099 
total_CMD = 134370734 
util_bw = 30112344 
Wasted_Col = 56800106 
Wasted_Row = 1577444 
Idle = 45880840 

BW Util Bottlenecks: 
RCDc_limit = 93547013 
RCDWRc_limit = 8707011 
WTRc_limit = 36919948 
RTWc_limit = 26610480 
CCDLc_limit = 5876243 
rwq = 0 
CCDLc_limit_alone = 4103791 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731791 

Commands details: 
total_CMD = 134370734 
n_nop = 115311316 
Read = 6223217 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304869 
n_act = 6811249 
n_pre = 6811233 
n_ref = 0 
n_req = 7270053 
total_req = 7528086 

Dual Bus Interface Util: 
issued_total_row = 13622482 
issued_total_col = 7528086 
Row_Bus_Util =  0.101380 
CoL_Bus_Util = 0.056025 
Either_Row_CoL_Bus_Util = 0.141842 
Issued_on_Two_Bus_Simul_Util = 0.015563 
issued_two_Eff = 0.109717 
queue_avg = 16.331200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115420616 n_act=6775333 n_pre=6775317 n_ref_event=0 n_req=7203966 n_rd=6161614 n_rd_L2_A=0 n_write=0 n_wr_bk=1300599 bw_util=0.2221
n_activity=89194035 dram_eff=0.3347
bk0: 380913a 79023544i bk1: 374921a 79673912i bk2: 392705a 78178875i bk3: 394013a 78123643i bk4: 393209a 78177624i bk5: 392593a 78226169i bk6: 379302a 79922176i bk7: 385370a 79180916i bk8: 382651a 79492412i bk9: 378674a 79927774i bk10: 371189a 80694327i bk11: 384708a 79265686i bk12: 382338a 79226737i bk13: 387905a 78528011i bk14: 386963a 78330512i bk15: 394160a 77566994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059500
Row_Buffer_Locality_read = 0.061052
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100677
Bank_Level_Parallism_Col = 2.483934
Bank_Level_Parallism_Ready = 1.222751
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109856 

BW Util details:
bwutil = 0.222138 
total_CMD = 134370734 
util_bw = 29848852 
Wasted_Col = 56884044 
Wasted_Row = 1680093 
Idle = 45957745 

BW Util Bottlenecks: 
RCDc_limit = 93260840 
RCDWRc_limit = 8775844 
WTRc_limit = 36843299 
RTWc_limit = 26113404 
CCDLc_limit = 5818194 
rwq = 0 
CCDLc_limit_alone = 4070008 
WTRc_limit_alone = 35951094 
RTWc_limit_alone = 25257423 

Commands details: 
total_CMD = 134370734 
n_nop = 115420616 
Read = 6161614 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300599 
n_act = 6775333 
n_pre = 6775317 
n_ref = 0 
n_req = 7203966 
total_req = 7462213 

Dual Bus Interface Util: 
issued_total_row = 13550650 
issued_total_col = 7462213 
Row_Bus_Util =  0.100845 
CoL_Bus_Util = 0.055535 
Either_Row_CoL_Bus_Util = 0.141029 
Issued_on_Two_Bus_Simul_Util = 0.015351 
issued_two_Eff = 0.108851 
queue_avg = 14.255296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2553
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115410628 n_act=6778781 n_pre=6778765 n_ref_event=0 n_req=7212696 n_rd=6172696 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2223
n_activity=89219077 dram_eff=0.3349
bk0: 375723a 79492429i bk1: 375963a 79811962i bk2: 389384a 78434907i bk3: 398379a 77319806i bk4: 395765a 78014877i bk5: 399355a 77531084i bk6: 382458a 79265961i bk7: 381075a 79782206i bk8: 378590a 80030399i bk9: 385534a 78937130i bk10: 380823a 79672176i bk11: 384364a 79249453i bk12: 381150a 79526814i bk13: 383462a 79307316i bk14: 390917a 77960335i bk15: 389754a 77915961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060160
Row_Buffer_Locality_read = 0.061656
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113296
Bank_Level_Parallism_Col = 2.485748
Bank_Level_Parallism_Ready = 1.223568
write_to_read_ratio_blp_rw_average = 0.189693
GrpLevelPara = 2.110906 

BW Util details:
bwutil = 0.222345 
total_CMD = 134370734 
util_bw = 29876604 
Wasted_Col = 56893104 
Wasted_Row = 1662084 
Idle = 45938942 

BW Util Bottlenecks: 
RCDc_limit = 93348221 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830090 
rwq = 0 
CCDLc_limit_alone = 4076322 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134370734 
n_nop = 115410628 
Read = 6172696 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778781 
n_pre = 6778765 
n_ref = 0 
n_req = 7212696 
total_req = 7469151 

Dual Bus Interface Util: 
issued_total_row = 13557546 
issued_total_col = 7469151 
Row_Bus_Util =  0.100897 
CoL_Bus_Util = 0.055586 
Either_Row_CoL_Bus_Util = 0.141103 
Issued_on_Two_Bus_Simul_Util = 0.015380 
issued_two_Eff = 0.108997 
queue_avg = 14.478348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4783
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115416954 n_act=6776149 n_pre=6776133 n_ref_event=0 n_req=7211830 n_rd=6173987 n_rd_L2_A=0 n_write=0 n_wr_bk=1294500 bw_util=0.2223
n_activity=89243790 dram_eff=0.3347
bk0: 377217a 79744013i bk1: 376051a 79789343i bk2: 397821a 77804337i bk3: 400853a 77150352i bk4: 390332a 78629551i bk5: 395061a 78035436i bk6: 379575a 80025186i bk7: 382891a 79700340i bk8: 385296a 79319582i bk9: 382499a 79698300i bk10: 383822a 79540941i bk11: 382116a 79537406i bk12: 381547a 79539127i bk13: 381665a 79649287i bk14: 389559a 78392391i bk15: 387682a 78487566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062011
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078941
Bank_Level_Parallism_Col = 2.484941
Bank_Level_Parallism_Ready = 1.223921
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109620 

BW Util details:
bwutil = 0.222325 
total_CMD = 134370734 
util_bw = 29873948 
Wasted_Col = 56911195 
Wasted_Row = 1670672 
Idle = 45914919 

BW Util Bottlenecks: 
RCDc_limit = 93346591 
RCDWRc_limit = 8723973 
WTRc_limit = 36722274 
RTWc_limit = 26138698 
CCDLc_limit = 5833590 
rwq = 0 
CCDLc_limit_alone = 4081894 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275891 

Commands details: 
total_CMD = 134370734 
n_nop = 115416954 
Read = 6173987 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294500 
n_act = 6776149 
n_pre = 6776133 
n_ref = 0 
n_req = 7211830 
total_req = 7468487 

Dual Bus Interface Util: 
issued_total_row = 13552282 
issued_total_col = 7468487 
Row_Bus_Util =  0.100857 
CoL_Bus_Util = 0.055581 
Either_Row_CoL_Bus_Util = 0.141056 
Issued_on_Two_Bus_Simul_Util = 0.015383 
issued_two_Eff = 0.109054 
queue_avg = 14.318398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3184
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115377166 n_act=6796644 n_pre=6796628 n_ref_event=0 n_req=7231922 n_rd=6191504 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.2229
n_activity=89205329 dram_eff=0.3358
bk0: 376588a 79046191i bk1: 379433a 78903736i bk2: 405217a 76287662i bk3: 394282a 77312198i bk4: 397349a 77265063i bk5: 399194a 77021803i bk6: 384944a 78690902i bk7: 381842a 79182854i bk8: 384293a 78754201i bk9: 384939a 78885444i bk10: 381467a 78969608i bk11: 385592a 78577477i bk12: 378222a 79301282i bk13: 378747a 79238845i bk14: 390785a 77484280i bk15: 388610a 77677676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060188
Row_Buffer_Locality_read = 0.061821
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223289
Bank_Level_Parallism_Col = 2.489601
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115229 

BW Util details:
bwutil = 0.222939 
total_CMD = 134370734 
util_bw = 29956412 
Wasted_Col = 56867292 
Wasted_Row = 1605565 
Idle = 45941465 

BW Util Bottlenecks: 
RCDc_limit = 93504995 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835215 
rwq = 0 
CCDLc_limit_alone = 4087390 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134370734 
n_nop = 115377166 
Read = 6191504 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796644 
n_pre = 6796628 
n_ref = 0 
n_req = 7231922 
total_req = 7489103 

Dual Bus Interface Util: 
issued_total_row = 13593272 
issued_total_col = 7489103 
Row_Bus_Util =  0.101162 
CoL_Bus_Util = 0.055735 
Either_Row_CoL_Bus_Util = 0.141352 
Issued_on_Two_Bus_Simul_Util = 0.015545 
issued_two_Eff = 0.109974 
queue_avg = 14.837253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8373
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115401644 n_act=6781843 n_pre=6781827 n_ref_event=0 n_req=7216296 n_rd=6178811 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2225
n_activity=89260233 dram_eff=0.3349
bk0: 381893a 79050724i bk1: 379643a 79490785i bk2: 395886a 78002183i bk3: 400391a 77323752i bk4: 395134a 77999974i bk5: 393732a 78091278i bk6: 380583a 79755906i bk7: 388097a 78757231i bk8: 379907a 80069577i bk9: 378812a 80135454i bk10: 376835a 80003874i bk11: 380247a 79587026i bk12: 376823a 79740015i bk13: 385484a 78929048i bk14: 391720a 77792185i bk15: 393624a 77536012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060204
Row_Buffer_Locality_read = 0.061655
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.108992
Bank_Level_Parallism_Col = 2.486498
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111618 

BW Util details:
bwutil = 0.222462 
total_CMD = 134370734 
util_bw = 29892396 
Wasted_Col = 56911775 
Wasted_Row = 1665378 
Idle = 45901185 

BW Util Bottlenecks: 
RCDc_limit = 93443232 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827014 
rwq = 0 
CCDLc_limit_alone = 4080038 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134370734 
n_nop = 115401644 
Read = 6178811 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781843 
n_pre = 6781827 
n_ref = 0 
n_req = 7216296 
total_req = 7473099 

Dual Bus Interface Util: 
issued_total_row = 13563670 
issued_total_col = 7473099 
Row_Bus_Util =  0.100942 
CoL_Bus_Util = 0.055616 
Either_Row_CoL_Bus_Util = 0.141170 
Issued_on_Two_Bus_Simul_Util = 0.015388 
issued_two_Eff = 0.109003 
queue_avg = 14.395670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3957
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115391864 n_act=6785613 n_pre=6785597 n_ref_event=0 n_req=7221445 n_rd=6182479 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.2226
n_activity=89266294 dram_eff=0.3351
bk0: 377134a 79656095i bk1: 377346a 79481628i bk2: 401916a 76776932i bk3: 401360a 76966423i bk4: 398243a 77530131i bk5: 396114a 77777109i bk6: 378111a 79765766i bk7: 376949a 79970569i bk8: 379087a 79984054i bk9: 378359a 79692817i bk10: 384721a 78963507i bk11: 384505a 78956349i bk12: 386825a 78626848i bk13: 383953a 78747236i bk14: 387915a 78012099i bk15: 389941a 77871030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060352
Row_Buffer_Locality_read = 0.061911
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148127
Bank_Level_Parallism_Col = 2.487022
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189602
GrpLevelPara = 2.112923 

BW Util details:
bwutil = 0.222606 
total_CMD = 134370734 
util_bw = 29911716 
Wasted_Col = 56904562 
Wasted_Row = 1656489 
Idle = 45897967 

BW Util Bottlenecks: 
RCDc_limit = 93438842 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829310 
rwq = 0 
CCDLc_limit_alone = 4078863 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134370734 
n_nop = 115391864 
Read = 6182479 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785613 
n_pre = 6785597 
n_ref = 0 
n_req = 7221445 
total_req = 7477929 

Dual Bus Interface Util: 
issued_total_row = 13571210 
issued_total_col = 7477929 
Row_Bus_Util =  0.100998 
CoL_Bus_Util = 0.055651 
Either_Row_CoL_Bus_Util = 0.141243 
Issued_on_Two_Bus_Simul_Util = 0.015407 
issued_two_Eff = 0.109083 
queue_avg = 14.618894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6189
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115346845 n_act=6803088 n_pre=6803072 n_ref_event=0 n_req=7251125 n_rd=6206484 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.2235
n_activity=89224344 dram_eff=0.3366
bk0: 379822a 78335516i bk1: 376007a 78844825i bk2: 406866a 75758713i bk3: 398643a 76470642i bk4: 397698a 76978462i bk5: 398006a 76842423i bk6: 379798a 78815061i bk7: 383948a 78549125i bk8: 381230a 78695076i bk9: 377663a 79160607i bk10: 385728a 77930152i bk11: 384297a 78044658i bk12: 388993a 77704467i bk13: 390162a 77402500i bk14: 385863a 77597141i bk15: 391760a 77050578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318936
Bank_Level_Parallism_Col = 2.498943
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121935 

BW Util details:
bwutil = 0.223541 
total_CMD = 134370734 
util_bw = 30037316 
Wasted_Col = 56788769 
Wasted_Row = 1606488 
Idle = 45938161 

BW Util Bottlenecks: 
RCDc_limit = 93459753 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857693 
rwq = 0 
CCDLc_limit_alone = 4098119 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134370734 
n_nop = 115346845 
Read = 6206484 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803088 
n_pre = 6803072 
n_ref = 0 
n_req = 7251125 
total_req = 7509329 

Dual Bus Interface Util: 
issued_total_row = 13606160 
issued_total_col = 7509329 
Row_Bus_Util =  0.101258 
CoL_Bus_Util = 0.055885 
Either_Row_CoL_Bus_Util = 0.141578 
Issued_on_Two_Bus_Simul_Util = 0.015566 
issued_two_Eff = 0.109946 
queue_avg = 15.433986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.434
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115425074 n_act=6775580 n_pre=6775564 n_ref_event=0 n_req=7210866 n_rd=6170478 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2223
n_activity=89199598 dram_eff=0.3349
bk0: 375009a 79667050i bk1: 372920a 79957887i bk2: 405924a 76209962i bk3: 399392a 77070038i bk4: 390900a 78356181i bk5: 391018a 78301199i bk6: 385812a 79057242i bk7: 385367a 79113053i bk8: 377995a 79639625i bk9: 379248a 79680792i bk10: 387111a 78618816i bk11: 380724a 79333799i bk12: 384040a 79145687i bk13: 381908a 79218052i bk14: 388401a 77934179i bk15: 384709a 78450513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.144989
Bank_Level_Parallism_Col = 2.484651
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189648
GrpLevelPara = 2.111535 

BW Util details:
bwutil = 0.222300 
total_CMD = 134370734 
util_bw = 29870568 
Wasted_Col = 56854566 
Wasted_Row = 1678926 
Idle = 45966674 

BW Util Bottlenecks: 
RCDc_limit = 93256416 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134370734 
n_nop = 115425074 
Read = 6170478 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775580 
n_pre = 6775564 
n_ref = 0 
n_req = 7210866 
total_req = 7467642 

Dual Bus Interface Util: 
issued_total_row = 13551144 
issued_total_col = 7467642 
Row_Bus_Util =  0.100849 
CoL_Bus_Util = 0.055575 
Either_Row_CoL_Bus_Util = 0.140995 
Issued_on_Two_Bus_Simul_Util = 0.015428 
issued_two_Eff = 0.109425 
queue_avg = 14.761270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7613
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115352991 n_act=6796617 n_pre=6796601 n_ref_event=0 n_req=7241138 n_rd=6203850 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2232
n_activity=89393597 dram_eff=0.3355
bk0: 378362a 79361607i bk1: 376137a 79653213i bk2: 394143a 77929077i bk3: 400507a 77420831i bk4: 390442a 78254622i bk5: 397497a 77447003i bk6: 387221a 78753553i bk7: 387035a 78755028i bk8: 383391a 79194089i bk9: 382307a 79330941i bk10: 384440a 79045599i bk11: 386553a 78914747i bk12: 389884a 78425996i bk13: 383649a 79255104i bk14: 389855a 78070045i bk15: 392427a 77670816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062718
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146435
Bank_Level_Parallism_Col = 2.490054
Bank_Level_Parallism_Ready = 1.224898
write_to_read_ratio_blp_rw_average = 0.188880
GrpLevelPara = 2.113838 

BW Util details:
bwutil = 0.223216 
total_CMD = 134370734 
util_bw = 29993640 
Wasted_Col = 56986080 
Wasted_Row = 1637394 
Idle = 45753620 

BW Util Bottlenecks: 
RCDc_limit = 93664551 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851806 
rwq = 0 
CCDLc_limit_alone = 4091990 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134370734 
n_nop = 115352991 
Read = 6203850 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796617 
n_pre = 6796601 
n_ref = 0 
n_req = 7241138 
total_req = 7498410 

Dual Bus Interface Util: 
issued_total_row = 13593218 
issued_total_col = 7498410 
Row_Bus_Util =  0.101162 
CoL_Bus_Util = 0.055804 
Either_Row_CoL_Bus_Util = 0.141532 
Issued_on_Two_Bus_Simul_Util = 0.015434 
issued_two_Eff = 0.109050 
queue_avg = 14.986693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9867
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134370734 n_nop=115489638 n_act=6743941 n_pre=6743925 n_ref_event=0 n_req=7164764 n_rd=6129690 n_rd_L2_A=0 n_write=0 n_wr_bk=1292897 bw_util=0.221
n_activity=89187477 dram_eff=0.3329
bk0: 377591a 80402516i bk1: 374345a 80750836i bk2: 395425a 78970835i bk3: 386039a 79759048i bk4: 384633a 79948860i bk5: 393968a 78928895i bk6: 384092a 80118624i bk7: 375453a 81082478i bk8: 377779a 80784556i bk9: 377875a 80834598i bk10: 380472a 80443880i bk11: 381281a 80262504i bk12: 386292a 79550827i bk13: 380421a 80438595i bk14: 389428a 79176288i bk15: 384596a 79258283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058735
Row_Buffer_Locality_read = 0.060154
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908325
Bank_Level_Parallism_Col = 2.472684
Bank_Level_Parallism_Ready = 1.222239
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101261 

BW Util details:
bwutil = 0.220958 
total_CMD = 134370734 
util_bw = 29690348 
Wasted_Col = 56935783 
Wasted_Row = 1761119 
Idle = 45983484 

BW Util Bottlenecks: 
RCDc_limit = 93096208 
RCDWRc_limit = 8728018 
WTRc_limit = 36596698 
RTWc_limit = 25874439 
CCDLc_limit = 5773217 
rwq = 0 
CCDLc_limit_alone = 4040695 
WTRc_limit_alone = 35711025 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134370734 
n_nop = 115489638 
Read = 6129690 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292897 
n_act = 6743941 
n_pre = 6743925 
n_ref = 0 
n_req = 7164764 
total_req = 7422587 

Dual Bus Interface Util: 
issued_total_row = 13487866 
issued_total_col = 7422587 
Row_Bus_Util =  0.100378 
CoL_Bus_Util = 0.055240 
Either_Row_CoL_Bus_Util = 0.140515 
Issued_on_Two_Bus_Simul_Util = 0.015103 
issued_two_Eff = 0.107481 
queue_avg = 13.605437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6287983, Miss = 3150193, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253083, Miss = 3142859, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329142, Miss = 3189146, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284906, Miss = 3176241, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277553, Miss = 3140354, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267353, Miss = 3163420, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260356, Miss = 3145891, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340641, Miss = 3168962, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290074, Miss = 3156247, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355679, Miss = 3159898, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293100, Miss = 3169934, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270969, Miss = 3163710, Miss_rate = 0.505, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269406, Miss = 3149848, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320556, Miss = 3171095, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327307, Miss = 3165049, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339040, Miss = 3159619, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356694, Miss = 3177089, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316626, Miss = 3171573, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331170, Miss = 3166291, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213645, Miss = 3146382, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659464, Miss = 3168839, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317344, Miss = 3177203, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221014, Miss = 3146800, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223310, Miss = 3125067, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155406415
L2_total_cache_misses = 75851710
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18537046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942859
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279490
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150757536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4648879
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155406415
icnt_total_pkts_simt_to_mem=155406415
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155406415
Req_Network_cycles = 52397128
Req_Network_injected_packets_per_cycle =       2.9659 
Req_Network_conflicts_per_cycle =       1.3109
Req_Network_conflicts_per_cycle_util =       1.9868
Req_Bank_Level_Parallism =       4.4954
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4138
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0404

Reply_Network_injected_packets_num = 155406415
Reply_Network_cycles = 52397128
Reply_Network_injected_packets_per_cycle =        2.9659
Reply_Network_conflicts_per_cycle =        1.4730
Reply_Network_conflicts_per_cycle_util =       2.2322
Reply_Bank_Level_Parallism =       4.4945
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1399
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0989
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 57 min, 37 sec (237457 sec)
gpgpu_simulation_rate = 4809 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 36: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 36 
gpu_sim_cycle = 20252
gpu_sim_insn = 17402
gpu_ipc =       0.8593
gpu_tot_sim_cycle = 52417380
gpu_tot_sim_insn = 1142015162
gpu_tot_ipc =      21.7870
gpu_tot_issued_cta = 53337
gpu_occupancy = 13.5332% 
gpu_tot_occupancy = 60.1165% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0409
partiton_level_parallism_total  =       2.9648
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.6136
L2_BW  =       1.7880 GB/Sec
L2_BW_total  =     129.5026 GB/Sec
gpu_total_sim_rate=4808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7749142, Miss = 4394021, Miss_rate = 0.567, Pending_hits = 121648, Reservation_fails = 2215742
	L1D_cache_core[1]: Access = 7848882, Miss = 4436004, Miss_rate = 0.565, Pending_hits = 124373, Reservation_fails = 2125271
	L1D_cache_core[2]: Access = 7248649, Miss = 3939204, Miss_rate = 0.543, Pending_hits = 118275, Reservation_fails = 2092754
	L1D_cache_core[3]: Access = 7908600, Miss = 4439679, Miss_rate = 0.561, Pending_hits = 124640, Reservation_fails = 2192788
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839849, Miss = 4403677, Miss_rate = 0.562, Pending_hits = 122440, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705943, Miss = 4284831, Miss_rate = 0.556, Pending_hits = 121143, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759877, Miss = 4350037, Miss_rate = 0.561, Pending_hits = 122436, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746972, Miss = 4271641, Miss_rate = 0.551, Pending_hits = 122708, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7933025, Miss = 4472904, Miss_rate = 0.564, Pending_hits = 125628, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850872, Miss = 4379119, Miss_rate = 0.558, Pending_hits = 122432, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923773, Miss = 4504987, Miss_rate = 0.569, Pending_hits = 125014, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235140486
	L1D_total_cache_misses = 131726844
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3729831
	L1D_total_cache_reservation_fails = 64768978
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99289881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3729831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118976830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64326704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8494833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3729854
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 393930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2408680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230491375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4649111

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17361777
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426797
ctas_completed 53337, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
223065, 216812, 250202, 244108, 236650, 234482, 243439, 220326, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100514656
gpgpu_n_tot_w_icount = 221891083
gpgpu_n_stall_shd_mem = 95896642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150758133
gpgpu_n_mem_write_global = 4649111
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271609556
gpgpu_n_store_insn = 13648691
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71342086
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79674206
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222436
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16881929	W0_Idle:238539075	W0_Scoreboard:-465882515	W1:109069174	W2:31147708	W3:14918059	W4:9111351	W5:6351927	W6:4784118	W7:3820663	W8:3163169	W9:2690799	W10:2316766	W11:2051673	W12:1871075	W13:1711207	W14:1584440	W15:1445652	W16:1323147	W17:1224227	W18:1142660	W19:1078453	W20:1056547	W21:1064676	W22:1091606	W23:1077094	W24:1037171	W25:941907	W26:826737	W27:710646	W28:630100	W29:554738	W30:506346	W31:420214	W32:11167033
single_issue_nums: WS0:55706354	WS1:55319219	WS2:55541672	WS3:55323838	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019773120 {8:127471640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 185964440 {40:4649111,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 803898304 {40:127471640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37192888 {8:4649111,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814493 	734778 	1521336 	3297477 	6603863 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71087983 	54058470 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	119398067 	4234250 	1704349 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127566079 	20017054 	5889709 	1506685 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9184 	39224 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060139  1.066398  1.068775  1.067600  1.065988  1.062352  1.063080  1.063188  1.061487  1.063960  1.062369  1.064785  1.064663  1.064494  1.062364 
dram[1]:  1.062611  1.064014  1.072220  1.071104  1.072121  1.069609  1.068721  1.066413  1.064755  1.066771  1.068868  1.064137  1.067994  1.066095  1.066872  1.064928 
dram[2]:  1.061778  1.059251  1.065982  1.066812  1.063912  1.065807  1.064106  1.063065  1.061512  1.061846  1.061022  1.064175  1.062363  1.063826  1.062246  1.064214 
dram[3]:  1.058977  1.060114  1.065155  1.067443  1.066152  1.069101  1.062482  1.063824  1.063273  1.062418  1.064633  1.065211  1.063323  1.064302  1.063697  1.063682 
dram[4]:  1.062909  1.060413  1.067955  1.067194  1.065252  1.067543  1.063759  1.063126  1.062335  1.060841  1.067438  1.066475  1.063017  1.063699  1.064354  1.062130 
dram[5]:  1.058815  1.062536  1.070182  1.067847  1.066430  1.068559  1.062564  1.063237  1.061531  1.063159  1.064429  1.066126  1.060481  1.061234  1.063808  1.063138 
dram[6]:  1.062018  1.061246  1.066930  1.068429  1.066747  1.063941  1.062990  1.065454  1.062051  1.062096  1.062440  1.064692  1.063027  1.065016  1.062944  1.064578 
dram[7]:  1.060631  1.060294  1.067677  1.068401  1.067139  1.066537  1.062332  1.061442  1.062695  1.061105  1.065197  1.064663  1.066285  1.064976  1.064067  1.063622 
dram[8]:  1.060801  1.060684  1.072228  1.070353  1.069651  1.070631  1.062950  1.064301  1.063256  1.063154  1.066252  1.067520  1.067573  1.066561  1.062760  1.064328 
dram[9]:  1.060145  1.059163  1.069747  1.068195  1.065070  1.064986  1.064973  1.065045  1.060684  1.060911  1.067428  1.065087  1.065267  1.064574  1.063705  1.062306 
dram[10]:  1.060525  1.059639  1.067252  1.068389  1.068864  1.068832  1.068494  1.064952  1.065574  1.061998  1.066351  1.067574  1.066969  1.063596  1.063670  1.063476 
dram[11]:  1.059301  1.058754  1.065335  1.062022  1.063184  1.065284  1.062962  1.060790  1.061711  1.060975  1.065095  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620308/81377362 = 1.064427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377574    373935    389303    395356    396147    394719    373295    376367    382827    380907    378709    376895    386792    385256    394469    388344 
dram[1]:    380070    380301    404019    402058    398835    396704    388650    384000    380760    388382    382328    374852    389173    385379    394231    393483 
dram[2]:    380913    374921    392705    394013    393209    392594    379303    385371    382651    378676    371190    384710    382338    387905    386963    394160 
dram[3]:    375723    375963    389384    398379    395768    399356    382460    381075    378592    385534    380823    384364    381150    383462    390917    389754 
dram[4]:    377217    376053    397822    400853    390332    395062    379576    382892    385296    382499    383823    382116    381550    381666    389559    387683 
dram[5]:    376588    379433    405217    394282    397349    399194    384944    381842    384294    384941    381467    385592    378223    378747    390785    388610 
dram[6]:    381893    379645    395886    400391    395134    393732    380584    388097    379908    378812    376835    380247    376823    385484    391720    393624 
dram[7]:    377135    377346    401916    401360    398243    396114    378113    376950    379087    378359    384723    384505    386826    383954    387916    389941 
dram[8]:    379822    376007    406867    398643    397698    398007    379799    383950    381230    377663    385729    384297    388993    390162    385863    391760 
dram[9]:    375009    372920    405925    399392    390900    391018    385812    385368    377995    379248    387111    380724    384041    381908    388401    384709 
dram[10]:    378362    376137    394143    400507    390443    397497    387222    387035    383391    382309    384440    386554    389884    383649    389855    392427 
dram[11]:    377592    374346    395425    386039    384635    393970    384094    375456    377779    377876    380472    381281    386292    380421    389428    384596 
total dram reads = 74145784
bank skew: 406867/371190 = 1.10
chip skew: 6223225/6129702 = 1.02
number of total write accesses:
dram[0]:     79551     80204     81676     80506     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83417     83856 
dram[1]:     82338     82113     83193     82707     79016     78847     81024     79144     80592     80291     80539     80561     83383     81854     83994     85273 
dram[2]:     82585     82815     81840     80298     78555     80723     80369     80839     79090     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82134     82480     78539     80262     81047     79521     78682     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82011     82126     81224     82950     78953     80501     78871     78335     79366     79092     80258     81142     81471     80946     83322     83936 
dram[5]:     82944     81245     81980     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79678     80960     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79955     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80919     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79873     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560599
bank skew: 85570/77277 = 1.11
chip skew: 1304869/1289360 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115527844 n_act=6752460 n_pre=6752444 n_ref_event=0 n_req=7184124 n_rd=6150895 n_rd_L2_A=0 n_write=0 n_wr_bk=1289360 bw_util=0.2214
n_activity=89187766 dram_eff=0.3337
bk0: 377574a 80111626i bk1: 373935a 80507775i bk2: 389303a 79016094i bk3: 395356a 78312420i bk4: 396147a 78307188i bk5: 394719a 78473317i bk6: 373295a 80920006i bk7: 376367a 80573659i bk8: 382827a 79794118i bk9: 380907a 79877450i bk10: 378709a 80079150i bk11: 376895a 80430280i bk12: 386792a 79229710i bk13: 385256a 79360290i bk14: 394469a 77905628i bk15: 388344a 78575175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060086
Row_Buffer_Locality_read = 0.061510
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023564
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221399 
total_CMD = 134422668 
util_bw = 29761020 
Wasted_Col = 56876772 
Wasted_Row = 1745071 
Idle = 46039805 

BW Util Bottlenecks: 
RCDc_limit = 93152161 
RCDWRc_limit = 8686972 
WTRc_limit = 36550706 
RTWc_limit = 26002566 
CCDLc_limit = 5801891 
rwq = 0 
CCDLc_limit_alone = 4060713 
WTRc_limit_alone = 35666092 
RTWc_limit_alone = 25146002 

Commands details: 
total_CMD = 134422668 
n_nop = 115527844 
Read = 6150895 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289360 
n_act = 6752460 
n_pre = 6752444 
n_ref = 0 
n_req = 7184124 
total_req = 7440255 

Dual Bus Interface Util: 
issued_total_row = 13504904 
issued_total_col = 7440255 
Row_Bus_Util =  0.100466 
CoL_Bus_Util = 0.055350 
Either_Row_CoL_Bus_Util = 0.140563 
Issued_on_Two_Bus_Simul_Util = 0.015253 
issued_two_Eff = 0.108513 
queue_avg = 14.393554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115363230 n_act=6811255 n_pre=6811239 n_ref_event=0 n_req=7270061 n_rd=6223225 n_rd_L2_A=0 n_write=0 n_wr_bk=1304869 bw_util=0.224
n_activity=89253810 dram_eff=0.3374
bk0: 380070a 78098694i bk1: 380301a 78118797i bk2: 404019a 75626813i bk3: 402058a 75914978i bk4: 398835a 76542238i bk5: 396704a 76837579i bk6: 388650a 77746974i bk7: 384000a 78331767i bk8: 380760a 78583863i bk9: 388382a 77730622i bk10: 382328a 78280883i bk11: 374852a 79149891i bk12: 389173a 77311492i bk13: 385379a 77753200i bk14: 394231a 76429692i bk15: 393483a 76445710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063109
Row_Buffer_Locality_read = 0.064322
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381402
Bank_Level_Parallism_Col = 2.504656
Bank_Level_Parallism_Ready = 1.227256
write_to_read_ratio_blp_rw_average = 0.190633
GrpLevelPara = 2.125464 

BW Util details:
bwutil = 0.224013 
total_CMD = 134422668 
util_bw = 30112376 
Wasted_Col = 56800234 
Wasted_Row = 1577551 
Idle = 45932507 

BW Util Bottlenecks: 
RCDc_limit = 93547153 
RCDWRc_limit = 8707011 
WTRc_limit = 36919948 
RTWc_limit = 26610480 
CCDLc_limit = 5876243 
rwq = 0 
CCDLc_limit_alone = 4103791 
WTRc_limit_alone = 36026185 
RTWc_limit_alone = 25731791 

Commands details: 
total_CMD = 134422668 
n_nop = 115363230 
Read = 6223225 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304869 
n_act = 6811255 
n_pre = 6811239 
n_ref = 0 
n_req = 7270061 
total_req = 7528094 

Dual Bus Interface Util: 
issued_total_row = 13622494 
issued_total_col = 7528094 
Row_Bus_Util =  0.101341 
CoL_Bus_Util = 0.056003 
Either_Row_CoL_Bus_Util = 0.141787 
Issued_on_Two_Bus_Simul_Util = 0.015557 
issued_two_Eff = 0.109717 
queue_avg = 16.324890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115472520 n_act=6775342 n_pre=6775326 n_ref_event=0 n_req=7203976 n_rd=6161622 n_rd_L2_A=0 n_write=0 n_wr_bk=1300604 bw_util=0.2221
n_activity=89194443 dram_eff=0.3346
bk0: 380913a 79075480i bk1: 374921a 79725849i bk2: 392705a 78230812i bk3: 394013a 78175443i bk4: 393209a 78229560i bk5: 392594a 78278036i bk6: 379303a 79974021i bk7: 385371a 79232790i bk8: 382651a 79544344i bk9: 378676a 79979602i bk10: 371190a 80746207i bk11: 384710a 79317557i bk12: 382338a 79278668i bk13: 387905a 78579944i bk14: 386963a 78382446i bk15: 394160a 77618929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059500
Row_Buffer_Locality_read = 0.061052
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100651
Bank_Level_Parallism_Col = 2.483932
Bank_Level_Parallism_Ready = 1.222750
write_to_read_ratio_blp_rw_average = 0.189515
GrpLevelPara = 2.109854 

BW Util details:
bwutil = 0.222053 
total_CMD = 134422668 
util_bw = 29848904 
Wasted_Col = 56884196 
Wasted_Row = 1680179 
Idle = 46009389 

BW Util Bottlenecks: 
RCDc_limit = 93260985 
RCDWRc_limit = 8775868 
WTRc_limit = 36843303 
RTWc_limit = 26113447 
CCDLc_limit = 5818210 
rwq = 0 
CCDLc_limit_alone = 4070018 
WTRc_limit_alone = 35951098 
RTWc_limit_alone = 25257460 

Commands details: 
total_CMD = 134422668 
n_nop = 115472520 
Read = 6161622 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300604 
n_act = 6775342 
n_pre = 6775326 
n_ref = 0 
n_req = 7203976 
total_req = 7462226 

Dual Bus Interface Util: 
issued_total_row = 13550668 
issued_total_col = 7462226 
Row_Bus_Util =  0.100806 
CoL_Bus_Util = 0.055513 
Either_Row_CoL_Bus_Util = 0.140974 
Issued_on_Two_Bus_Simul_Util = 0.015345 
issued_two_Eff = 0.108851 
queue_avg = 14.249788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115462542 n_act=6778787 n_pre=6778771 n_ref_event=0 n_req=7212704 n_rd=6172704 n_rd_L2_A=0 n_write=0 n_wr_bk=1296455 bw_util=0.2223
n_activity=89219542 dram_eff=0.3349
bk0: 375723a 79544365i bk1: 375963a 79863898i bk2: 389384a 78486844i bk3: 398379a 77371743i bk4: 395768a 78066638i bk5: 399356a 77582968i bk6: 382460a 79317845i bk7: 381075a 79834138i bk8: 378592a 80082283i bk9: 385534a 78989061i bk10: 380823a 79724109i bk11: 384364a 79301386i bk12: 381150a 79578747i bk13: 383462a 79359249i bk14: 390917a 78012268i bk15: 389754a 77967894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060160
Row_Buffer_Locality_read = 0.061656
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113265
Bank_Level_Parallism_Col = 2.485746
Bank_Level_Parallism_Ready = 1.223568
write_to_read_ratio_blp_rw_average = 0.189693
GrpLevelPara = 2.110904 

BW Util details:
bwutil = 0.222259 
total_CMD = 134422668 
util_bw = 29876636 
Wasted_Col = 56893233 
Wasted_Row = 1662228 
Idle = 45990571 

BW Util Bottlenecks: 
RCDc_limit = 93348361 
RCDWRc_limit = 8739134 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830090 
rwq = 0 
CCDLc_limit_alone = 4076322 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134422668 
n_nop = 115462542 
Read = 6172704 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296455 
n_act = 6778787 
n_pre = 6778771 
n_ref = 0 
n_req = 7212704 
total_req = 7469159 

Dual Bus Interface Util: 
issued_total_row = 13557558 
issued_total_col = 7469159 
Row_Bus_Util =  0.100858 
CoL_Bus_Util = 0.055565 
Either_Row_CoL_Bus_Util = 0.141049 
Issued_on_Two_Bus_Simul_Util = 0.015374 
issued_two_Eff = 0.108997 
queue_avg = 14.472754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4728
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115468852 n_act=6776159 n_pre=6776143 n_ref_event=0 n_req=7211843 n_rd=6173999 n_rd_L2_A=0 n_write=0 n_wr_bk=1294504 bw_util=0.2222
n_activity=89244638 dram_eff=0.3347
bk0: 377217a 79795947i bk1: 376053a 79841230i bk2: 397822a 77856222i bk3: 400853a 77202198i bk4: 390332a 78681484i bk5: 395062a 78087321i bk6: 379576a 80077071i bk7: 382892a 79752224i bk8: 385296a 79371515i bk9: 382499a 79750235i bk10: 383823a 79592876i bk11: 382116a 79589342i bk12: 381550a 79590960i bk13: 381666a 79701170i bk14: 389559a 78444322i bk15: 387683a 78539451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060412
Row_Buffer_Locality_read = 0.062012
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078897
Bank_Level_Parallism_Col = 2.484937
Bank_Level_Parallism_Ready = 1.223921
write_to_read_ratio_blp_rw_average = 0.189175
GrpLevelPara = 2.109617 

BW Util details:
bwutil = 0.222239 
total_CMD = 134422668 
util_bw = 29874012 
Wasted_Col = 56911427 
Wasted_Row = 1670858 
Idle = 45966371 

BW Util Bottlenecks: 
RCDc_limit = 93346803 
RCDWRc_limit = 8723985 
WTRc_limit = 36722274 
RTWc_limit = 26138716 
CCDLc_limit = 5833600 
rwq = 0 
CCDLc_limit_alone = 4081904 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275909 

Commands details: 
total_CMD = 134422668 
n_nop = 115468852 
Read = 6173999 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294504 
n_act = 6776159 
n_pre = 6776143 
n_ref = 0 
n_req = 7211843 
total_req = 7468503 

Dual Bus Interface Util: 
issued_total_row = 13552302 
issued_total_col = 7468503 
Row_Bus_Util =  0.100819 
CoL_Bus_Util = 0.055560 
Either_Row_CoL_Bus_Util = 0.141002 
Issued_on_Two_Bus_Simul_Util = 0.015377 
issued_two_Eff = 0.109054 
queue_avg = 14.312867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3129
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115429090 n_act=6796647 n_pre=6796631 n_ref_event=0 n_req=7231926 n_rd=6191508 n_rd_L2_A=0 n_write=0 n_wr_bk=1297599 bw_util=0.2229
n_activity=89205545 dram_eff=0.3358
bk0: 376588a 79098124i bk1: 379433a 78955670i bk2: 405217a 76339596i bk3: 394282a 77364133i bk4: 397349a 77316998i bk5: 399194a 77073738i bk6: 384944a 78742837i bk7: 381842a 79234790i bk8: 384294a 78806082i bk9: 384941a 78937325i bk10: 381467a 79021539i bk11: 385592a 78629411i bk12: 378223a 79353167i bk13: 378747a 79290777i bk14: 390785a 77536212i bk15: 388610a 77729609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060189
Row_Buffer_Locality_read = 0.061822
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223278
Bank_Level_Parallism_Col = 2.489601
Bank_Level_Parallism_Ready = 1.222921
write_to_read_ratio_blp_rw_average = 0.189703
GrpLevelPara = 2.115229 

BW Util details:
bwutil = 0.222852 
total_CMD = 134422668 
util_bw = 29956428 
Wasted_Col = 56867344 
Wasted_Row = 1605613 
Idle = 45993283 

BW Util Bottlenecks: 
RCDc_limit = 93505059 
RCDWRc_limit = 8738590 
WTRc_limit = 36812013 
RTWc_limit = 26264297 
CCDLc_limit = 5835217 
rwq = 0 
CCDLc_limit_alone = 4087392 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402859 

Commands details: 
total_CMD = 134422668 
n_nop = 115429090 
Read = 6191508 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297599 
n_act = 6796647 
n_pre = 6796631 
n_ref = 0 
n_req = 7231926 
total_req = 7489107 

Dual Bus Interface Util: 
issued_total_row = 13593278 
issued_total_col = 7489107 
Row_Bus_Util =  0.101123 
CoL_Bus_Util = 0.055713 
Either_Row_CoL_Bus_Util = 0.141297 
Issued_on_Two_Bus_Simul_Util = 0.015539 
issued_two_Eff = 0.109974 
queue_avg = 14.831521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8315
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115453568 n_act=6781846 n_pre=6781830 n_ref_event=0 n_req=7216300 n_rd=6178815 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2224
n_activity=89260389 dram_eff=0.3349
bk0: 381893a 79102661i bk1: 379645a 79542672i bk2: 395886a 78054118i bk3: 400391a 77375687i bk4: 395134a 78051909i bk5: 393732a 78143213i bk6: 380584a 79807793i bk7: 388097a 78809162i bk8: 379908a 80121459i bk9: 378812a 80187384i bk10: 376835a 80055805i bk11: 380247a 79638958i bk12: 376823a 79791949i bk13: 385484a 78980982i bk14: 391720a 77844119i bk15: 393624a 77587948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060205
Row_Buffer_Locality_read = 0.061655
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.108984
Bank_Level_Parallism_Col = 2.486497
Bank_Level_Parallism_Ready = 1.223763
write_to_read_ratio_blp_rw_average = 0.189208
GrpLevelPara = 2.111617 

BW Util details:
bwutil = 0.222376 
total_CMD = 134422668 
util_bw = 29892412 
Wasted_Col = 56911823 
Wasted_Row = 1665402 
Idle = 45953031 

BW Util Bottlenecks: 
RCDc_limit = 93443296 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827014 
rwq = 0 
CCDLc_limit_alone = 4080038 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134422668 
n_nop = 115453568 
Read = 6178815 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781846 
n_pre = 6781830 
n_ref = 0 
n_req = 7216300 
total_req = 7473103 

Dual Bus Interface Util: 
issued_total_row = 13563676 
issued_total_col = 7473103 
Row_Bus_Util =  0.100903 
CoL_Bus_Util = 0.055594 
Either_Row_CoL_Bus_Util = 0.141115 
Issued_on_Two_Bus_Simul_Util = 0.015382 
issued_two_Eff = 0.109002 
queue_avg = 14.390108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3901
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115443775 n_act=6785620 n_pre=6785604 n_ref_event=0 n_req=7221454 n_rd=6182488 n_rd_L2_A=0 n_write=0 n_wr_bk=1295450 bw_util=0.2225
n_activity=89266803 dram_eff=0.3351
bk0: 377135a 79707980i bk1: 377346a 79533559i bk2: 401916a 76828865i bk3: 401360a 77018356i bk4: 398243a 77582066i bk5: 396114a 77829046i bk6: 378113a 79817653i bk7: 376950a 80022454i bk8: 379087a 80035988i bk9: 378359a 79744753i bk10: 384723a 79015394i bk11: 384505a 79008283i bk12: 386826a 78678726i bk13: 383954a 78799120i bk14: 387916a 78063982i bk15: 389941a 77922961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060353
Row_Buffer_Locality_read = 0.061911
Row_Buffer_Locality_write = 0.051081
Bank_Level_Parallism = 10.148101
Bank_Level_Parallism_Col = 2.487020
Bank_Level_Parallism_Ready = 1.223076
write_to_read_ratio_blp_rw_average = 0.189601
GrpLevelPara = 2.112921 

BW Util details:
bwutil = 0.222520 
total_CMD = 134422668 
util_bw = 29911752 
Wasted_Col = 56904702 
Wasted_Row = 1656590 
Idle = 45949624 

BW Util Bottlenecks: 
RCDc_limit = 93439002 
RCDWRc_limit = 8728989 
WTRc_limit = 36730674 
RTWc_limit = 26253614 
CCDLc_limit = 5829312 
rwq = 0 
CCDLc_limit_alone = 4078865 
WTRc_limit_alone = 35844948 
RTWc_limit_alone = 25388893 

Commands details: 
total_CMD = 134422668 
n_nop = 115443775 
Read = 6182488 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295450 
n_act = 6785620 
n_pre = 6785604 
n_ref = 0 
n_req = 7221454 
total_req = 7477938 

Dual Bus Interface Util: 
issued_total_row = 13571224 
issued_total_col = 7477938 
Row_Bus_Util =  0.100959 
CoL_Bus_Util = 0.055630 
Either_Row_CoL_Bus_Util = 0.141188 
Issued_on_Two_Bus_Simul_Util = 0.015401 
issued_two_Eff = 0.109083 
queue_avg = 14.613245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6132
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115398765 n_act=6803092 n_pre=6803076 n_ref_event=0 n_req=7251131 n_rd=6206490 n_rd_L2_A=0 n_write=0 n_wr_bk=1302845 bw_util=0.2235
n_activity=89224774 dram_eff=0.3366
bk0: 379822a 78387451i bk1: 376007a 78896760i bk2: 406867a 75810600i bk3: 398643a 76522576i bk4: 397698a 77030397i bk5: 398007a 76894309i bk6: 379799a 78866994i bk7: 383950a 78601004i bk8: 381230a 78747009i bk9: 377663a 79212540i bk10: 385729a 77982037i bk11: 384297a 78096590i bk12: 388993a 77756400i bk13: 390162a 77454433i bk14: 385863a 77649076i bk15: 391760a 77102513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061789
Row_Buffer_Locality_read = 0.063292
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318914
Bank_Level_Parallism_Col = 2.498941
Bank_Level_Parallism_Ready = 1.225977
write_to_read_ratio_blp_rw_average = 0.190059
GrpLevelPara = 2.121934 

BW Util details:
bwutil = 0.223454 
total_CMD = 134422668 
util_bw = 30037340 
Wasted_Col = 56788867 
Wasted_Row = 1606584 
Idle = 45989877 

BW Util Bottlenecks: 
RCDc_limit = 93459849 
RCDWRc_limit = 8728664 
WTRc_limit = 36936625 
RTWc_limit = 26423999 
CCDLc_limit = 5857695 
rwq = 0 
CCDLc_limit_alone = 4098121 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555333 

Commands details: 
total_CMD = 134422668 
n_nop = 115398765 
Read = 6206490 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302845 
n_act = 6803092 
n_pre = 6803076 
n_ref = 0 
n_req = 7251131 
total_req = 7509335 

Dual Bus Interface Util: 
issued_total_row = 13606168 
issued_total_col = 7509335 
Row_Bus_Util =  0.101219 
CoL_Bus_Util = 0.055864 
Either_Row_CoL_Bus_Util = 0.141523 
Issued_on_Two_Bus_Simul_Util = 0.015560 
issued_two_Eff = 0.109946 
queue_avg = 15.428022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.428
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115476999 n_act=6775583 n_pre=6775567 n_ref_event=0 n_req=7210869 n_rd=6170481 n_rd_L2_A=0 n_write=0 n_wr_bk=1297164 bw_util=0.2222
n_activity=89199904 dram_eff=0.3349
bk0: 375009a 79718984i bk1: 372920a 80009821i bk2: 405925a 76261849i bk3: 399392a 77121972i bk4: 390900a 78408115i bk5: 391018a 78353133i bk6: 385812a 79109176i bk7: 385368a 79164938i bk8: 377995a 79691558i bk9: 379248a 79732726i bk10: 387111a 78670750i bk11: 380724a 79385733i bk12: 384041a 79197572i bk13: 381908a 79269985i bk14: 388401a 77986113i bk15: 384709a 78502447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060365
Row_Buffer_Locality_read = 0.061988
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.144974
Bank_Level_Parallism_Col = 2.484649
Bank_Level_Parallism_Ready = 1.222879
write_to_read_ratio_blp_rw_average = 0.189647
GrpLevelPara = 2.111534 

BW Util details:
bwutil = 0.222214 
total_CMD = 134422668 
util_bw = 29870580 
Wasted_Col = 56854638 
Wasted_Row = 1678998 
Idle = 46018452 

BW Util Bottlenecks: 
RCDc_limit = 93256488 
RCDWRc_limit = 8753126 
WTRc_limit = 36716753 
RTWc_limit = 26148766 
CCDLc_limit = 5820982 
rwq = 0 
CCDLc_limit_alone = 4073950 
WTRc_limit_alone = 35829008 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134422668 
n_nop = 115476999 
Read = 6170481 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297164 
n_act = 6775583 
n_pre = 6775567 
n_ref = 0 
n_req = 7210869 
total_req = 7467645 

Dual Bus Interface Util: 
issued_total_row = 13551150 
issued_total_col = 7467645 
Row_Bus_Util =  0.100810 
CoL_Bus_Util = 0.055553 
Either_Row_CoL_Bus_Util = 0.140941 
Issued_on_Two_Bus_Simul_Util = 0.015422 
issued_two_Eff = 0.109425 
queue_avg = 14.755566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7556
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115404910 n_act=6796622 n_pre=6796606 n_ref_event=0 n_req=7241143 n_rd=6203855 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.2231
n_activity=89394025 dram_eff=0.3355
bk0: 378362a 79413541i bk1: 376137a 79705148i bk2: 394143a 77981013i bk3: 400507a 77472768i bk4: 390443a 78306509i bk5: 397497a 77498937i bk6: 387222a 78805440i bk7: 387035a 78806960i bk8: 383391a 79246022i bk9: 382309a 79382779i bk10: 384440a 79097531i bk11: 386554a 78966631i bk12: 389884a 78477927i bk13: 383649a 79307036i bk14: 389855a 78121978i bk15: 392427a 77722750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061388
Row_Buffer_Locality_read = 0.062718
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146413
Bank_Level_Parallism_Col = 2.490052
Bank_Level_Parallism_Ready = 1.224898
write_to_read_ratio_blp_rw_average = 0.188880
GrpLevelPara = 2.113837 

BW Util details:
bwutil = 0.223129 
total_CMD = 134422668 
util_bw = 29993660 
Wasted_Col = 56986192 
Wasted_Row = 1637490 
Idle = 45805326 

BW Util Bottlenecks: 
RCDc_limit = 93664667 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851806 
rwq = 0 
CCDLc_limit_alone = 4091990 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134422668 
n_nop = 115404910 
Read = 6203855 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796622 
n_pre = 6796606 
n_ref = 0 
n_req = 7241143 
total_req = 7498415 

Dual Bus Interface Util: 
issued_total_row = 13593228 
issued_total_col = 7498415 
Row_Bus_Util =  0.101123 
CoL_Bus_Util = 0.055782 
Either_Row_CoL_Bus_Util = 0.141477 
Issued_on_Two_Bus_Simul_Util = 0.015428 
issued_two_Eff = 0.109050 
queue_avg = 14.980904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9809
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134422668 n_nop=115541540 n_act=6743949 n_pre=6743933 n_ref_event=0 n_req=7164777 n_rd=6129702 n_rd_L2_A=0 n_write=0 n_wr_bk=1292901 bw_util=0.2209
n_activity=89188145 dram_eff=0.3329
bk0: 377592a 80454404i bk1: 374346a 80802714i bk2: 395425a 79022711i bk3: 386039a 79810980i bk4: 384635a 80000744i bk5: 393970a 78980772i bk6: 384094a 80170477i bk7: 375456a 81134357i bk8: 377779a 80836487i bk9: 377876a 80886482i bk10: 380472a 80495811i bk11: 381281a 80314439i bk12: 386292a 79602763i bk13: 380421a 80490532i bk14: 389428a 79228226i bk15: 384596a 79310222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058736
Row_Buffer_Locality_read = 0.060155
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908290
Bank_Level_Parallism_Col = 2.472681
Bank_Level_Parallism_Ready = 1.222238
write_to_read_ratio_blp_rw_average = 0.188654
GrpLevelPara = 2.101258 

BW Util details:
bwutil = 0.220874 
total_CMD = 134422668 
util_bw = 29690412 
Wasted_Col = 56935961 
Wasted_Row = 1761263 
Idle = 46035032 

BW Util Bottlenecks: 
RCDc_limit = 93096365 
RCDWRc_limit = 8728033 
WTRc_limit = 36596720 
RTWc_limit = 25874439 
CCDLc_limit = 5773231 
rwq = 0 
CCDLc_limit_alone = 4040703 
WTRc_limit_alone = 35711041 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134422668 
n_nop = 115541540 
Read = 6129702 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292901 
n_act = 6743949 
n_pre = 6743933 
n_ref = 0 
n_req = 7164777 
total_req = 7422603 

Dual Bus Interface Util: 
issued_total_row = 13487882 
issued_total_col = 7422603 
Row_Bus_Util =  0.100339 
CoL_Bus_Util = 0.055218 
Either_Row_CoL_Bus_Util = 0.140461 
Issued_on_Two_Bus_Simul_Util = 0.015097 
issued_two_Eff = 0.107481 
queue_avg = 13.600182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6288040, Miss = 3150208, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253144, Miss = 3142872, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329158, Miss = 3189148, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6284960, Miss = 3176252, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277580, Miss = 3140358, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267383, Miss = 3163432, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260403, Miss = 3145905, Miss_rate = 0.503, Pending_hits = 18010, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340665, Miss = 3168964, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290118, Miss = 3156258, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355729, Miss = 3159909, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293124, Miss = 3169938, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6270993, Miss = 3163714, Miss_rate = 0.504, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269427, Miss = 3149852, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320569, Miss = 3171099, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327345, Miss = 3165062, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339063, Miss = 3159623, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356718, Miss = 3177094, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316660, Miss = 3171579, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331190, Miss = 3166294, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213671, Miss = 3146384, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659497, Miss = 3168843, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317380, Miss = 3177208, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221060, Miss = 3146810, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223367, Miss = 3125080, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155407244
L2_total_cache_misses = 75851886
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441472
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76170877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18537072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441472
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2943009
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426598
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150758133
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4649111
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155407244
icnt_total_pkts_simt_to_mem=155407244
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155407244
Req_Network_cycles = 52417380
Req_Network_injected_packets_per_cycle =       2.9648 
Req_Network_conflicts_per_cycle =       1.3103
Req_Network_conflicts_per_cycle_util =       1.9868
Req_Bank_Level_Parallism =       4.4953
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4124
Req_Network_out_buffer_full_per_cycle =       0.0342
Req_Network_out_buffer_avg_util =       3.0393

Reply_Network_injected_packets_num = 155407244
Reply_Network_cycles = 52417380
Reply_Network_injected_packets_per_cycle =        2.9648
Reply_Network_conflicts_per_cycle =        1.4725
Reply_Network_conflicts_per_cycle_util =       2.2321
Reply_Bank_Level_Parallism =       4.4944
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1398
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0988
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 57 min, 56 sec (237476 sec)
gpgpu_simulation_rate = 4808 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (3,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 37: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 37 
gpu_sim_cycle = 31504
gpu_sim_insn = 76530
gpu_ipc =       2.4292
gpu_tot_sim_cycle = 52448884
gpu_tot_sim_insn = 1142091692
gpu_tot_ipc =      21.7753
gpu_tot_issued_cta = 53340
gpu_occupancy = 16.0799% 
gpu_tot_occupancy = 60.1135% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1396
partiton_level_parallism_total  =       2.9631
partiton_level_parallism_util =       1.1738
partiton_level_parallism_util_total  =       4.6132
L2_BW  =       6.0964 GB/Sec
L2_BW_total  =     129.4285 GB/Sec
gpu_total_sim_rate=4808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7749142, Miss = 4394021, Miss_rate = 0.567, Pending_hits = 121648, Reservation_fails = 2215742
	L1D_cache_core[1]: Access = 7852585, Miss = 4437618, Miss_rate = 0.565, Pending_hits = 124596, Reservation_fails = 2126223
	L1D_cache_core[2]: Access = 7253763, Miss = 3940472, Miss_rate = 0.543, Pending_hits = 118654, Reservation_fails = 2093213
	L1D_cache_core[3]: Access = 7912964, Miss = 4440415, Miss_rate = 0.561, Pending_hits = 124851, Reservation_fails = 2192811
	L1D_cache_core[4]: Access = 8065076, Miss = 4590128, Miss_rate = 0.569, Pending_hits = 126701, Reservation_fails = 2183395
	L1D_cache_core[5]: Access = 7603305, Miss = 4121000, Miss_rate = 0.542, Pending_hits = 122020, Reservation_fails = 2105084
	L1D_cache_core[6]: Access = 8050197, Miss = 4516449, Miss_rate = 0.561, Pending_hits = 127485, Reservation_fails = 2213490
	L1D_cache_core[7]: Access = 8127755, Miss = 4628447, Miss_rate = 0.569, Pending_hits = 127819, Reservation_fails = 2336252
	L1D_cache_core[8]: Access = 8009702, Miss = 4517788, Miss_rate = 0.564, Pending_hits = 124107, Reservation_fails = 2131106
	L1D_cache_core[9]: Access = 7928116, Miss = 4438827, Miss_rate = 0.560, Pending_hits = 123651, Reservation_fails = 2200677
	L1D_cache_core[10]: Access = 8054872, Miss = 4508641, Miss_rate = 0.560, Pending_hits = 126805, Reservation_fails = 2210431
	L1D_cache_core[11]: Access = 8000771, Miss = 4469507, Miss_rate = 0.559, Pending_hits = 126583, Reservation_fails = 2228762
	L1D_cache_core[12]: Access = 7642746, Miss = 4280178, Miss_rate = 0.560, Pending_hits = 123521, Reservation_fails = 2083618
	L1D_cache_core[13]: Access = 7918422, Miss = 4465640, Miss_rate = 0.564, Pending_hits = 127204, Reservation_fails = 2215175
	L1D_cache_core[14]: Access = 7856631, Miss = 4364459, Miss_rate = 0.556, Pending_hits = 123804, Reservation_fails = 2126339
	L1D_cache_core[15]: Access = 7637061, Miss = 4255838, Miss_rate = 0.557, Pending_hits = 123231, Reservation_fails = 2082726
	L1D_cache_core[16]: Access = 7375990, Miss = 4038285, Miss_rate = 0.547, Pending_hits = 121784, Reservation_fails = 2069076
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839849, Miss = 4403677, Miss_rate = 0.562, Pending_hits = 122440, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705943, Miss = 4284831, Miss_rate = 0.556, Pending_hits = 121143, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759877, Miss = 4350037, Miss_rate = 0.561, Pending_hits = 122436, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746972, Miss = 4271641, Miss_rate = 0.551, Pending_hits = 122708, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7933025, Miss = 4472904, Miss_rate = 0.564, Pending_hits = 125628, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850872, Miss = 4379119, Miss_rate = 0.558, Pending_hits = 122432, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923773, Miss = 4504987, Miss_rate = 0.569, Pending_hits = 125014, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235153667
	L1D_total_cache_misses = 131730462
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 3730644
	L1D_total_cache_reservation_fails = 64770412
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99297852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3730644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118979067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64327972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8495791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3730667
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 394709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2409037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 442440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230503354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4650313

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17363045
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171728
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 426963
ctas_completed 53340, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
223065, 216812, 250202, 244108, 236650, 234482, 243439, 220326, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7100888384
gpgpu_n_tot_w_icount = 221902762
gpgpu_n_stall_shd_mem = 95900745
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150761328
gpgpu_n_mem_write_global = 4650313
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271623356
gpgpu_n_store_insn = 13650057
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71348998
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79677928
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16222817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16882650	W0_Idle:238597164	W0_Scoreboard:-465653012	W1:109074014	W2:31149225	W3:14918925	W4:9111826	W5:6352217	W6:4784544	W7:3820844	W8:3163464	W9:2690991	W10:2316852	W11:2051859	W12:1871263	W13:1711337	W14:1584509	W15:1445721	W16:1323246	W17:1224415	W18:1142685	W19:1078569	W20:1056619	W21:1064731	W22:1091675	W23:1077161	W24:1037198	W25:942000	W26:826789	W27:710700	W28:630139	W29:554751	W30:506346	W31:420214	W32:11167933
single_issue_nums: WS0:55710110	WS1:55321556	WS2:55544673	WS3:55326423	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019798680 {8:127474835,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 186012520 {40:4650313,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 804026104 {40:127474835,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37202504 {8:4650313,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28814926 	734778 	1521337 	3297480 	6603873 	9374570 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71091643 	54059207 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	119402205 	4234504 	1704354 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127569959 	20017474 	5889775 	1506716 	356869 	68033 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9203 	39232 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060746  1.060138  1.066398  1.068775  1.067600  1.065990  1.062359  1.063082  1.063192  1.061494  1.063959  1.062373  1.064785  1.064662  1.064494  1.062364 
dram[1]:  1.062611  1.064014  1.072219  1.071104  1.072120  1.069609  1.068730  1.066425  1.064755  1.066773  1.068868  1.064139  1.067994  1.066100  1.066872  1.064927 
dram[2]:  1.061777  1.059251  1.065982  1.066812  1.063914  1.065807  1.064113  1.063077  1.061512  1.061845  1.061024  1.064175  1.062363  1.063828  1.062246  1.064216 
dram[3]:  1.058979  1.060116  1.065157  1.067443  1.066154  1.069103  1.062491  1.063831  1.063272  1.062418  1.064636  1.065214  1.063325  1.064304  1.063697  1.063682 
dram[4]:  1.062909  1.060415  1.067955  1.067194  1.065251  1.067545  1.063769  1.063142  1.062337  1.060841  1.067437  1.066474  1.063019  1.063699  1.064356  1.062129 
dram[5]:  1.058815  1.062536  1.070181  1.067847  1.066430  1.068561  1.062574  1.063239  1.061531  1.063159  1.064429  1.066126  1.060481  1.061236  1.063808  1.063138 
dram[6]:  1.062018  1.061249  1.066930  1.068429  1.066749  1.063941  1.062997  1.065458  1.062053  1.062096  1.062440  1.064692  1.063027  1.065016  1.062944  1.064578 
dram[7]:  1.060631  1.060293  1.067677  1.068401  1.067138  1.066539  1.062336  1.061452  1.062695  1.061105  1.065196  1.064663  1.066285  1.064976  1.064069  1.063622 
dram[8]:  1.060803  1.060686  1.072230  1.070353  1.069653  1.070631  1.062961  1.064306  1.063255  1.063154  1.066252  1.067520  1.067573  1.066563  1.062760  1.064328 
dram[9]:  1.060144  1.059165  1.069749  1.068196  1.065070  1.064986  1.064987  1.065052  1.060684  1.060911  1.067428  1.065087  1.065266  1.064574  1.063704  1.062306 
dram[10]:  1.060525  1.059641  1.067252  1.068388  1.068864  1.068838  1.068505  1.064958  1.065574  1.061998  1.066351  1.067577  1.066968  1.063596  1.063670  1.063476 
dram[11]:  1.059303  1.058753  1.065335  1.062021  1.063193  1.065286  1.062980  1.060801  1.061711  1.060978  1.065097  1.062956  1.063741  1.061630  1.063527  1.060911 
average row locality = 86620755/81377659 = 1.064429
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377574    373937    389305    395357    396150    394723    373299    376369    382833    380915    378712    376902    386792    385261    394470    388345 
dram[1]:    380072    380301    404021    402058    398840    396705    388656    384008    380761    388385    382329    374855    389173    385382    394232    393484 
dram[2]:    380915    374923    392705    394014    393211    392595    379307    385378    382651    378678    371194    384710    382339    387910    386964    394162 
dram[3]:    375727    375965    389386    398379    395769    399357    382466    381079    378598    385539    380826    384367    381153    383465    390920    389754 
dram[4]:    377218    376055    397823    400855    390333    395064    379582    382900    385300    382500    383824    382118    381554    381668    389561    387684 
dram[5]:    376591    379436    405219    394283    397351    399198    384950    381846    384295    384941    381468    385592    378224    378750    390786    388610 
dram[6]:    381893    379647    395887    400391    395136    393735    380587    388101    379911    378812    376835    380247    376825    385484    391720    393624 
dram[7]:    377135    377348    401918    401360    398244    396116    378117    376954    379087    378359    384724    384505    386827    383956    387920    389941 
dram[8]:    379824    376011    406869    398644    397700    398008    379805    383954    381232    377664    385729    384297    388994    390165    385863    391760 
dram[9]:    375012    372922    405926    399397    390901    391019    385821    385371    377997    379249    387113    380724    384044    381909    388403    384709 
dram[10]:    378364    376139    394146    400510    390447    397501    387228    387040    383393    382309    384440    386556    389887    383650    389855    392431 
dram[11]:    377596    374347    395426    386041    384640    393972    384107    375463    377781    377878    380474    381281    386293    380422    389428    384596 
total dram reads = 74146214
bank skew: 406869/371194 = 1.10
chip skew: 6223262/6129745 = 1.02
number of total write accesses:
dram[0]:     79555     80204     81676     80507     79742     78928     80124     80934     80348     79717     80241     79891     80395     79830     83421     83856 
dram[1]:     82338     82113     83197     82707     79016     78847     81024     79144     80592     80291     80539     80562     83383     81854     83994     85273 
dram[2]:     82585     82815     81840     80298     78555     80723     80369     80839     79091     80904     79778     79320     81915     81589     85025     84959 
dram[3]:     82963     81415     82135     82480     78539     80262     81047     79521     78683     80949     79040     79358     79886     80062     84547     85570 
dram[4]:     82012     82126     81224     82950     78953     80501     78871     78335     79366     79093     80259     81142     81472     80946     83322     83936 
dram[5]:     82944     81245     81981     82512     79267     79397     80029     79076     80359     78989     81476     81191     80588     80739     83998     83809 
dram[6]:     81412     80354     80543     81884     79564     79418     78764     81648     77277     78165     80472     80689     82910     81690     84651     84847 
dram[7]:     79682     80961     82493     81545     78858     79082     80142     79850     79028     80597     80138     79307     81192     82697     84802     85081 
dram[8]:     81635     81337     81915     82407     79373     79956     81340     80541     80763     80312     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81045     83886     81765     79093     79739     79534     79792     80910     78909     80920     80637     79838     80721     85054     84008 
dram[10]:     81191     81683     80870     79746     81002     81685     80202     80302     80511     80186     80485     79980     80048     78972     83410     84287 
dram[11]:     81646     81482     79873     80237     80132     80606     79883     80277     79626     79562     80357     79676     81406     80074     82891     85173 
total dram writes = 15560628
bank skew: 85570/77277 = 1.11
chip skew: 1304874/1289369 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       748       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       918       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       701       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       721
dram[5]:        742       827       789       838       764       849       761       841       761       823       769       852       732       807       743       807
dram[6]:        800       761       799       778       799       762       798       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       764      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115608495 n_act=6752500 n_pre=6752484 n_ref_event=0 n_req=7184176 n_rd=6150944 n_rd_L2_A=0 n_write=0 n_wr_bk=1289369 bw_util=0.2213
n_activity=89190580 dram_eff=0.3337
bk0: 377574a 80192327i bk1: 373937a 80588470i bk2: 389305a 79096791i bk3: 395357a 78393091i bk4: 396150a 78387833i bk5: 394723a 78553959i bk6: 373299a 81000734i bk7: 376369a 80654397i bk8: 382833a 79874714i bk9: 380915a 79957982i bk10: 378712a 80159788i bk11: 376902a 80510786i bk12: 386792a 79310492i bk13: 385261a 79440813i bk14: 394470a 77986294i bk15: 388345a 78655904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060087
Row_Buffer_Locality_read = 0.061511
Row_Buffer_Locality_write = 0.051610
Bank_Level_Parallism = 10.023417
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221268 
total_CMD = 134503457 
util_bw = 29761252 
Wasted_Col = 56877566 
Wasted_Row = 1745643 
Idle = 46118996 

BW Util Bottlenecks: 
RCDc_limit = 93152971 
RCDWRc_limit = 8687010 
WTRc_limit = 36550752 
RTWc_limit = 26002620 
CCDLc_limit = 5801917 
rwq = 0 
CCDLc_limit_alone = 4060737 
WTRc_limit_alone = 35666138 
RTWc_limit_alone = 25146054 

Commands details: 
total_CMD = 134503457 
n_nop = 115608495 
Read = 6150944 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289369 
n_act = 6752500 
n_pre = 6752484 
n_ref = 0 
n_req = 7184176 
total_req = 7440313 

Dual Bus Interface Util: 
issued_total_row = 13504984 
issued_total_col = 7440313 
Row_Bus_Util =  0.100406 
CoL_Bus_Util = 0.055317 
Either_Row_CoL_Bus_Util = 0.140479 
Issued_on_Two_Bus_Simul_Util = 0.015244 
issued_two_Eff = 0.108512 
queue_avg = 14.384910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115443926 n_act=6811281 n_pre=6811265 n_ref_event=0 n_req=7270100 n_rd=6223262 n_rd_L2_A=0 n_write=0 n_wr_bk=1304874 bw_util=0.2239
n_activity=89256075 dram_eff=0.3374
bk0: 380072a 78179391i bk1: 380301a 78199590i bk2: 404021a 75707388i bk3: 402058a 75995769i bk4: 398840a 76622784i bk5: 396705a 76918310i bk6: 388656a 77827665i bk7: 384008a 78412410i bk8: 380761a 78664601i bk9: 388385a 77811313i bk10: 382329a 78361611i bk11: 374855a 79230540i bk12: 389173a 77392274i bk13: 385382a 77833935i bk14: 394232a 76510428i bk15: 393484a 76526453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063110
Row_Buffer_Locality_read = 0.064323
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.381286
Bank_Level_Parallism_Col = 2.504646
Bank_Level_Parallism_Ready = 1.227255
write_to_read_ratio_blp_rw_average = 0.190633
GrpLevelPara = 2.125457 

BW Util details:
bwutil = 0.223879 
total_CMD = 134503457 
util_bw = 30112544 
Wasted_Col = 56800793 
Wasted_Row = 1578041 
Idle = 46012079 

BW Util Bottlenecks: 
RCDc_limit = 93547695 
RCDWRc_limit = 8707038 
WTRc_limit = 36919968 
RTWc_limit = 26610498 
CCDLc_limit = 5876251 
rwq = 0 
CCDLc_limit_alone = 4103799 
WTRc_limit_alone = 36026205 
RTWc_limit_alone = 25731809 

Commands details: 
total_CMD = 134503457 
n_nop = 115443926 
Read = 6223262 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304874 
n_act = 6811281 
n_pre = 6811265 
n_ref = 0 
n_req = 7270100 
total_req = 7528136 

Dual Bus Interface Util: 
issued_total_row = 13622546 
issued_total_col = 7528136 
Row_Bus_Util =  0.101280 
CoL_Bus_Util = 0.055970 
Either_Row_CoL_Bus_Util = 0.141703 
Issued_on_Two_Bus_Simul_Util = 0.015547 
issued_two_Eff = 0.109717 
queue_avg = 16.315084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115553228 n_act=6775365 n_pre=6775349 n_ref_event=0 n_req=7204011 n_rd=6161656 n_rd_L2_A=0 n_write=0 n_wr_bk=1300605 bw_util=0.2219
n_activity=89196592 dram_eff=0.3346
bk0: 380915a 79156172i bk1: 374923a 79806540i bk2: 392705a 78311599i bk3: 394014a 78256186i bk4: 393211a 78310301i bk5: 392595a 78358778i bk6: 379307a 80054761i bk7: 385378a 79313476i bk8: 382651a 79625089i bk9: 378678a 80060293i bk10: 371194a 80826849i bk11: 384710a 79398344i bk12: 382339a 79359412i bk13: 387910a 78660539i bk14: 386964a 78463181i bk15: 394162a 77699668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059501
Row_Buffer_Locality_read = 0.061054
Row_Buffer_Locality_write = 0.050323
Bank_Level_Parallism = 10.100543
Bank_Level_Parallism_Col = 2.483923
Bank_Level_Parallism_Ready = 1.222749
write_to_read_ratio_blp_rw_average = 0.189514
GrpLevelPara = 2.109847 

BW Util details:
bwutil = 0.221920 
total_CMD = 134503457 
util_bw = 29849044 
Wasted_Col = 56884715 
Wasted_Row = 1680649 
Idle = 46089049 

BW Util Bottlenecks: 
RCDc_limit = 93261505 
RCDWRc_limit = 8775883 
WTRc_limit = 36843307 
RTWc_limit = 26113447 
CCDLc_limit = 5818212 
rwq = 0 
CCDLc_limit_alone = 4070020 
WTRc_limit_alone = 35951102 
RTWc_limit_alone = 25257460 

Commands details: 
total_CMD = 134503457 
n_nop = 115553228 
Read = 6161656 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300605 
n_act = 6775365 
n_pre = 6775349 
n_ref = 0 
n_req = 7204011 
total_req = 7462261 

Dual Bus Interface Util: 
issued_total_row = 13550714 
issued_total_col = 7462261 
Row_Bus_Util =  0.100746 
CoL_Bus_Util = 0.055480 
Either_Row_CoL_Bus_Util = 0.140890 
Issued_on_Two_Bus_Simul_Util = 0.015336 
issued_two_Eff = 0.108851 
queue_avg = 14.241230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2412
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115543219 n_act=6778819 n_pre=6778803 n_ref_event=0 n_req=7212752 n_rd=6172750 n_rd_L2_A=0 n_write=0 n_wr_bk=1296457 bw_util=0.2221
n_activity=89222095 dram_eff=0.3349
bk0: 375727a 79625004i bk1: 375965a 79944629i bk2: 389386a 78567539i bk3: 398379a 77452527i bk4: 395769a 78147430i bk5: 399357a 77663762i bk6: 382466a 79398547i bk7: 381079a 79914889i bk8: 378598a 80162712i bk9: 385539a 79069605i bk10: 380826a 79804799i bk11: 384367a 79382073i bk12: 381153a 79659435i bk13: 383465a 79439931i bk14: 390920a 78092904i bk15: 389754a 78048673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060162
Row_Buffer_Locality_read = 0.061658
Row_Buffer_Locality_write = 0.051281
Bank_Level_Parallism = 10.113138
Bank_Level_Parallism_Col = 2.485735
Bank_Level_Parallism_Ready = 1.223567
write_to_read_ratio_blp_rw_average = 0.189692
GrpLevelPara = 2.110897 

BW Util details:
bwutil = 0.222127 
total_CMD = 134503457 
util_bw = 29876828 
Wasted_Col = 56893855 
Wasted_Row = 1662780 
Idle = 46069994 

BW Util Bottlenecks: 
RCDc_limit = 93349033 
RCDWRc_limit = 8739164 
WTRc_limit = 36718275 
RTWc_limit = 26202451 
CCDLc_limit = 5830096 
rwq = 0 
CCDLc_limit_alone = 4076328 
WTRc_limit_alone = 35829847 
RTWc_limit_alone = 25337111 

Commands details: 
total_CMD = 134503457 
n_nop = 115543219 
Read = 6172750 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296457 
n_act = 6778819 
n_pre = 6778803 
n_ref = 0 
n_req = 7212752 
total_req = 7469207 

Dual Bus Interface Util: 
issued_total_row = 13557622 
issued_total_col = 7469207 
Row_Bus_Util =  0.100798 
CoL_Bus_Util = 0.055532 
Either_Row_CoL_Bus_Util = 0.140965 
Issued_on_Two_Bus_Simul_Util = 0.015365 
issued_two_Eff = 0.108996 
queue_avg = 14.464062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115549541 n_act=6776187 n_pre=6776171 n_ref_event=0 n_req=7211887 n_rd=6174039 n_rd_L2_A=0 n_write=0 n_wr_bk=1294508 bw_util=0.2221
n_activity=89247286 dram_eff=0.3347
bk0: 377218a 79876647i bk1: 376055a 79921970i bk2: 397823a 77936960i bk3: 400855a 77282888i bk4: 390333a 78762224i bk5: 395064a 78168063i bk6: 379582a 80157766i bk7: 382900a 79832963i bk8: 385300a 79452156i bk9: 382500a 79830933i bk10: 383824a 79673572i bk11: 382118a 79670034i bk12: 381554a 79671535i bk13: 381668a 79781858i bk14: 389561a 78525058i bk15: 387684a 78620189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060414
Row_Buffer_Locality_read = 0.062014
Row_Buffer_Locality_write = 0.050899
Bank_Level_Parallism = 10.078766
Bank_Level_Parallism_Col = 2.484926
Bank_Level_Parallism_Ready = 1.223920
write_to_read_ratio_blp_rw_average = 0.189174
GrpLevelPara = 2.109609 

BW Util details:
bwutil = 0.222107 
total_CMD = 134503457 
util_bw = 29874188 
Wasted_Col = 56912048 
Wasted_Row = 1671437 
Idle = 46045784 

BW Util Bottlenecks: 
RCDc_limit = 93347371 
RCDWRc_limit = 8724042 
WTRc_limit = 36722274 
RTWc_limit = 26138734 
CCDLc_limit = 5833608 
rwq = 0 
CCDLc_limit_alone = 4081910 
WTRc_limit_alone = 35833385 
RTWc_limit_alone = 25275925 

Commands details: 
total_CMD = 134503457 
n_nop = 115549541 
Read = 6174039 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294508 
n_act = 6776187 
n_pre = 6776171 
n_ref = 0 
n_req = 7211887 
total_req = 7468547 

Dual Bus Interface Util: 
issued_total_row = 13552358 
issued_total_col = 7468547 
Row_Bus_Util =  0.100758 
CoL_Bus_Util = 0.055527 
Either_Row_CoL_Bus_Util = 0.140918 
Issued_on_Two_Bus_Simul_Util = 0.015368 
issued_two_Eff = 0.109053 
queue_avg = 14.304271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115509794 n_act=6796673 n_pre=6796657 n_ref_event=0 n_req=7231959 n_rd=6191540 n_rd_L2_A=0 n_write=0 n_wr_bk=1297600 bw_util=0.2227
n_activity=89207324 dram_eff=0.3358
bk0: 376591a 79178774i bk1: 379436a 79036315i bk2: 405219a 76420209i bk3: 394283a 77444875i bk4: 397351a 77397685i bk5: 399198a 77154374i bk6: 384950a 78823516i bk7: 381846a 79315427i bk8: 384295a 78886811i bk9: 384941a 79018110i bk10: 381468a 79102277i bk11: 385592a 78710198i bk12: 378224a 79433902i bk13: 378750a 79371475i bk14: 390786a 77616955i bk15: 388610a 77810404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060189
Row_Buffer_Locality_read = 0.061822
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.223185
Bank_Level_Parallism_Col = 2.489593
Bank_Level_Parallism_Ready = 1.222920
write_to_read_ratio_blp_rw_average = 0.189702
GrpLevelPara = 2.115223 

BW Util details:
bwutil = 0.222720 
total_CMD = 134503457 
util_bw = 29956560 
Wasted_Col = 56867839 
Wasted_Row = 1605976 
Idle = 46073082 

BW Util Bottlenecks: 
RCDc_limit = 93505615 
RCDWRc_limit = 8738602 
WTRc_limit = 36812013 
RTWc_limit = 26264327 
CCDLc_limit = 5835225 
rwq = 0 
CCDLc_limit_alone = 4087400 
WTRc_limit_alone = 35925626 
RTWc_limit_alone = 25402889 

Commands details: 
total_CMD = 134503457 
n_nop = 115509794 
Read = 6191540 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297600 
n_act = 6796673 
n_pre = 6796657 
n_ref = 0 
n_req = 7231959 
total_req = 7489140 

Dual Bus Interface Util: 
issued_total_row = 13593330 
issued_total_col = 7489140 
Row_Bus_Util =  0.101063 
CoL_Bus_Util = 0.055680 
Either_Row_CoL_Bus_Util = 0.141213 
Issued_on_Two_Bus_Simul_Util = 0.015530 
issued_two_Eff = 0.109974 
queue_avg = 14.822613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8226
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115534313 n_act=6781858 n_pre=6781842 n_ref_event=0 n_req=7216320 n_rd=6178835 n_rd_L2_A=0 n_write=0 n_wr_bk=1294288 bw_util=0.2222
n_activity=89261598 dram_eff=0.3349
bk0: 381893a 79183452i bk1: 379647a 79623415i bk2: 395887a 78134860i bk3: 400391a 77456477i bk4: 395136a 78132653i bk5: 393735a 78223858i bk6: 380587a 79888580i bk7: 388101a 78889837i bk8: 379911a 80202145i bk9: 378812a 80268169i bk10: 376835a 80136591i bk11: 380247a 79719747i bk12: 376825a 79872641i bk13: 385484a 79061769i bk14: 391720a 77924908i bk15: 393624a 77668738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060205
Row_Buffer_Locality_read = 0.061656
Row_Buffer_Locality_write = 0.051567
Bank_Level_Parallism = 10.108928
Bank_Level_Parallism_Col = 2.486492
Bank_Level_Parallism_Ready = 1.223762
write_to_read_ratio_blp_rw_average = 0.189207
GrpLevelPara = 2.111614 

BW Util details:
bwutil = 0.222243 
total_CMD = 134503457 
util_bw = 29892492 
Wasted_Col = 56912097 
Wasted_Row = 1665655 
Idle = 46033213 

BW Util Bottlenecks: 
RCDc_limit = 93443580 
RCDWRc_limit = 8707786 
WTRc_limit = 36729240 
RTWc_limit = 26179205 
CCDLc_limit = 5827016 
rwq = 0 
CCDLc_limit_alone = 4080040 
WTRc_limit_alone = 35842788 
RTWc_limit_alone = 25318681 

Commands details: 
total_CMD = 134503457 
n_nop = 115534313 
Read = 6178835 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294288 
n_act = 6781858 
n_pre = 6781842 
n_ref = 0 
n_req = 7216320 
total_req = 7473123 

Dual Bus Interface Util: 
issued_total_row = 13563700 
issued_total_col = 7473123 
Row_Bus_Util =  0.100843 
CoL_Bus_Util = 0.055561 
Either_Row_CoL_Bus_Util = 0.141031 
Issued_on_Two_Bus_Simul_Util = 0.015373 
issued_two_Eff = 0.109002 
queue_avg = 14.381465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3815
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115524503 n_act=6785637 n_pre=6785621 n_ref_event=0 n_req=7221479 n_rd=6182511 n_rd_L2_A=0 n_write=0 n_wr_bk=1295455 bw_util=0.2224
n_activity=89268490 dram_eff=0.3351
bk0: 377135a 79788684i bk1: 377348a 79614210i bk2: 401918a 76909552i bk3: 401360a 77099140i bk4: 398244a 77662745i bk5: 396116a 77909783i bk6: 378117a 79898340i bk7: 376954a 80103238i bk8: 379087a 80116773i bk9: 378359a 79825543i bk10: 384724a 79096137i bk11: 384505a 79089076i bk12: 386827a 78759473i bk13: 383956a 78879818i bk14: 387920a 78144628i bk15: 389941a 78003750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060354
Row_Buffer_Locality_read = 0.061912
Row_Buffer_Locality_write = 0.051080
Bank_Level_Parallism = 10.148020
Bank_Level_Parallism_Col = 2.487014
Bank_Level_Parallism_Ready = 1.223075
write_to_read_ratio_blp_rw_average = 0.189601
GrpLevelPara = 2.112916 

BW Util details:
bwutil = 0.222387 
total_CMD = 134503457 
util_bw = 29911864 
Wasted_Col = 56905091 
Wasted_Row = 1656948 
Idle = 46029554 

BW Util Bottlenecks: 
RCDc_limit = 93439352 
RCDWRc_limit = 8729016 
WTRc_limit = 36730698 
RTWc_limit = 26253632 
CCDLc_limit = 5829326 
rwq = 0 
CCDLc_limit_alone = 4078871 
WTRc_limit_alone = 35844964 
RTWc_limit_alone = 25388911 

Commands details: 
total_CMD = 134503457 
n_nop = 115524503 
Read = 6182511 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295455 
n_act = 6785637 
n_pre = 6785621 
n_ref = 0 
n_req = 7221479 
total_req = 7477966 

Dual Bus Interface Util: 
issued_total_row = 13571258 
issued_total_col = 7477966 
Row_Bus_Util =  0.100899 
CoL_Bus_Util = 0.055597 
Either_Row_CoL_Bus_Util = 0.141104 
Issued_on_Two_Bus_Simul_Util = 0.015392 
issued_two_Eff = 0.109082 
queue_avg = 14.604468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6045
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115479489 n_act=6803110 n_pre=6803094 n_ref_event=0 n_req=7251161 n_rd=6206519 n_rd_L2_A=0 n_write=0 n_wr_bk=1302846 bw_util=0.2233
n_activity=89226361 dram_eff=0.3366
bk0: 379824a 78468196i bk1: 376011a 78977398i bk2: 406869a 75891336i bk3: 398644a 76603312i bk4: 397700a 77111125i bk5: 398008a 76974978i bk6: 379805a 78947711i bk7: 383954a 78681691i bk8: 381232a 78827694i bk9: 377664a 79293279i bk10: 385729a 78062826i bk11: 384297a 78177381i bk12: 388994a 77837146i bk13: 390165a 77535128i bk14: 385863a 77729868i bk15: 391760a 77183306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061790
Row_Buffer_Locality_read = 0.063294
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318835
Bank_Level_Parallism_Col = 2.498934
Bank_Level_Parallism_Ready = 1.225976
write_to_read_ratio_blp_rw_average = 0.190058
GrpLevelPara = 2.121928 

BW Util details:
bwutil = 0.223321 
total_CMD = 134503457 
util_bw = 30037460 
Wasted_Col = 56789248 
Wasted_Row = 1606912 
Idle = 46069837 

BW Util Bottlenecks: 
RCDc_limit = 93460231 
RCDWRc_limit = 8728676 
WTRc_limit = 36936625 
RTWc_limit = 26424017 
CCDLc_limit = 5857701 
rwq = 0 
CCDLc_limit_alone = 4098125 
WTRc_limit_alone = 36045717 
RTWc_limit_alone = 25555349 

Commands details: 
total_CMD = 134503457 
n_nop = 115479489 
Read = 6206519 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302846 
n_act = 6803110 
n_pre = 6803094 
n_ref = 0 
n_req = 7251161 
total_req = 7509365 

Dual Bus Interface Util: 
issued_total_row = 13606204 
issued_total_col = 7509365 
Row_Bus_Util =  0.101159 
CoL_Bus_Util = 0.055830 
Either_Row_CoL_Bus_Util = 0.141439 
Issued_on_Two_Bus_Simul_Util = 0.015551 
issued_two_Eff = 0.109946 
queue_avg = 15.418756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4188
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115557701 n_act=6775608 n_pre=6775592 n_ref_event=0 n_req=7210906 n_rd=6170517 n_rd_L2_A=0 n_write=0 n_wr_bk=1297165 bw_util=0.2221
n_activity=89202007 dram_eff=0.3349
bk0: 375012a 79799630i bk1: 372922a 80090561i bk2: 405926a 76342641i bk3: 399397a 77202570i bk4: 390901a 78488854i bk5: 391019a 78433873i bk6: 385821a 79189800i bk7: 385371a 79245725i bk8: 377997a 79772252i bk9: 379249a 79813466i bk10: 387113a 78751397i bk11: 380724a 79466516i bk12: 384044a 79278212i bk13: 381909a 79350721i bk14: 388403a 78066803i bk15: 384709a 78583234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060367
Row_Buffer_Locality_read = 0.061989
Row_Buffer_Locality_write = 0.050742
Bank_Level_Parallism = 10.144863
Bank_Level_Parallism_Col = 2.484639
Bank_Level_Parallism_Ready = 1.222878
write_to_read_ratio_blp_rw_average = 0.189646
GrpLevelPara = 2.111526 

BW Util details:
bwutil = 0.222081 
total_CMD = 134503457 
util_bw = 29870728 
Wasted_Col = 56855201 
Wasted_Row = 1679445 
Idle = 46098083 

BW Util Bottlenecks: 
RCDc_limit = 93257042 
RCDWRc_limit = 8753141 
WTRc_limit = 36716768 
RTWc_limit = 26148766 
CCDLc_limit = 5820987 
rwq = 0 
CCDLc_limit_alone = 4073955 
WTRc_limit_alone = 35829023 
RTWc_limit_alone = 25289479 

Commands details: 
total_CMD = 134503457 
n_nop = 115557701 
Read = 6170517 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297165 
n_act = 6775608 
n_pre = 6775592 
n_ref = 0 
n_req = 7210906 
total_req = 7467682 

Dual Bus Interface Util: 
issued_total_row = 13551200 
issued_total_col = 7467682 
Row_Bus_Util =  0.100750 
CoL_Bus_Util = 0.055520 
Either_Row_CoL_Bus_Util = 0.140857 
Issued_on_Two_Bus_Simul_Util = 0.015413 
issued_two_Eff = 0.109424 
queue_avg = 14.746704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7467
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115485602 n_act=6796650 n_pre=6796634 n_ref_event=0 n_req=7241184 n_rd=6203896 n_rd_L2_A=0 n_write=0 n_wr_bk=1294560 bw_util=0.223
n_activity=89396026 dram_eff=0.3355
bk0: 378364a 79494221i bk1: 376139a 79785888i bk2: 394146a 78061662i bk3: 400510a 77553398i bk4: 390447a 78387076i bk5: 397501a 77579671i bk6: 387228a 78886161i bk7: 387040a 78887610i bk8: 383393a 79326711i bk9: 382309a 79463566i bk10: 384440a 79178324i bk11: 386556a 79047376i bk12: 389887a 78558573i bk13: 383650a 79387771i bk14: 389855a 78202768i bk15: 392431a 77803347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061390
Row_Buffer_Locality_read = 0.062719
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.146306
Bank_Level_Parallism_Col = 2.490043
Bank_Level_Parallism_Ready = 1.224897
write_to_read_ratio_blp_rw_average = 0.188879
GrpLevelPara = 2.113830 

BW Util details:
bwutil = 0.222997 
total_CMD = 134503457 
util_bw = 29993824 
Wasted_Col = 56986729 
Wasted_Row = 1637932 
Idle = 45884972 

BW Util Bottlenecks: 
RCDc_limit = 93665280 
RCDWRc_limit = 8663747 
WTRc_limit = 36743483 
RTWc_limit = 26280561 
CCDLc_limit = 5851813 
rwq = 0 
CCDLc_limit_alone = 4091997 
WTRc_limit_alone = 35852429 
RTWc_limit_alone = 25411799 

Commands details: 
total_CMD = 134503457 
n_nop = 115485602 
Read = 6203896 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294560 
n_act = 6796650 
n_pre = 6796634 
n_ref = 0 
n_req = 7241184 
total_req = 7498456 

Dual Bus Interface Util: 
issued_total_row = 13593284 
issued_total_col = 7498456 
Row_Bus_Util =  0.101063 
CoL_Bus_Util = 0.055749 
Either_Row_CoL_Bus_Util = 0.141393 
Issued_on_Two_Bus_Simul_Util = 0.015419 
issued_two_Eff = 0.109049 
queue_avg = 14.971906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9719
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134503457 n_nop=115622242 n_act=6743971 n_pre=6743955 n_ref_event=0 n_req=7164820 n_rd=6129745 n_rd_L2_A=0 n_write=0 n_wr_bk=1292901 bw_util=0.2207
n_activity=89190169 dram_eff=0.3329
bk0: 377596a 80535053i bk1: 374347a 80883457i bk2: 395426a 79103444i bk3: 386041a 79891664i bk4: 384640a 80081475i bk5: 393972a 79061510i bk6: 384107a 80251020i bk7: 375463a 81215030i bk8: 377781a 80917173i bk9: 377878a 80967214i bk10: 380474a 80576547i bk11: 381281a 80395223i bk12: 386293a 79683504i bk13: 380422a 80571272i bk14: 389428a 79309019i bk15: 384596a 79391019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058738
Row_Buffer_Locality_read = 0.060158
Row_Buffer_Locality_write = 0.050333
Bank_Level_Parallism = 9.908199
Bank_Level_Parallism_Col = 2.472673
Bank_Level_Parallism_Ready = 1.222237
write_to_read_ratio_blp_rw_average = 0.188653
GrpLevelPara = 2.101253 

BW Util details:
bwutil = 0.220742 
total_CMD = 134503457 
util_bw = 29690584 
Wasted_Col = 56936409 
Wasted_Row = 1761658 
Idle = 46114806 

BW Util Bottlenecks: 
RCDc_limit = 93096860 
RCDWRc_limit = 8728033 
WTRc_limit = 36596720 
RTWc_limit = 25874439 
CCDLc_limit = 5773238 
rwq = 0 
CCDLc_limit_alone = 4040710 
WTRc_limit_alone = 35711041 
RTWc_limit_alone = 25027590 

Commands details: 
total_CMD = 134503457 
n_nop = 115622242 
Read = 6129745 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292901 
n_act = 6743971 
n_pre = 6743955 
n_ref = 0 
n_req = 7164820 
total_req = 7422646 

Dual Bus Interface Util: 
issued_total_row = 13487926 
issued_total_col = 7422646 
Row_Bus_Util =  0.100279 
CoL_Bus_Util = 0.055186 
Either_Row_CoL_Bus_Util = 0.140377 
Issued_on_Two_Bus_Simul_Util = 0.015088 
issued_two_Eff = 0.107480 
queue_avg = 13.592013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.592

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6288264, Miss = 3150240, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6253404, Miss = 3142926, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6329314, Miss = 3189183, Miss_rate = 0.504, Pending_hits = 19858, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6285136, Miss = 3176286, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6277705, Miss = 3140384, Miss_rate = 0.500, Pending_hits = 17846, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6267590, Miss = 3163466, Miss_rate = 0.505, Pending_hits = 17756, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6260634, Miss = 3145955, Miss_rate = 0.502, Pending_hits = 18011, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6340853, Miss = 3168999, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6290323, Miss = 3156293, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6355941, Miss = 3159944, Miss_rate = 0.497, Pending_hits = 18201, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6293289, Miss = 3169970, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6271150, Miss = 3163742, Miss_rate = 0.504, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6269568, Miss = 3149872, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6320672, Miss = 3171115, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6327493, Miss = 3165082, Miss_rate = 0.500, Pending_hits = 18144, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6339192, Miss = 3159641, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8356911, Miss = 3177122, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6316848, Miss = 3171604, Miss_rate = 0.502, Pending_hits = 18579, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6331377, Miss = 3166339, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6213838, Miss = 3146409, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8659664, Miss = 3168881, Miss_rate = 0.366, Pending_hits = 18827, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6317559, Miss = 3177248, Miss_rate = 0.503, Pending_hits = 19038, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6221357, Miss = 3146861, Miss_rate = 0.506, Pending_hits = 17881, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6223559, Miss = 3125106, Miss_rate = 0.502, Pending_hits = 17297, Reservation_fails = 6934
L2_total_cache_accesses = 155411641
L2_total_cache_misses = 75852668
L2_total_cache_miss_rate = 0.4881
L2_total_cache_pending_hits = 441473
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76173641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55608987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18537227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441473
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2943859
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1279581
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150761328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4650313
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155411641
icnt_total_pkts_simt_to_mem=155411641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155411641
Req_Network_cycles = 52448884
Req_Network_injected_packets_per_cycle =       2.9631 
Req_Network_conflicts_per_cycle =       1.3096
Req_Network_conflicts_per_cycle_util =       1.9866
Req_Bank_Level_Parallism =       4.4950
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4104
Req_Network_out_buffer_full_per_cycle =       0.0341
Req_Network_out_buffer_avg_util =       3.0374

Reply_Network_injected_packets_num = 155411641
Reply_Network_cycles = 52448884
Reply_Network_injected_packets_per_cycle =        2.9631
Reply_Network_conflicts_per_cycle =        1.4716
Reply_Network_conflicts_per_cycle_util =       2.2319
Reply_Bank_Level_Parallism =       4.4940
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1397
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0988
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 58 min, 31 sec (237511 sec)
gpgpu_simulation_rate = 4808 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 38: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 38 
gpu_sim_cycle = 35874
gpu_sim_insn = 311333
gpu_ipc =       8.6785
gpu_tot_sim_cycle = 52484758
gpu_tot_sim_insn = 1142403025
gpu_tot_ipc =      21.7664
gpu_tot_issued_cta = 53353
gpu_occupancy = 15.2053% 
gpu_tot_occupancy = 60.1000% 
max_total_param_size = 0
gpu_stall_dramfull = 15684258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6589
partiton_level_parallism_total  =       2.9615
partiton_level_parallism_util =       1.9044
partiton_level_parallism_util_total  =       4.6122
L2_BW  =      28.7827 GB/Sec
L2_BW_total  =     129.3597 GB/Sec
gpu_total_sim_rate=4808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7749142, Miss = 4394021, Miss_rate = 0.567, Pending_hits = 121648, Reservation_fails = 2215742
	L1D_cache_core[1]: Access = 7852585, Miss = 4437618, Miss_rate = 0.565, Pending_hits = 124596, Reservation_fails = 2126223
	L1D_cache_core[2]: Access = 7253763, Miss = 3940472, Miss_rate = 0.543, Pending_hits = 118654, Reservation_fails = 2093213
	L1D_cache_core[3]: Access = 7912964, Miss = 4440415, Miss_rate = 0.561, Pending_hits = 124851, Reservation_fails = 2192811
	L1D_cache_core[4]: Access = 8068667, Miss = 4591944, Miss_rate = 0.569, Pending_hits = 126906, Reservation_fails = 2184381
	L1D_cache_core[5]: Access = 7605886, Miss = 4122595, Miss_rate = 0.542, Pending_hits = 122216, Reservation_fails = 2106009
	L1D_cache_core[6]: Access = 8052928, Miss = 4518012, Miss_rate = 0.561, Pending_hits = 127684, Reservation_fails = 2214461
	L1D_cache_core[7]: Access = 8130570, Miss = 4630083, Miss_rate = 0.569, Pending_hits = 128016, Reservation_fails = 2337265
	L1D_cache_core[8]: Access = 8013124, Miss = 4519512, Miss_rate = 0.564, Pending_hits = 124327, Reservation_fails = 2132017
	L1D_cache_core[9]: Access = 7931658, Miss = 4440648, Miss_rate = 0.560, Pending_hits = 123856, Reservation_fails = 2201746
	L1D_cache_core[10]: Access = 8058517, Miss = 4510458, Miss_rate = 0.560, Pending_hits = 127008, Reservation_fails = 2211249
	L1D_cache_core[11]: Access = 8004105, Miss = 4471160, Miss_rate = 0.559, Pending_hits = 126784, Reservation_fails = 2229819
	L1D_cache_core[12]: Access = 7646518, Miss = 4281902, Miss_rate = 0.560, Pending_hits = 123744, Reservation_fails = 2084656
	L1D_cache_core[13]: Access = 7922950, Miss = 4467246, Miss_rate = 0.564, Pending_hits = 127479, Reservation_fails = 2215904
	L1D_cache_core[14]: Access = 7862911, Miss = 4365884, Miss_rate = 0.555, Pending_hits = 124168, Reservation_fails = 2126948
	L1D_cache_core[15]: Access = 7644081, Miss = 4256949, Miss_rate = 0.557, Pending_hits = 123590, Reservation_fails = 2083096
	L1D_cache_core[16]: Access = 7381180, Miss = 4039037, Miss_rate = 0.547, Pending_hits = 121847, Reservation_fails = 2069130
	L1D_cache_core[17]: Access = 7833577, Miss = 4408083, Miss_rate = 0.563, Pending_hits = 125034, Reservation_fails = 2090947
	L1D_cache_core[18]: Access = 7769928, Miss = 4353793, Miss_rate = 0.560, Pending_hits = 124324, Reservation_fails = 2162580
	L1D_cache_core[19]: Access = 7822086, Miss = 4404512, Miss_rate = 0.563, Pending_hits = 124428, Reservation_fails = 2181728
	L1D_cache_core[20]: Access = 8081312, Miss = 4576437, Miss_rate = 0.566, Pending_hits = 127410, Reservation_fails = 2184687
	L1D_cache_core[21]: Access = 7983707, Miss = 4488883, Miss_rate = 0.562, Pending_hits = 126908, Reservation_fails = 2130289
	L1D_cache_core[22]: Access = 7863648, Miss = 4423845, Miss_rate = 0.563, Pending_hits = 126275, Reservation_fails = 2187142
	L1D_cache_core[23]: Access = 7839849, Miss = 4403677, Miss_rate = 0.562, Pending_hits = 122440, Reservation_fails = 2137257
	L1D_cache_core[24]: Access = 7705943, Miss = 4284831, Miss_rate = 0.556, Pending_hits = 121143, Reservation_fails = 2047382
	L1D_cache_core[25]: Access = 7759877, Miss = 4350037, Miss_rate = 0.561, Pending_hits = 122436, Reservation_fails = 2139467
	L1D_cache_core[26]: Access = 7746972, Miss = 4271641, Miss_rate = 0.551, Pending_hits = 122708, Reservation_fails = 2129021
	L1D_cache_core[27]: Access = 7933025, Miss = 4472904, Miss_rate = 0.564, Pending_hits = 125628, Reservation_fails = 2068641
	L1D_cache_core[28]: Access = 7850872, Miss = 4379119, Miss_rate = 0.558, Pending_hits = 122432, Reservation_fails = 2230445
	L1D_cache_core[29]: Access = 7923773, Miss = 4504987, Miss_rate = 0.569, Pending_hits = 125014, Reservation_fails = 2266706
	L1D_total_cache_accesses = 235206118
	L1D_total_cache_misses = 131750705
	L1D_total_cache_miss_rate = 0.5601
	L1D_total_cache_pending_hits = 3733554
	L1D_total_cache_reservation_fails = 64780962
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99323755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3733553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118992718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64337502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8499709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3733576
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 398104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2411519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 443460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1846759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230549735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4656383

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17372566
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45171737
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 427983
ctas_completed 53353, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
223065, 216812, 250202, 244108, 236650, 234482, 243439, 220326, 237604, 239110, 213299, 231602, 223404, 230684, 225106, 193563, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7102193280
gpgpu_n_tot_w_icount = 221943540
gpgpu_n_stall_shd_mem = 95918597
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150778897
gpgpu_n_mem_write_global = 4656383
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271677089
gpgpu_n_store_insn = 13656409
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71378950
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79694105
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16224492
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16885959	W0_Idle:238933823	W0_Scoreboard:-464745886	W1:109090146	W2:31153939	W3:14921392	W4:9113177	W5:6353257	W6:4786150	W7:3821836	W8:3164165	W9:2691737	W10:2317476	W11:2052326	W12:1871814	W13:1711873	W14:1585093	W15:1446240	W16:1323482	W17:1224756	W18:1143007	W19:1078917	W20:1056993	W21:1065030	W22:1091956	W23:1077486	W24:1037479	W25:942211	W26:826893	W27:710793	W28:630191	W29:554891	W30:506430	W31:420398	W32:11172006
single_issue_nums: WS0:55719465	WS1:55331946	WS2:55556439	WS3:55335690	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019939232 {8:127492404,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 186255320 {40:4656383,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 804728864 {40:127492404,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37251064 {8:4656383,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28817067 	734787 	1521344 	3297510 	6603905 	9374571 	11788300 	12296142 	9265428 	2812977 	110613 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71108635 	54065854 	20733226 	6272091 	2595981 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	119423241 	4237056 	1704405 	2064002 	3286503 	2252212 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127587743 	20019618 	5891170 	1507800 	357833 	68301 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9217 	39249 	1319 	2017 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060747  1.060141  1.066397  1.068776  1.067613  1.066004  1.062372  1.063134  1.063193  1.061498  1.063961  1.062372  1.064793  1.064672  1.064492  1.062374 
dram[1]:  1.062619  1.064022  1.072225  1.071108  1.072122  1.069622  1.068749  1.066459  1.064758  1.066772  1.068874  1.064141  1.068007  1.066105  1.066873  1.064929 
dram[2]:  1.061782  1.059249  1.065988  1.066813  1.063930  1.065808  1.064165  1.063116  1.061510  1.061844  1.061028  1.064174  1.062367  1.063829  1.062245  1.064220 
dram[3]:  1.058987  1.060124  1.065158  1.067442  1.066160  1.069104  1.062523  1.063858  1.063278  1.062417  1.064634  1.065222  1.063334  1.064319  1.063695  1.063693 
dram[4]:  1.062912  1.060415  1.067963  1.067201  1.065262  1.067550  1.063789  1.063167  1.062336  1.060840  1.067448  1.066472  1.063023  1.063705  1.064359  1.062129 
dram[5]:  1.058815  1.062540  1.070189  1.067853  1.066441  1.068572  1.062608  1.063257  1.061530  1.063160  1.064427  1.066130  1.060493  1.061234  1.063807  1.063140 
dram[6]:  1.062019  1.061250  1.066945  1.068438  1.066750  1.063949  1.063021  1.065484  1.062055  1.062097  1.062442  1.064693  1.063032  1.065020  1.062947  1.064577 
dram[7]:  1.060629  1.060299  1.067685  1.068403  1.067160  1.066542  1.062378  1.061484  1.062695  1.061104  1.065203  1.064666  1.066284  1.064977  1.064069  1.063627 
dram[8]:  1.060807  1.060693  1.072233  1.070369  1.069664  1.070631  1.062977  1.064343  1.063257  1.063152  1.066253  1.067519  1.067574  1.066563  1.062760  1.064327 
dram[9]:  1.060146  1.059172  1.069755  1.068207  1.065073  1.064992  1.065012  1.065089  1.060686  1.060917  1.067427  1.065091  1.065275  1.064577  1.063710  1.062304 
dram[10]:  1.060531  1.059641  1.067256  1.068393  1.068872  1.068845  1.068530  1.065005  1.065572  1.061997  1.066352  1.067577  1.066971  1.063604  1.063676  1.063485 
dram[11]:  1.059302  1.058756  1.065337  1.062025  1.063196  1.065294  1.062999  1.060827  1.061710  1.060979  1.065104  1.062960  1.063758  1.061638  1.063535  1.060911 
average row locality = 86622975/81379197 = 1.064436
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377583    373954    389309    395364    396162    394739    373319    376399    382842    380921    378716    376912    386802    385276    394480    388359 
dram[1]:    380085    380313    404030    402065    398855    396719    388666    384030    380772    388391    382337    374862    389184    385396    394241    393490 
dram[2]:    380922    374934    392715    394019    393224    392603    379336    385402    382662    378687    371199    384716    382345    387918    386973    394169 
dram[3]:    375740    375978    389395    398386    395781    399366    382493    381103    378611    385544    380834    384374    381164    383482    390933    389767 
dram[4]:    377228    376072    397835    400864    390347    395079    379596    382924    385303    382505    383835    382130    381573    381679    389571    387690 
dram[5]:    376594    379443    405230    394289    397361    399206    384972    381875    384303    384947    381479    385598    378231    378762    390790    388613 
dram[6]:    381901    379655    395901    400398    395144    393745    380615    388125    379916    378819    376841    380255    376837    385490    391731    393631 
dram[7]:    377145    377360    401928    401366    398265    396130    378143    376978    379091    378365    384729    384513    386834    383963    387924    389946 
dram[8]:    379832    376018    406878    398655    397708    398016    379821    383991    381240    377672    385736    384308    389006    390168    385863    391766 
dram[9]:    375020    372929    405937    399409    390912    391026    385840    385399    378003    379262    387120    380731    384054    381917    388413    384716 
dram[10]:    378375    376146    394154    400524    390458    397519    387250    387063    383404    382316    384447    386568    389901    383661    389865    392435 
dram[11]:    377601    374349    395430    386050    384659    393986    384130    375483    377788    377884    380480    381289    386311    380432    389435    384598 
total dram reads = 74148313
bank skew: 406878/371199 = 1.10
chip skew: 6223436/6129905 = 1.02
number of total write accesses:
dram[0]:     79556     80205     81679     80508     79742     78930     80125     80934     80351     79717     80243     79892     80396     79831     83422     83856 
dram[1]:     82346     82114     83198     82707     79017     78847     81024     79145     80592     80291     80540     80563     83383     81854     83995     85273 
dram[2]:     82585     82816     81841     80298     78555     80723     80369     80839     79092     80904     79778     79321     81916     81590     85025     84960 
dram[3]:     82967     81421     82137     82481     78540     80262     81047     79522     78684     80949     79041     79361     79887     80062     84548     85571 
dram[4]:     82016     82126     81229     82952     78955     80501     78871     78335     79367     79093     80259     81144     81474     80947     83322     83937 
dram[5]:     82944     81245     81981     82513     79267     79397     80029     79078     80359     78989     81476     81191     80588     80740     83998     83809 
dram[6]:     81413     80355     80543     81886     79564     79418     78766     81649     77277     78165     80472     80691     82912     81691     84653     84847 
dram[7]:     79683     80963     82493     81549     78858     79082     80142     79850     79028     80597     80139     79308     81193     82698     84806     85081 
dram[8]:     81636     81340     81915     82407     79373     79958     81341     80542     80763     80313     80991     81171     81728     81535     84502     83340 
dram[9]:     81314     81046     83886     81765     79093     79739     79534     79792     80910     78909     80920     80638     79839     80721     85054     84008 
dram[10]:     81191     81683     80870     79747     81002     81686     80202     80302     80511     80187     80485     79980     80048     78974     83412     84287 
dram[11]:     81653     81482     79873     80242     80132     80607     79884     80278     79627     79563     80357     79676     81406     80074     82894     85174 
total dram writes = 15560784
bank skew: 85571/77277 = 1.11
chip skew: 1304889/1289387 = 1.01
average mf latency per bank:
dram[0]:        755       770       766       803       765       780       749       770       761       769       753       762       751       772       746       754
dram[1]:        888       927       936       925       929       942       933       921       896       913       943       919       902       906       897       893
dram[2]:        734       706       741       736       727       714       718       712       715       691       712       713       701       695       702       699
dram[3]:        735       753       737       743       733       739       726       730       731       727       734       753       718       730       719       718
dram[4]:        780       738       793       783       783       742       791       755       794       736       801       757       757       730       754       722
dram[5]:        742       827       789       838       764       849       762       841       761       824       769       852       732       807       743       807
dram[6]:        800       762       799       778       799       762       799       764       801       752       813       771       780       753       757       732
dram[7]:        762       739       755       765       746       739       739       721       722       715       749       736       727       724       715       711
dram[8]:       2391       741       788       772       762       758       740       745       749       743       756       760       747       750       724       732
dram[9]:        785       792       798       812       782       813       784       821       762       795       792       817       786       798       768       773
dram[10]:       1032       755      1069       783      1054       778      2208       765      1081       752      1106       774      1052       747      1035       751
dram[11]:        712       706       725       717       704       719       712       697       704       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115699990 n_act=6752647 n_pre=6752631 n_ref_event=0 n_req=7184386 n_rd=6151137 n_rd_L2_A=0 n_write=0 n_wr_bk=1289387 bw_util=0.2211
n_activity=89200367 dram_eff=0.3337
bk0: 377583a 80283826i bk1: 373954a 80679589i bk2: 389309a 79188408i bk3: 395364a 78484716i bk4: 396162a 78479535i bk5: 394739a 78645328i bk6: 373319a 81091857i bk7: 376399a 80745930i bk8: 382842a 79966175i bk9: 380921a 80049772i bk10: 378716a 80251504i bk11: 376912a 80602247i bk12: 386802a 79402105i bk13: 385276a 79532211i bk14: 394480a 78077741i bk15: 388359a 78747425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060094
Row_Buffer_Locality_read = 0.061519
Row_Buffer_Locality_write = 0.051609
Bank_Level_Parallism = 10.022885
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223355
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221123 
total_CMD = 134595453 
util_bw = 29762096 
Wasted_Col = 56880404 
Wasted_Row = 1747794 
Idle = 46205159 

BW Util Bottlenecks: 
RCDc_limit = 93155841 
RCDWRc_limit = 8687215 
WTRc_limit = 36550868 
RTWc_limit = 26002858 
CCDLc_limit = 5801977 
rwq = 0 
CCDLc_limit_alone = 4060781 
WTRc_limit_alone = 35666248 
RTWc_limit_alone = 25146282 

Commands details: 
total_CMD = 134595453 
n_nop = 115699990 
Read = 6151137 
Write = 0 
L2_Alloc = 0 
L2_WB = 1289387 
n_act = 6752647 
n_pre = 6752631 
n_ref = 0 
n_req = 7184386 
total_req = 7440524 

Dual Bus Interface Util: 
issued_total_row = 13505278 
issued_total_col = 7440524 
Row_Bus_Util =  0.100340 
CoL_Bus_Util = 0.055281 
Either_Row_CoL_Bus_Util = 0.140387 
Issued_on_Two_Bus_Simul_Util = 0.015233 
issued_two_Eff = 0.108510 
queue_avg = 14.375080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115535492 n_act=6811403 n_pre=6811387 n_ref_event=0 n_req=7270283 n_rd=6223436 n_rd_L2_A=0 n_write=0 n_wr_bk=1304889 bw_util=0.2237
n_activity=89265320 dram_eff=0.3373
bk0: 380085a 78270803i bk1: 380313a 78291111i bk2: 404030a 75798975i bk3: 402065a 76087519i bk4: 398855a 76714051i bk5: 396719a 77009813i bk6: 388666a 77919549i bk7: 384030a 78503981i bk8: 380772a 78756105i bk9: 388391a 77902977i bk10: 382337a 78453306i bk11: 374862a 79322199i bk12: 389184a 77484029i bk13: 385396a 77925368i bk14: 394241a 76601976i bk15: 393490a 76618171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063117
Row_Buffer_Locality_read = 0.064331
Row_Buffer_Locality_write = 0.055899
Bank_Level_Parallism = 10.380779
Bank_Level_Parallism_Col = 2.504604
Bank_Level_Parallism_Ready = 1.227250
write_to_read_ratio_blp_rw_average = 0.190629
GrpLevelPara = 2.125425 

BW Util details:
bwutil = 0.223732 
total_CMD = 134595453 
util_bw = 30113300 
Wasted_Col = 56803216 
Wasted_Row = 1580129 
Idle = 46098808 

BW Util Bottlenecks: 
RCDc_limit = 93550225 
RCDWRc_limit = 8707148 
WTRc_limit = 36920009 
RTWc_limit = 26610554 
CCDLc_limit = 5876297 
rwq = 0 
CCDLc_limit_alone = 4103837 
WTRc_limit_alone = 36026244 
RTWc_limit_alone = 25731859 

Commands details: 
total_CMD = 134595453 
n_nop = 115535492 
Read = 6223436 
Write = 0 
L2_Alloc = 0 
L2_WB = 1304889 
n_act = 6811403 
n_pre = 6811387 
n_ref = 0 
n_req = 7270283 
total_req = 7528325 

Dual Bus Interface Util: 
issued_total_row = 13622790 
issued_total_col = 7528325 
Row_Bus_Util =  0.101213 
CoL_Bus_Util = 0.055933 
Either_Row_CoL_Bus_Util = 0.141609 
Issued_on_Two_Bus_Simul_Util = 0.015537 
issued_two_Eff = 0.109715 
queue_avg = 16.303936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3039
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115644820 n_act=6775480 n_pre=6775464 n_ref_event=0 n_req=7204186 n_rd=6161824 n_rd_L2_A=0 n_write=0 n_wr_bk=1300612 bw_util=0.2218
n_activity=89205159 dram_eff=0.3346
bk0: 380922a 79247924i bk1: 374934a 79897939i bk2: 392715a 78403159i bk3: 394019a 78347960i bk4: 393224a 78401979i bk5: 392603a 78450434i bk6: 379336a 80146375i bk7: 385402a 79405129i bk8: 382662a 79716452i bk9: 378687a 80151797i bk10: 371199a 80918678i bk11: 384716a 79489986i bk12: 382345a 79451175i bk13: 387918a 78752148i bk14: 386973a 78554740i bk15: 394169a 77791357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059508
Row_Buffer_Locality_read = 0.061062
Row_Buffer_Locality_write = 0.050322
Bank_Level_Parallism = 10.100083
Bank_Level_Parallism_Col = 2.483882
Bank_Level_Parallism_Ready = 1.222744
write_to_read_ratio_blp_rw_average = 0.189510
GrpLevelPara = 2.109817 

BW Util details:
bwutil = 0.221774 
total_CMD = 134595453 
util_bw = 29849744 
Wasted_Col = 56887063 
Wasted_Row = 1682524 
Idle = 46176122 

BW Util Bottlenecks: 
RCDc_limit = 93263916 
RCDWRc_limit = 8775970 
WTRc_limit = 36843362 
RTWc_limit = 26113551 
CCDLc_limit = 5818248 
rwq = 0 
CCDLc_limit_alone = 4070054 
WTRc_limit_alone = 35951155 
RTWc_limit_alone = 25257564 

Commands details: 
total_CMD = 134595453 
n_nop = 115644820 
Read = 6161824 
Write = 0 
L2_Alloc = 0 
L2_WB = 1300612 
n_act = 6775480 
n_pre = 6775464 
n_ref = 0 
n_req = 7204186 
total_req = 7462436 

Dual Bus Interface Util: 
issued_total_row = 13550944 
issued_total_col = 7462436 
Row_Bus_Util =  0.100679 
CoL_Bus_Util = 0.055443 
Either_Row_CoL_Bus_Util = 0.140797 
Issued_on_Two_Bus_Simul_Util = 0.015326 
issued_two_Eff = 0.108848 
queue_avg = 14.231496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2315
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115634681 n_act=6778975 n_pre=6778959 n_ref_event=0 n_req=7212970 n_rd=6172951 n_rd_L2_A=0 n_write=0 n_wr_bk=1296480 bw_util=0.222
n_activity=89232898 dram_eff=0.3348
bk0: 375740a 79716440i bk1: 375978a 80035985i bk2: 389395a 78658978i bk3: 398386a 77544107i bk4: 395781a 78238927i bk5: 399366a 77755344i bk6: 382493a 79489877i bk7: 381103a 80006230i bk8: 378611a 80254124i bk9: 385544a 79161333i bk10: 380834a 79896328i bk11: 384374a 79473737i bk12: 381164a 79750969i bk13: 383482a 79531430i bk14: 390933a 78184216i bk15: 389767a 78140228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060169
Row_Buffer_Locality_read = 0.061666
Row_Buffer_Locality_write = 0.051280
Bank_Level_Parallism = 10.112535
Bank_Level_Parallism_Col = 2.485680
Bank_Level_Parallism_Ready = 1.223561
write_to_read_ratio_blp_rw_average = 0.189689
GrpLevelPara = 2.110855 

BW Util details:
bwutil = 0.221982 
total_CMD = 134595453 
util_bw = 29877724 
Wasted_Col = 56897060 
Wasted_Row = 1665140 
Idle = 46155529 

BW Util Bottlenecks: 
RCDc_limit = 93352157 
RCDWRc_limit = 8739390 
WTRc_limit = 36718381 
RTWc_limit = 26202629 
CCDLc_limit = 5830148 
rwq = 0 
CCDLc_limit_alone = 4076366 
WTRc_limit_alone = 35829947 
RTWc_limit_alone = 25337281 

Commands details: 
total_CMD = 134595453 
n_nop = 115634681 
Read = 6172951 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296480 
n_act = 6778975 
n_pre = 6778959 
n_ref = 0 
n_req = 7212970 
total_req = 7469431 

Dual Bus Interface Util: 
issued_total_row = 13557934 
issued_total_col = 7469431 
Row_Bus_Util =  0.100731 
CoL_Bus_Util = 0.055495 
Either_Row_CoL_Bus_Util = 0.140872 
Issued_on_Two_Bus_Simul_Util = 0.015354 
issued_two_Eff = 0.108993 
queue_avg = 14.454177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4542
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115641020 n_act=6776340 n_pre=6776324 n_ref_event=0 n_req=7212092 n_rd=6174231 n_rd_L2_A=0 n_write=0 n_wr_bk=1294528 bw_util=0.222
n_activity=89257604 dram_eff=0.3347
bk0: 377228a 79968192i bk1: 376072a 80013133i bk2: 397835a 78028408i bk3: 400864a 77374494i bk4: 390347a 78853693i bk5: 395079a 78259439i bk6: 379596a 80249440i bk7: 382924a 79924267i bk8: 385303a 79543953i bk9: 382505a 79922684i bk10: 383835a 79765264i bk11: 382130a 79761298i bk12: 381573a 79762561i bk13: 381679a 79873384i bk14: 389571a 78616632i bk15: 387690a 78711834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060420
Row_Buffer_Locality_read = 0.062020
Row_Buffer_Locality_write = 0.050898
Bank_Level_Parallism = 10.078201
Bank_Level_Parallism_Col = 2.484876
Bank_Level_Parallism_Ready = 1.223914
write_to_read_ratio_blp_rw_average = 0.189170
GrpLevelPara = 2.109571 

BW Util details:
bwutil = 0.221962 
total_CMD = 134595453 
util_bw = 29875036 
Wasted_Col = 56915042 
Wasted_Row = 1673714 
Idle = 46131661 

BW Util Bottlenecks: 
RCDc_limit = 93350475 
RCDWRc_limit = 8724213 
WTRc_limit = 36722414 
RTWc_limit = 26138888 
CCDLc_limit = 5833663 
rwq = 0 
CCDLc_limit_alone = 4081955 
WTRc_limit_alone = 35833517 
RTWc_limit_alone = 25276077 

Commands details: 
total_CMD = 134595453 
n_nop = 115641020 
Read = 6174231 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294528 
n_act = 6776340 
n_pre = 6776324 
n_ref = 0 
n_req = 7212092 
total_req = 7468759 

Dual Bus Interface Util: 
issued_total_row = 13552664 
issued_total_col = 7468759 
Row_Bus_Util =  0.100692 
CoL_Bus_Util = 0.055490 
Either_Row_CoL_Bus_Util = 0.140825 
Issued_on_Two_Bus_Simul_Util = 0.015357 
issued_two_Eff = 0.109050 
queue_avg = 14.294496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115601426 n_act=6796778 n_pre=6796762 n_ref_event=0 n_req=7232116 n_rd=6191693 n_rd_L2_A=0 n_write=0 n_wr_bk=1297604 bw_util=0.2226
n_activity=89215591 dram_eff=0.3358
bk0: 376594a 79270624i bk1: 379443a 79128071i bk2: 405230a 76511868i bk3: 394289a 77536649i bk4: 397361a 77489445i bk5: 399206a 77246236i bk6: 384972a 78915184i bk7: 381875a 79406311i bk8: 384303a 78978377i bk9: 384947a 79109850i bk10: 381479a 79193614i bk11: 385598a 78801980i bk12: 378231a 79525792i bk13: 378762a 79462844i bk14: 390790a 77708719i bk15: 388613a 77902292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060195
Row_Buffer_Locality_read = 0.061829
Row_Buffer_Locality_write = 0.050470
Bank_Level_Parallism = 10.222743
Bank_Level_Parallism_Col = 2.489554
Bank_Level_Parallism_Ready = 1.222916
write_to_read_ratio_blp_rw_average = 0.189698
GrpLevelPara = 2.115194 

BW Util details:
bwutil = 0.222572 
total_CMD = 134595453 
util_bw = 29957188 
Wasted_Col = 56870031 
Wasted_Row = 1607823 
Idle = 46160411 

BW Util Bottlenecks: 
RCDc_limit = 93507906 
RCDWRc_limit = 8738659 
WTRc_limit = 36812068 
RTWc_limit = 26264361 
CCDLc_limit = 5835239 
rwq = 0 
CCDLc_limit_alone = 4087410 
WTRc_limit_alone = 35925677 
RTWc_limit_alone = 25402923 

Commands details: 
total_CMD = 134595453 
n_nop = 115601426 
Read = 6191693 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297604 
n_act = 6796778 
n_pre = 6796762 
n_ref = 0 
n_req = 7232116 
total_req = 7489297 

Dual Bus Interface Util: 
issued_total_row = 13593540 
issued_total_col = 7489297 
Row_Bus_Util =  0.100996 
CoL_Bus_Util = 0.055643 
Either_Row_CoL_Bus_Util = 0.141119 
Issued_on_Two_Bus_Simul_Util = 0.015519 
issued_two_Eff = 0.109972 
queue_avg = 14.812483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8125
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115625867 n_act=6781989 n_pre=6781973 n_ref_event=0 n_req=7216503 n_rd=6179004 n_rd_L2_A=0 n_write=0 n_wr_bk=1294302 bw_util=0.2221
n_activity=89270179 dram_eff=0.3349
bk0: 381901a 79275027i bk1: 379655a 79715008i bk2: 395901a 78226506i bk3: 400398a 77548191i bk4: 395144a 78224267i bk5: 393745a 78315557i bk6: 380615a 79979618i bk7: 388125a 78981131i bk8: 379916a 80293928i bk9: 378819a 80359864i bk10: 376841a 80228274i bk11: 380255a 79811287i bk12: 376837a 79964057i bk13: 385490a 79153519i bk14: 391731a 78016307i bk15: 393631a 77760354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060211
Row_Buffer_Locality_read = 0.061663
Row_Buffer_Locality_write = 0.051566
Bank_Level_Parallism = 10.108445
Bank_Level_Parallism_Col = 2.486448
Bank_Level_Parallism_Ready = 1.223757
write_to_read_ratio_blp_rw_average = 0.189204
GrpLevelPara = 2.111581 

BW Util details:
bwutil = 0.222097 
total_CMD = 134595453 
util_bw = 29893224 
Wasted_Col = 56914662 
Wasted_Row = 1667552 
Idle = 46120015 

BW Util Bottlenecks: 
RCDc_limit = 93446152 
RCDWRc_limit = 8707976 
WTRc_limit = 36729311 
RTWc_limit = 26179320 
CCDLc_limit = 5827054 
rwq = 0 
CCDLc_limit_alone = 4080074 
WTRc_limit_alone = 35842857 
RTWc_limit_alone = 25318794 

Commands details: 
total_CMD = 134595453 
n_nop = 115625867 
Read = 6179004 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294302 
n_act = 6781989 
n_pre = 6781973 
n_ref = 0 
n_req = 7216503 
total_req = 7473306 

Dual Bus Interface Util: 
issued_total_row = 13563962 
issued_total_col = 7473306 
Row_Bus_Util =  0.100776 
CoL_Bus_Util = 0.055524 
Either_Row_CoL_Bus_Util = 0.140938 
Issued_on_Two_Bus_Simul_Util = 0.015362 
issued_two_Eff = 0.109000 
queue_avg = 14.371636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3716
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115616082 n_act=6785755 n_pre=6785739 n_ref_event=0 n_req=7221657 n_rd=6182680 n_rd_L2_A=0 n_write=0 n_wr_bk=1295470 bw_util=0.2222
n_activity=89277021 dram_eff=0.3351
bk0: 377145a 79880136i bk1: 377360a 79705625i bk2: 401928a 77001255i bk3: 401366a 77190798i bk4: 398265a 77754199i bk5: 396130a 78001155i bk6: 378143a 79989912i bk7: 376978a 80194695i bk8: 379091a 80208547i bk9: 378365a 79917236i bk10: 384729a 79187956i bk11: 384513a 79180737i bk12: 386834a 78851004i bk13: 383963a 78971430i bk14: 387924a 78236348i bk15: 389946a 78095580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060360
Row_Buffer_Locality_read = 0.061920
Row_Buffer_Locality_write = 0.051080
Bank_Level_Parallism = 10.147561
Bank_Level_Parallism_Col = 2.486972
Bank_Level_Parallism_Ready = 1.223070
write_to_read_ratio_blp_rw_average = 0.189598
GrpLevelPara = 2.112885 

BW Util details:
bwutil = 0.222241 
total_CMD = 134595453 
util_bw = 29912600 
Wasted_Col = 56907451 
Wasted_Row = 1658789 
Idle = 46116613 

BW Util Bottlenecks: 
RCDc_limit = 93441786 
RCDWRc_limit = 8729118 
WTRc_limit = 36730733 
RTWc_limit = 26253761 
CCDLc_limit = 5829372 
rwq = 0 
CCDLc_limit_alone = 4078907 
WTRc_limit_alone = 35844999 
RTWc_limit_alone = 25389030 

Commands details: 
total_CMD = 134595453 
n_nop = 115616082 
Read = 6182680 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295470 
n_act = 6785755 
n_pre = 6785739 
n_ref = 0 
n_req = 7221657 
total_req = 7478150 

Dual Bus Interface Util: 
issued_total_row = 13571494 
issued_total_col = 7478150 
Row_Bus_Util =  0.100832 
CoL_Bus_Util = 0.055560 
Either_Row_CoL_Bus_Util = 0.141010 
Issued_on_Two_Bus_Simul_Util = 0.015381 
issued_two_Eff = 0.109080 
queue_avg = 14.594488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115571079 n_act=6803231 n_pre=6803215 n_ref_event=0 n_req=7251329 n_rd=6206678 n_rd_L2_A=0 n_write=0 n_wr_bk=1302855 bw_util=0.2232
n_activity=89235122 dram_eff=0.3366
bk0: 379832a 78559789i bk1: 376018a 79069024i bk2: 406878a 75982947i bk3: 398655a 76695114i bk4: 397708a 77202984i bk5: 398016a 77066506i bk6: 379821a 79039126i bk7: 383991a 78772544i bk8: 381240a 78919320i bk9: 377672a 79384723i bk10: 385736a 78154516i bk11: 384308a 78268809i bk12: 389006a 77928581i bk13: 390168a 77626963i bk14: 385863a 77821865i bk15: 391766a 77275011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061795
Row_Buffer_Locality_read = 0.063300
Row_Buffer_Locality_write = 0.052858
Bank_Level_Parallism = 10.318336
Bank_Level_Parallism_Col = 2.498892
Bank_Level_Parallism_Ready = 1.225972
write_to_read_ratio_blp_rw_average = 0.190054
GrpLevelPara = 2.121897 

BW Util details:
bwutil = 0.223173 
total_CMD = 134595453 
util_bw = 30038132 
Wasted_Col = 56791711 
Wasted_Row = 1608981 
Idle = 46156629 

BW Util Bottlenecks: 
RCDc_limit = 93462743 
RCDWRc_limit = 8728793 
WTRc_limit = 36936679 
RTWc_limit = 26424108 
CCDLc_limit = 5857729 
rwq = 0 
CCDLc_limit_alone = 4098153 
WTRc_limit_alone = 36045771 
RTWc_limit_alone = 25555440 

Commands details: 
total_CMD = 134595453 
n_nop = 115571079 
Read = 6206678 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302855 
n_act = 6803231 
n_pre = 6803215 
n_ref = 0 
n_req = 7251329 
total_req = 7509533 

Dual Bus Interface Util: 
issued_total_row = 13606446 
issued_total_col = 7509533 
Row_Bus_Util =  0.101091 
CoL_Bus_Util = 0.055793 
Either_Row_CoL_Bus_Util = 0.141345 
Issued_on_Two_Bus_Simul_Util = 0.015540 
issued_two_Eff = 0.109943 
queue_avg = 15.408219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4082
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115649294 n_act=6775723 n_pre=6775707 n_ref_event=0 n_req=7211080 n_rd=6170688 n_rd_L2_A=0 n_write=0 n_wr_bk=1297168 bw_util=0.2219
n_activity=89210886 dram_eff=0.3348
bk0: 375020a 79891269i bk1: 372929a 80182299i bk2: 405937a 76434244i bk3: 399409a 77294207i bk4: 390912a 78580401i bk5: 391026a 78525628i bk6: 385840a 79281406i bk7: 385399a 79337095i bk8: 378003a 79863993i bk9: 379262a 79904977i bk10: 387120a 78843045i bk11: 380731a 79558194i bk12: 384054a 79369847i bk13: 381917a 79442401i bk14: 388413a 78158452i bk15: 384716a 78674845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060373
Row_Buffer_Locality_read = 0.061997
Row_Buffer_Locality_write = 0.050741
Bank_Level_Parallism = 10.144381
Bank_Level_Parallism_Col = 2.484597
Bank_Level_Parallism_Ready = 1.222873
write_to_read_ratio_blp_rw_average = 0.189641
GrpLevelPara = 2.111495 

BW Util details:
bwutil = 0.221935 
total_CMD = 134595453 
util_bw = 29871424 
Wasted_Col = 56857608 
Wasted_Row = 1681464 
Idle = 46184957 

BW Util Bottlenecks: 
RCDc_limit = 93259587 
RCDWRc_limit = 8753183 
WTRc_limit = 36716768 
RTWc_limit = 26148784 
CCDLc_limit = 5821008 
rwq = 0 
CCDLc_limit_alone = 4073976 
WTRc_limit_alone = 35829023 
RTWc_limit_alone = 25289497 

Commands details: 
total_CMD = 134595453 
n_nop = 115649294 
Read = 6170688 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297168 
n_act = 6775723 
n_pre = 6775707 
n_ref = 0 
n_req = 7211080 
total_req = 7467856 

Dual Bus Interface Util: 
issued_total_row = 13551430 
issued_total_col = 7467856 
Row_Bus_Util =  0.100683 
CoL_Bus_Util = 0.055484 
Either_Row_CoL_Bus_Util = 0.140764 
Issued_on_Two_Bus_Simul_Util = 0.015403 
issued_two_Eff = 0.109422 
queue_avg = 14.736625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7366
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115577134 n_act=6796784 n_pre=6796768 n_ref_event=0 n_req=7241380 n_rd=6204086 n_rd_L2_A=0 n_write=0 n_wr_bk=1294567 bw_util=0.2229
n_activity=89406370 dram_eff=0.3355
bk0: 378375a 79585782i bk1: 376146a 79877538i bk2: 394154a 78153365i bk3: 400524a 77644827i bk4: 390458a 78478727i bk5: 397519a 77670818i bk6: 387250a 78977563i bk7: 387063a 78979425i bk8: 383404a 79418167i bk9: 382316a 79555153i bk10: 384447a 79270030i bk11: 386568a 79138816i bk12: 389901a 78649959i bk13: 383661a 79479269i bk14: 389865a 78294326i bk15: 392435a 77895337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061397
Row_Buffer_Locality_read = 0.062727
Row_Buffer_Locality_write = 0.053437
Bank_Level_Parallism = 10.145761
Bank_Level_Parallism_Col = 2.489995
Bank_Level_Parallism_Ready = 1.224892
write_to_read_ratio_blp_rw_average = 0.188874
GrpLevelPara = 2.113795 

BW Util details:
bwutil = 0.222850 
total_CMD = 134595453 
util_bw = 29994612 
Wasted_Col = 56989493 
Wasted_Row = 1640233 
Idle = 45971115 

BW Util Bottlenecks: 
RCDc_limit = 93668162 
RCDWRc_limit = 8663831 
WTRc_limit = 36743563 
RTWc_limit = 26280597 
CCDLc_limit = 5851852 
rwq = 0 
CCDLc_limit_alone = 4092032 
WTRc_limit_alone = 35852505 
RTWc_limit_alone = 25411835 

Commands details: 
total_CMD = 134595453 
n_nop = 115577134 
Read = 6204086 
Write = 0 
L2_Alloc = 0 
L2_WB = 1294567 
n_act = 6796784 
n_pre = 6796768 
n_ref = 0 
n_req = 7241380 
total_req = 7498653 

Dual Bus Interface Util: 
issued_total_row = 13593552 
issued_total_col = 7498653 
Row_Bus_Util =  0.100996 
CoL_Bus_Util = 0.055713 
Either_Row_CoL_Bus_Util = 0.141300 
Issued_on_Two_Bus_Simul_Util = 0.015408 
issued_two_Eff = 0.109047 
queue_avg = 14.961675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9617
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134595453 n_nop=115713816 n_act=6744092 n_pre=6744076 n_ref_event=0 n_req=7164993 n_rd=6129905 n_rd_L2_A=0 n_write=0 n_wr_bk=1292922 bw_util=0.2206
n_activity=89198606 dram_eff=0.3329
bk0: 377601a 80626556i bk1: 374349a 80975408i bk2: 395430a 79195295i bk3: 386050a 79983150i bk4: 384659a 80172568i bk5: 393986a 79152948i bk6: 384130a 80342223i bk7: 375483a 81306454i bk8: 377788a 81008738i bk9: 377884a 81058866i bk10: 380480a 80668386i bk11: 381289a 80486907i bk12: 386311a 79774988i bk13: 380432a 80662962i bk14: 389435a 79400693i bk15: 384598a 79482839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058744
Row_Buffer_Locality_read = 0.060165
Row_Buffer_Locality_write = 0.050332
Bank_Level_Parallism = 9.907722
Bank_Level_Parallism_Col = 2.472630
Bank_Level_Parallism_Ready = 1.222232
write_to_read_ratio_blp_rw_average = 0.188650
GrpLevelPara = 2.101221 

BW Util details:
bwutil = 0.220597 
total_CMD = 134595453 
util_bw = 29691308 
Wasted_Col = 56938897 
Wasted_Row = 1763657 
Idle = 46201591 

BW Util Bottlenecks: 
RCDc_limit = 93099279 
RCDWRc_limit = 8728206 
WTRc_limit = 36596828 
RTWc_limit = 25874626 
CCDLc_limit = 5773278 
rwq = 0 
CCDLc_limit_alone = 4040742 
WTRc_limit_alone = 35711149 
RTWc_limit_alone = 25027769 

Commands details: 
total_CMD = 134595453 
n_nop = 115713816 
Read = 6129905 
Write = 0 
L2_Alloc = 0 
L2_WB = 1292922 
n_act = 6744092 
n_pre = 6744076 
n_ref = 0 
n_req = 7164993 
total_req = 7422827 

Dual Bus Interface Util: 
issued_total_row = 13488168 
issued_total_col = 7422827 
Row_Bus_Util =  0.100213 
CoL_Bus_Util = 0.055149 
Either_Row_CoL_Bus_Util = 0.140284 
Issued_on_Two_Bus_Simul_Util = 0.015077 
issued_two_Eff = 0.107478 
queue_avg = 13.582726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6289132, Miss = 3150383, Miss_rate = 0.501, Pending_hits = 18364, Reservation_fails = 9333
L2_cache_bank[1]: Access = 6254731, Miss = 3143132, Miss_rate = 0.503, Pending_hits = 18209, Reservation_fails = 13017
L2_cache_bank[2]: Access = 6330164, Miss = 3189338, Miss_rate = 0.504, Pending_hits = 19859, Reservation_fails = 5825
L2_cache_bank[3]: Access = 6286169, Miss = 3176447, Miss_rate = 0.505, Pending_hits = 19333, Reservation_fails = 6747
L2_cache_bank[4]: Access = 6278691, Miss = 3140552, Miss_rate = 0.500, Pending_hits = 17848, Reservation_fails = 9299
L2_cache_bank[5]: Access = 6268558, Miss = 3163609, Miss_rate = 0.505, Pending_hits = 17757, Reservation_fails = 8496
L2_cache_bank[6]: Access = 6261598, Miss = 3146145, Miss_rate = 0.502, Pending_hits = 18012, Reservation_fails = 5433
L2_cache_bank[7]: Access = 6341958, Miss = 3169173, Miss_rate = 0.500, Pending_hits = 18387, Reservation_fails = 7248
L2_cache_bank[8]: Access = 6291495, Miss = 3156467, Miss_rate = 0.502, Pending_hits = 18622, Reservation_fails = 6694
L2_cache_bank[9]: Access = 6357025, Miss = 3160128, Miss_rate = 0.497, Pending_hits = 18202, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6294213, Miss = 3170107, Miss_rate = 0.504, Pending_hits = 18261, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6272032, Miss = 3163883, Miss_rate = 0.504, Pending_hits = 18310, Reservation_fails = 8626
L2_cache_bank[12]: Access = 6270500, Miss = 3150047, Miss_rate = 0.502, Pending_hits = 18569, Reservation_fails = 8855
L2_cache_bank[13]: Access = 6321546, Miss = 3171262, Miss_rate = 0.502, Pending_hits = 18228, Reservation_fails = 6800
L2_cache_bank[14]: Access = 6328449, Miss = 3165249, Miss_rate = 0.500, Pending_hits = 18145, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6340126, Miss = 3159797, Miss_rate = 0.498, Pending_hits = 18133, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8357772, Miss = 3177247, Miss_rate = 0.380, Pending_hits = 18389, Reservation_fails = 12512
L2_cache_bank[17]: Access = 6317782, Miss = 3171775, Miss_rate = 0.502, Pending_hits = 18580, Reservation_fails = 7080
L2_cache_bank[18]: Access = 6332302, Miss = 3166481, Miss_rate = 0.500, Pending_hits = 18827, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6214850, Miss = 3146575, Miss_rate = 0.506, Pending_hits = 18403, Reservation_fails = 10453
L2_cache_bank[20]: Access = 8660749, Miss = 3169051, Miss_rate = 0.366, Pending_hits = 18829, Reservation_fails = 10374
L2_cache_bank[21]: Access = 6318678, Miss = 3177420, Miss_rate = 0.503, Pending_hits = 19040, Reservation_fails = 7320
L2_cache_bank[22]: Access = 6222322, Miss = 3147018, Miss_rate = 0.506, Pending_hits = 17882, Reservation_fails = 10709
L2_cache_bank[23]: Access = 6224438, Miss = 3125237, Miss_rate = 0.502, Pending_hits = 17298, Reservation_fails = 6934
L2_total_cache_accesses = 155435280
L2_total_cache_misses = 75856523
L2_total_cache_miss_rate = 0.4880
L2_total_cache_pending_hits = 441487
L2_total_cache_reservation_fails = 209301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76189097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 441487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55610298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 209301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18538015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 441487
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2948173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 428184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1280026
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150778897
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4656383
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 189118
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155435280
icnt_total_pkts_simt_to_mem=155435280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155435280
Req_Network_cycles = 52484758
Req_Network_injected_packets_per_cycle =       2.9615 
Req_Network_conflicts_per_cycle =       1.3087
Req_Network_conflicts_per_cycle_util =       1.9859
Req_Bank_Level_Parallism =       4.4941
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4081
Req_Network_out_buffer_full_per_cycle =       0.0341
Req_Network_out_buffer_avg_util =       3.0354

Reply_Network_injected_packets_num = 155435280
Reply_Network_cycles = 52484758
Reply_Network_injected_packets_per_cycle =        2.9615
Reply_Network_conflicts_per_cycle =        1.4708
Reply_Network_conflicts_per_cycle_util =       2.2315
Reply_Bank_Level_Parallism =       4.4931
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1397
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0987
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 17 hrs, 59 min, 34 sec (237574 sec)
gpgpu_simulation_rate = 4808 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (70,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 39: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 39 
gpu_sim_cycle = 59301
gpu_sim_insn = 1473944
gpu_ipc =      24.8553
gpu_tot_sim_cycle = 52544059
gpu_tot_sim_insn = 1143876969
gpu_tot_ipc =      21.7699
gpu_tot_issued_cta = 53423
gpu_occupancy = 38.7748% 
gpu_tot_occupancy = 60.0766% 
max_total_param_size = 0
gpu_stall_dramfull = 15760070
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3016
partiton_level_parallism_total  =       2.9608
partiton_level_parallism_util =       3.8916
partiton_level_parallism_util_total  =       4.6115
L2_BW  =     100.5323 GB/Sec
L2_BW_total  =     129.3272 GB/Sec
gpu_total_sim_rate=4810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7756149, Miss = 4397292, Miss_rate = 0.567, Pending_hits = 122077, Reservation_fails = 2220662
	L1D_cache_core[1]: Access = 7860787, Miss = 4440938, Miss_rate = 0.565, Pending_hits = 125071, Reservation_fails = 2131737
	L1D_cache_core[2]: Access = 7262681, Miss = 3943697, Miss_rate = 0.543, Pending_hits = 119201, Reservation_fails = 2098188
	L1D_cache_core[3]: Access = 7921304, Miss = 4443860, Miss_rate = 0.561, Pending_hits = 125301, Reservation_fails = 2198405
	L1D_cache_core[4]: Access = 8076428, Miss = 4595468, Miss_rate = 0.569, Pending_hits = 127366, Reservation_fails = 2189354
	L1D_cache_core[5]: Access = 7614215, Miss = 4126115, Miss_rate = 0.542, Pending_hits = 122661, Reservation_fails = 2111761
	L1D_cache_core[6]: Access = 8060530, Miss = 4521473, Miss_rate = 0.561, Pending_hits = 128089, Reservation_fails = 2219851
	L1D_cache_core[7]: Access = 8138404, Miss = 4633500, Miss_rate = 0.569, Pending_hits = 128443, Reservation_fails = 2342183
	L1D_cache_core[8]: Access = 8020193, Miss = 4522852, Miss_rate = 0.564, Pending_hits = 124749, Reservation_fails = 2137708
	L1D_cache_core[9]: Access = 7939076, Miss = 4444016, Miss_rate = 0.560, Pending_hits = 124302, Reservation_fails = 2208054
	L1D_cache_core[10]: Access = 8065934, Miss = 4513857, Miss_rate = 0.560, Pending_hits = 127454, Reservation_fails = 2216870
	L1D_cache_core[11]: Access = 8011344, Miss = 4474563, Miss_rate = 0.559, Pending_hits = 127219, Reservation_fails = 2235997
	L1D_cache_core[12]: Access = 7654238, Miss = 4285198, Miss_rate = 0.560, Pending_hits = 124278, Reservation_fails = 2090592
	L1D_cache_core[13]: Access = 7930755, Miss = 4470557, Miss_rate = 0.564, Pending_hits = 127995, Reservation_fails = 2220911
	L1D_cache_core[14]: Access = 7870745, Miss = 4369106, Miss_rate = 0.555, Pending_hits = 124676, Reservation_fails = 2131898
	L1D_cache_core[15]: Access = 7651511, Miss = 4260050, Miss_rate = 0.557, Pending_hits = 124137, Reservation_fails = 2088095
	L1D_cache_core[16]: Access = 7388403, Miss = 4042339, Miss_rate = 0.547, Pending_hits = 122294, Reservation_fails = 2074261
	L1D_cache_core[17]: Access = 7843722, Miss = 4413556, Miss_rate = 0.563, Pending_hits = 125658, Reservation_fails = 2107750
	L1D_cache_core[18]: Access = 7779145, Miss = 4359074, Miss_rate = 0.560, Pending_hits = 124787, Reservation_fails = 2179342
	L1D_cache_core[19]: Access = 7830078, Miss = 4409565, Miss_rate = 0.563, Pending_hits = 125025, Reservation_fails = 2198119
	L1D_cache_core[20]: Access = 8089996, Miss = 4581598, Miss_rate = 0.566, Pending_hits = 127939, Reservation_fails = 2201154
	L1D_cache_core[21]: Access = 7992948, Miss = 4494056, Miss_rate = 0.562, Pending_hits = 127480, Reservation_fails = 2147317
	L1D_cache_core[22]: Access = 7872971, Miss = 4429194, Miss_rate = 0.563, Pending_hits = 126817, Reservation_fails = 2204933
	L1D_cache_core[23]: Access = 7848887, Miss = 4408732, Miss_rate = 0.562, Pending_hits = 122996, Reservation_fails = 2152299
	L1D_cache_core[24]: Access = 7717023, Miss = 4290022, Miss_rate = 0.556, Pending_hits = 121796, Reservation_fails = 2061012
	L1D_cache_core[25]: Access = 7770977, Miss = 4354713, Miss_rate = 0.560, Pending_hits = 123156, Reservation_fails = 2150179
	L1D_cache_core[26]: Access = 7756853, Miss = 4275769, Miss_rate = 0.551, Pending_hits = 123358, Reservation_fails = 2140083
	L1D_cache_core[27]: Access = 7939664, Miss = 4476235, Miss_rate = 0.564, Pending_hits = 126040, Reservation_fails = 2074937
	L1D_cache_core[28]: Access = 7857119, Miss = 4382436, Miss_rate = 0.558, Pending_hits = 122821, Reservation_fails = 2236517
	L1D_cache_core[29]: Access = 7930221, Miss = 4508224, Miss_rate = 0.568, Pending_hits = 125447, Reservation_fails = 2272686
	L1D_total_cache_accesses = 235452301
	L1D_total_cache_misses = 131868055
	L1D_total_cache_miss_rate = 0.5601
	L1D_total_cache_pending_hits = 3748633
	L1D_total_cache_reservation_fails = 65042855
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99418374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3748632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 119077501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64591775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8515985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3748655
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 417239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2427278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 451080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1847291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 230760492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4691809

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17414928
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 45383648
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 435603
ctas_completed 53423, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
223668, 217063, 250579, 244739, 236929, 234733, 243810, 220633, 237882, 239465, 213504, 231913, 223763, 231085, 225483, 194002, 223806, 239527, 211467, 248044, 251750, 246781, 210188, 234038, 234996, 242893, 215794, 222225, 214085, 238041, 229013, 217470, 
gpgpu_n_tot_thrd_icount = 7108812032
gpgpu_n_tot_w_icount = 222150376
gpgpu_n_stall_shd_mem = 96063971
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 150879956
gpgpu_n_mem_write_global = 4691809
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 271904423
gpgpu_n_store_insn = 13692163
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71540230
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 79833031
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16230940
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17026578	W0_Idle:239751473	W0_Scoreboard:-461178735	W1:109172186	W2:31183028	W3:14934014	W4:9122899	W5:6360894	W6:4791938	W7:3826732	W8:3168904	W9:2695340	W10:2320559	W11:2054317	W12:1873591	W13:1712945	W14:1586107	W15:1446777	W16:1323978	W17:1225559	W18:1143906	W19:1080458	W20:1058662	W21:1066904	W22:1094015	W23:1079182	W24:1038683	W25:943285	W26:827695	W27:711174	W28:630402	W29:554995	W30:506483	W31:420398	W32:11194366
single_issue_nums: WS0:55771819	WS1:55382834	WS2:55608348	WS3:55387375	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1020747704 {8:127593463,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 187672360 {40:4691809,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 808771224 {40:127593463,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37534472 {8:4691809,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 459 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 106 
avg_icnt2sh_latency = 3 
mrq_lat_table:28841484 	735211 	1522212 	3299470 	6607202 	9378437 	11794317 	12304059 	9274487 	2815984 	110678 	313 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71166435 	54107000 	20744408 	6292002 	2602427 	658386 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	119519616 	4253289 	1714684 	2072082 	3291394 	2252839 	970634 	107639 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	127701935 	20035832 	5895623 	1509222 	358037 	68301 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9220 	39291 	1321 	2025 	503 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.060963  1.060448  1.066517  1.068945  1.067706  1.066094  1.062509  1.063221  1.063251  1.061530  1.063987  1.062452  1.064844  1.064723  1.064564  1.062442 
dram[1]:  1.062838  1.064243  1.072363  1.071230  1.072184  1.069706  1.068829  1.066546  1.064817  1.066819  1.068883  1.064150  1.068073  1.066107  1.066994  1.065044 
dram[2]:  1.062073  1.059464  1.066113  1.066966  1.064016  1.065862  1.064260  1.063238  1.061566  1.061933  1.061070  1.064230  1.062429  1.063869  1.062326  1.064265 
dram[3]:  1.059285  1.060363  1.065284  1.067568  1.066246  1.069225  1.062656  1.063958  1.063358  1.062498  1.064674  1.065282  1.063367  1.064369  1.063757  1.063766 
dram[4]:  1.063147  1.060652  1.068098  1.067379  1.065321  1.067671  1.063902  1.063281  1.062382  1.060871  1.067518  1.066542  1.063093  1.063760  1.064406  1.062173 
dram[5]:  1.059041  1.062822  1.070308  1.067999  1.066550  1.068667  1.062715  1.063361  1.061564  1.063180  1.064433  1.066171  1.060525  1.061288  1.063840  1.063216 
dram[6]:  1.062250  1.061481  1.067058  1.068583  1.066869  1.064073  1.063087  1.065568  1.062125  1.062192  1.062492  1.064758  1.063080  1.065038  1.062988  1.064648 
dram[7]:  1.060910  1.060644  1.067830  1.068513  1.067225  1.066657  1.062526  1.061556  1.062777  1.061163  1.065244  1.064703  1.066330  1.065022  1.064146  1.063711 
dram[8]:  1.061037  1.060979  1.072364  1.070487  1.069733  1.070739  1.063082  1.064491  1.063290  1.063165  1.066303  1.067566  1.067619  1.066640  1.062819  1.064416 
dram[9]:  1.060393  1.059454  1.069828  1.068338  1.065197  1.065100  1.065157  1.065199  1.060763  1.060963  1.067457  1.065145  1.065317  1.064653  1.063766  1.062382 
dram[10]:  1.060822  1.059896  1.067393  1.068532  1.068969  1.068923  1.068684  1.065121  1.065663  1.062009  1.066367  1.067606  1.067018  1.063633  1.063720  1.063562 
dram[11]:  1.059640  1.059000  1.065434  1.062114  1.063325  1.065462  1.063112  1.060935  1.061727  1.061027  1.065119  1.062988  1.063819  1.061695  1.063596  1.060980 
average row locality = 86683872/81428688 = 1.064537
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    377928    374347    389583    395699    396447    395018    373588    376723    383073    381165    378952    377203    387052    385541    394729    388617 
dram[1]:    380406    380651    404306    402367    399142    396981    388916    384313    381022    388608    382560    375106    389418    385628    394506    393761 
dram[2]:    381286    375239    393032    394315    393486    392872    379644    385659    382923    378948    371464    384955    382578    388144    387229    394398 
dram[3]:    376128    376305    389707    398717    396078    399666    382817    381405    378886    385808    381103    384624    381431    383747    391194    390024 
dram[4]:    377589    376420    398161    401199    390659    395383    379917    383224    385544    382746    384126    382405    381855    381948    389845    387929 
dram[5]:    376911    379801    405522    394606    397647    399477    385247    382159    384527    385185    381696    385843    378472    379033    391007    388851 
dram[6]:    382222    379994    396218    400698    395446    394040    380900    388441    380199    379095    377093    380526    377109    385754    391988    393865 
dram[7]:    377519    377728    402258    401651    398548    396418    378456    377226    379368    378614    384999    384756    387128    384188    388200    390194 
dram[8]:    380153    376352    407223    398958    397995    398271    380144    384317    381479    377915    385956    384553    389232    390457    386143    392042 
dram[9]:    375367    373292    406234    399736    391199    391306    386155    385723    378261    379506    387346    381005    384307    382210    388662    384993 
dram[10]:    378752    376520    394510    400854    390751    397801    387614    387399    383672    382548    384694    386828    390173    383907    390143    392714 
dram[11]:    377969    374658    395728    386342    384954    394292    384415    375767    378018    378159    380718    381555    386558    380674    389710    384868 
total dram reads = 74202698
bank skew: 407223/371464 = 1.10
chip skew: 6227691/6134385 = 1.02
number of total write accesses:
dram[0]:     79620     80291     81733     80574     79785     78985     80175     81006     80386     79769     80273     79942     80433     79890     83461     83914 
dram[1]:     82407     82184     83261     82761     79070     78893     81066     79203     80625     80324     80578     80599     83426     81897     84039     85313 
dram[2]:     82654     82887     81897     80349     78605     80760     80428     80903     79129     80939     79816     79353     81960     81622     85065     84994 
dram[3]:     83045     81492     82197     82525     78592     80316     81130     79591     78732     80979     79088     79404     79936     80115     84595     85614 
dram[4]:     82089     82210     81297     83005     78997     80552     78942     78415     79398     79128     80306     81198     81535     80997     83360     83978 
dram[5]:     83002     81316     82035     82560     79298     79439     80088     79143     80386     79006     81503     81225     80631     80776     84025     83831 
dram[6]:     81481     80419     80608     81927     79602     79459     78838     81698     77318     78192     80506     80729     82954     81718     84687     84880 
dram[7]:     79750     81023     82549     81600     78917     79129     80203     79904     79055     80628     80182     79337     81238     82730     84847     85121 
dram[8]:     81698     81413     81965     82461     79407     79994     81404     80612     80778     80344     81024     81210     81767     81584     84518     83371 
dram[9]:     81383     81118     83952     81825     79128     79771     79590     79858     80948     78947     80945     80659     79882     80776     85089     84037 
dram[10]:     81264     81752     80932     79809     81055     81737     80269     80365     80545     80222     80525     80026     80108     79019     83448     84328 
dram[11]:     81720     81543     79934     80306     80181     80655     79947     80339     79661     79592     80388     79702     81451     80114     82935     85205 
total dram writes = 15570030
bank skew: 85614/77318 = 1.11
chip skew: 1305646/1290237 = 1.01
average mf latency per bank:
dram[0]:        755       771       767       804       765       780       749       771       761       770       753       763       752       773       746       754
dram[1]:        888       927       937       925       929       942       934       921       896       913       943       919       902       906       897       893
dram[2]:        734       706       741       737       727       715       718       712       715       692       713       714       701       696       702       700
dram[3]:        736       754       737       744       734       740       726       730       732       728       734       753       718       731       720       719
dram[4]:        781       739       794       783       783       743       791       755       795       736       802       758       758       731       754       722
dram[5]:        742       827       789       839       764       849       762       841       761       824       770       852       732       807       743       808
dram[6]:        800       762       800       779       800       763       799       765       801       752       813       771       780       754       757       732
dram[7]:        763       740       755       766       746       740       739       721       723       716       750       737       728       724       716       712
dram[8]:       2390       741       789       773       763       758       740       746       749       743       756       760       748       750       724       733
dram[9]:        785       792       798       813       783       814       784       821       762       795       792       818       786       798       768       773
dram[10]:       1032       755      1069       784      1055       778      2207       765      1082       752      1106       775      1052       748      1035       752
dram[11]:        712       707       725       717       705       719       713       697       705       717       710       714       705       704       706       698
maximum mf latency per bank:
dram[0]:       7198      6354      6830      6592      7820      6192      6498      6373      6792      6033      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6079      7853      6293      7809      6324      7682      7326      7161      6093      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6061      6783      6032      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7167     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      5864      5990      6174      6389      6251      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115839329 n_act=6756799 n_pre=6756783 n_ref_event=0 n_req=7189501 n_rd=6155665 n_rd_L2_A=0 n_write=0 n_wr_bk=1290237 bw_util=0.221
n_activity=89279590 dram_eff=0.3336
bk0: 377928a 80403144i bk1: 374347a 80795389i bk2: 389583a 79310822i bk3: 395699a 78603445i bk4: 396447a 78601206i bk5: 395018a 78765151i bk6: 373588a 81217567i bk7: 376723a 80862337i bk8: 383073a 80092105i bk9: 381165a 80171022i bk10: 378952a 80375072i bk11: 377203a 80722100i bk12: 387052a 79525580i bk13: 385541a 79653425i bk14: 394729a 78201270i bk15: 388617a 78869790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060185
Row_Buffer_Locality_read = 0.061622
Row_Buffer_Locality_write = 0.051632
Bank_Level_Parallism = 10.020413
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221033 
total_CMD = 134747527 
util_bw = 29783608 
Wasted_Col = 56921903 
Wasted_Row = 1756734 
Idle = 46285282 

BW Util Bottlenecks: 
RCDc_limit = 93215427 
RCDWRc_limit = 8691675 
WTRc_limit = 36569416 
RTWc_limit = 26017940 
CCDLc_limit = 5806556 
rwq = 0 
CCDLc_limit_alone = 4064078 
WTRc_limit_alone = 35684146 
RTWc_limit_alone = 25160732 

Commands details: 
total_CMD = 134747527 
n_nop = 115839329 
Read = 6155665 
Write = 0 
L2_Alloc = 0 
L2_WB = 1290237 
n_act = 6756799 
n_pre = 6756783 
n_ref = 0 
n_req = 7189501 
total_req = 7445902 

Dual Bus Interface Util: 
issued_total_row = 13513582 
issued_total_col = 7445902 
Row_Bus_Util =  0.100288 
CoL_Bus_Util = 0.055258 
Either_Row_CoL_Bus_Util = 0.140323 
Issued_on_Two_Bus_Simul_Util = 0.015223 
issued_two_Eff = 0.108487 
queue_avg = 14.370877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115675555 n_act=6815305 n_pre=6815289 n_ref_event=0 n_req=7275064 n_rd=6227691 n_rd_L2_A=0 n_write=0 n_wr_bk=1305646 bw_util=0.2236
n_activity=89343621 dram_eff=0.3373
bk0: 380406a 78392315i bk1: 380651a 78411748i bk2: 404306a 75921668i bk3: 402367a 76208321i bk4: 399142a 76835533i bk5: 396981a 77135772i bk6: 388916a 78045626i bk7: 384313a 78626624i bk8: 381022a 78881764i bk9: 388608a 78029829i bk10: 382560a 78578101i bk11: 375106a 79447107i bk12: 389418a 77608396i bk13: 385628a 78051856i bk14: 394506a 76725473i bk15: 393761a 76741537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063197
Row_Buffer_Locality_read = 0.064421
Row_Buffer_Locality_write = 0.055918
Bank_Level_Parallism = 10.377696
Bank_Level_Parallism_Col = 2.504427
Bank_Level_Parallism_Ready = 1.227241
write_to_read_ratio_blp_rw_average = 0.190607
GrpLevelPara = 2.125259 

BW Util details:
bwutil = 0.223628 
total_CMD = 134747527 
util_bw = 30133348 
Wasted_Col = 56844071 
Wasted_Row = 1590046 
Idle = 46180062 

BW Util Bottlenecks: 
RCDc_limit = 93607765 
RCDWRc_limit = 8711128 
WTRc_limit = 36936541 
RTWc_limit = 26624738 
CCDLc_limit = 5880270 
rwq = 0 
CCDLc_limit_alone = 4106677 
WTRc_limit_alone = 36042272 
RTWc_limit_alone = 25745414 

Commands details: 
total_CMD = 134747527 
n_nop = 115675555 
Read = 6227691 
Write = 0 
L2_Alloc = 0 
L2_WB = 1305646 
n_act = 6815305 
n_pre = 6815289 
n_ref = 0 
n_req = 7275064 
total_req = 7533337 

Dual Bus Interface Util: 
issued_total_row = 13630594 
issued_total_col = 7533337 
Row_Bus_Util =  0.101157 
CoL_Bus_Util = 0.055907 
Either_Row_CoL_Bus_Util = 0.141539 
Issued_on_Two_Bus_Simul_Util = 0.015525 
issued_two_Eff = 0.109688 
queue_avg = 16.296036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115784831 n_act=6779412 n_pre=6779396 n_ref_event=0 n_req=7209049 n_rd=6166172 n_rd_L2_A=0 n_write=0 n_wr_bk=1301361 bw_util=0.2217
n_activity=89283492 dram_eff=0.3346
bk0: 381286a 79368834i bk1: 375239a 80020416i bk2: 393032a 78522229i bk3: 394315a 78468264i bk4: 393486a 78523339i bk5: 392872a 78572697i bk6: 379644a 80266565i bk7: 385659a 79530119i bk8: 382923a 79837949i bk9: 378948a 80274022i bk10: 371464a 81040867i bk11: 384955a 79614522i bk12: 382578a 79576295i bk13: 388144a 78880816i bk14: 387229a 78677636i bk15: 394398a 77916234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059597
Row_Buffer_Locality_read = 0.061162
Row_Buffer_Locality_write = 0.050342
Bank_Level_Parallism = 10.097485
Bank_Level_Parallism_Col = 2.483763
Bank_Level_Parallism_Ready = 1.222763
write_to_read_ratio_blp_rw_average = 0.189494
GrpLevelPara = 2.109692 

BW Util details:
bwutil = 0.221675 
total_CMD = 134747527 
util_bw = 29870132 
Wasted_Col = 56927483 
Wasted_Row = 1692060 
Idle = 46257852 

BW Util Bottlenecks: 
RCDc_limit = 93321402 
RCDWRc_limit = 8779930 
WTRc_limit = 36858681 
RTWc_limit = 26128966 
CCDLc_limit = 5822257 
rwq = 0 
CCDLc_limit_alone = 4072975 
WTRc_limit_alone = 35966056 
RTWc_limit_alone = 25272309 

Commands details: 
total_CMD = 134747527 
n_nop = 115784831 
Read = 6166172 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301361 
n_act = 6779412 
n_pre = 6779396 
n_ref = 0 
n_req = 7209049 
total_req = 7467533 

Dual Bus Interface Util: 
issued_total_row = 13558808 
issued_total_col = 7467533 
Row_Bus_Util =  0.100624 
CoL_Bus_Util = 0.055419 
Either_Row_CoL_Bus_Util = 0.140728 
Issued_on_Two_Bus_Simul_Util = 0.015315 
issued_two_Eff = 0.108827 
queue_avg = 14.226443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2264
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115773634 n_act=6783259 n_pre=6783243 n_ref_event=0 n_req=7218252 n_rd=6177640 n_rd_L2_A=0 n_write=0 n_wr_bk=1297351 bw_util=0.2219
n_activity=89311909 dram_eff=0.3348
bk0: 376128a 79831569i bk1: 376305a 80155473i bk2: 389707a 78775475i bk3: 398717a 77660129i bk4: 396078a 78354334i bk5: 399666a 77875076i bk6: 382817a 79605870i bk7: 381405a 80122748i bk8: 378886a 80372685i bk9: 385808a 79281034i bk10: 381103a 80013233i bk11: 384624a 79594664i bk12: 381431a 79870277i bk13: 383747a 79649763i bk14: 391194a 78304705i bk15: 390024a 78261858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060263
Row_Buffer_Locality_read = 0.061773
Row_Buffer_Locality_write = 0.051298
Bank_Level_Parallism = 10.110565
Bank_Level_Parallism_Col = 2.485640
Bank_Level_Parallism_Ready = 1.223582
write_to_read_ratio_blp_rw_average = 0.189671
GrpLevelPara = 2.110776 

BW Util details:
bwutil = 0.221896 
total_CMD = 134747527 
util_bw = 29899964 
Wasted_Col = 56938265 
Wasted_Row = 1673652 
Idle = 46235646 

BW Util Bottlenecks: 
RCDc_limit = 93412845 
RCDWRc_limit = 8743734 
WTRc_limit = 36736941 
RTWc_limit = 26218808 
CCDLc_limit = 5834801 
rwq = 0 
CCDLc_limit_alone = 4079752 
WTRc_limit_alone = 35847905 
RTWc_limit_alone = 25352795 

Commands details: 
total_CMD = 134747527 
n_nop = 115773634 
Read = 6177640 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297351 
n_act = 6783259 
n_pre = 6783243 
n_ref = 0 
n_req = 7218252 
total_req = 7474991 

Dual Bus Interface Util: 
issued_total_row = 13566502 
issued_total_col = 7474991 
Row_Bus_Util =  0.100681 
CoL_Bus_Util = 0.055474 
Either_Row_CoL_Bus_Util = 0.140811 
Issued_on_Two_Bus_Simul_Util = 0.015344 
issued_two_Eff = 0.108971 
queue_avg = 14.451429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4514
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115779811 n_act=6780707 n_pre=6780691 n_ref_event=0 n_req=7217428 n_rd=6178950 n_rd_L2_A=0 n_write=0 n_wr_bk=1295407 bw_util=0.2219
n_activity=89337837 dram_eff=0.3347
bk0: 377589a 80083477i bk1: 376420a 80126119i bk2: 398161a 78141207i bk3: 401199a 77488432i bk4: 390659a 78968875i bk5: 395383a 78375880i bk6: 379917a 80363459i bk7: 383224a 80039163i bk8: 385544a 79666931i bk9: 382746a 80043155i bk10: 384126a 79881165i bk11: 382405a 79876658i bk12: 381855a 79877680i bk13: 381948a 79990362i bk14: 389845a 78733603i bk15: 387929a 78831476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060509
Row_Buffer_Locality_read = 0.062123
Row_Buffer_Locality_write = 0.050908
Bank_Level_Parallism = 10.076522
Bank_Level_Parallism_Col = 2.484858
Bank_Level_Parallism_Ready = 1.223947
write_to_read_ratio_blp_rw_average = 0.189160
GrpLevelPara = 2.109516 

BW Util details:
bwutil = 0.221877 
total_CMD = 134747527 
util_bw = 29897428 
Wasted_Col = 56956752 
Wasted_Row = 1682438 
Idle = 46210909 

BW Util Bottlenecks: 
RCDc_limit = 93411952 
RCDWRc_limit = 8728859 
WTRc_limit = 36741882 
RTWc_limit = 26157145 
CCDLc_limit = 5838225 
rwq = 0 
CCDLc_limit_alone = 4085152 
WTRc_limit_alone = 35852400 
RTWc_limit_alone = 25293554 

Commands details: 
total_CMD = 134747527 
n_nop = 115779811 
Read = 6178950 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295407 
n_act = 6780707 
n_pre = 6780691 
n_ref = 0 
n_req = 7217428 
total_req = 7474357 

Dual Bus Interface Util: 
issued_total_row = 13561398 
issued_total_col = 7474357 
Row_Bus_Util =  0.100643 
CoL_Bus_Util = 0.055469 
Either_Row_CoL_Bus_Util = 0.140765 
Issued_on_Two_Bus_Simul_Util = 0.015348 
issued_two_Eff = 0.109029 
queue_avg = 14.293100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2931
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115741518 n_act=6800668 n_pre=6800652 n_ref_event=0 n_req=7236887 n_rd=6195984 n_rd_L2_A=0 n_write=0 n_wr_bk=1298264 bw_util=0.2225
n_activity=89294462 dram_eff=0.3357
bk0: 376911a 79394240i bk1: 379801a 79248343i bk2: 405522a 76634144i bk3: 394606a 77658054i bk4: 397647a 77612100i bk5: 399477a 77370378i bk6: 385247a 79038796i bk7: 382159a 79528175i bk8: 384527a 79105618i bk9: 385185a 79236383i bk10: 381696a 79319828i bk11: 385843a 78925876i bk12: 378472a 79651191i bk13: 379033a 79585317i bk14: 391007a 77836061i bk15: 388851a 78028976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060277
Row_Buffer_Locality_read = 0.061924
Row_Buffer_Locality_write = 0.050474
Bank_Level_Parallism = 10.219736
Bank_Level_Parallism_Col = 2.489397
Bank_Level_Parallism_Ready = 1.222915
write_to_read_ratio_blp_rw_average = 0.189679
GrpLevelPara = 2.115038 

BW Util details:
bwutil = 0.222468 
total_CMD = 134747527 
util_bw = 29976992 
Wasted_Col = 56911393 
Wasted_Row = 1617553 
Idle = 46241589 

BW Util Bottlenecks: 
RCDc_limit = 93566084 
RCDWRc_limit = 8742617 
WTRc_limit = 36826702 
RTWc_limit = 26280726 
CCDLc_limit = 5839141 
rwq = 0 
CCDLc_limit_alone = 4090173 
WTRc_limit_alone = 35939923 
RTWc_limit_alone = 25418537 

Commands details: 
total_CMD = 134747527 
n_nop = 115741518 
Read = 6195984 
Write = 0 
L2_Alloc = 0 
L2_WB = 1298264 
n_act = 6800668 
n_pre = 6800652 
n_ref = 0 
n_req = 7236887 
total_req = 7494248 

Dual Bus Interface Util: 
issued_total_row = 13601320 
issued_total_col = 7494248 
Row_Bus_Util =  0.100939 
CoL_Bus_Util = 0.055617 
Either_Row_CoL_Bus_Util = 0.141049 
Issued_on_Two_Bus_Simul_Util = 0.015507 
issued_two_Eff = 0.109942 
queue_avg = 14.805819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8058
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115765287 n_act=6786188 n_pre=6786172 n_ref_event=0 n_req=7221638 n_rd=6183588 n_rd_L2_A=0 n_write=0 n_wr_bk=1295016 bw_util=0.222
n_activity=89350167 dram_eff=0.3348
bk0: 382222a 79394482i bk1: 379994a 79833630i bk2: 396218a 78342765i bk3: 400698a 77668375i bk4: 395446a 78342429i bk5: 394040a 78434066i bk6: 380900a 80098184i bk7: 388441a 79098383i bk8: 380199a 80412843i bk9: 379095a 80479995i bk10: 377093a 80348618i bk11: 380526a 79931834i bk12: 377109a 80083463i bk13: 385754a 79276497i bk14: 391988a 78138874i bk15: 393865a 77882766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060298
Row_Buffer_Locality_read = 0.061760
Row_Buffer_Locality_write = 0.051588
Bank_Level_Parallism = 10.106208
Bank_Level_Parallism_Col = 2.486373
Bank_Level_Parallism_Ready = 1.223760
write_to_read_ratio_blp_rw_average = 0.189188
GrpLevelPara = 2.111465 

BW Util details:
bwutil = 0.222003 
total_CMD = 134747527 
util_bw = 29914416 
Wasted_Col = 56956602 
Wasted_Row = 1676417 
Idle = 46200092 

BW Util Bottlenecks: 
RCDc_limit = 93507420 
RCDWRc_limit = 8712075 
WTRc_limit = 36745699 
RTWc_limit = 26197036 
CCDLc_limit = 5831506 
rwq = 0 
CCDLc_limit_alone = 4083252 
WTRc_limit_alone = 35858775 
RTWc_limit_alone = 25335706 

Commands details: 
total_CMD = 134747527 
n_nop = 115765287 
Read = 6183588 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295016 
n_act = 6786188 
n_pre = 6786172 
n_ref = 0 
n_req = 7221638 
total_req = 7478604 

Dual Bus Interface Util: 
issued_total_row = 13572360 
issued_total_col = 7478604 
Row_Bus_Util =  0.100724 
CoL_Bus_Util = 0.055501 
Either_Row_CoL_Bus_Util = 0.140873 
Issued_on_Two_Bus_Simul_Util = 0.015353 
issued_two_Eff = 0.108982 
queue_avg = 14.367632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3676
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115755549 n_act=6789868 n_pre=6789852 n_ref_event=0 n_req=7226777 n_rd=6187251 n_rd_L2_A=0 n_write=0 n_wr_bk=1296213 bw_util=0.2221
n_activity=89356031 dram_eff=0.335
bk0: 377519a 79997476i bk1: 377728a 79825474i bk2: 402258a 77118878i bk3: 401651a 77311612i bk4: 398548a 77871803i bk5: 396418a 78121141i bk6: 378456a 80107904i bk7: 377226a 80317493i bk8: 379368a 80331867i bk9: 378614a 80039592i bk10: 384999a 79306781i bk11: 384756a 79304108i bk12: 387128a 78971188i bk13: 384188a 79098223i bk14: 388200a 78356605i bk15: 390194a 78218560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060457
Row_Buffer_Locality_read = 0.062029
Row_Buffer_Locality_write = 0.051098
Bank_Level_Parallism = 10.145185
Bank_Level_Parallism_Col = 2.486857
Bank_Level_Parallism_Ready = 1.223092
write_to_read_ratio_blp_rw_average = 0.189572
GrpLevelPara = 2.112770 

BW Util details:
bwutil = 0.222148 
total_CMD = 134747527 
util_bw = 29933856 
Wasted_Col = 56948445 
Wasted_Row = 1667786 
Idle = 46197440 

BW Util Bottlenecks: 
RCDc_limit = 93501247 
RCDWRc_limit = 8733278 
WTRc_limit = 36747226 
RTWc_limit = 26269055 
CCDLc_limit = 5833493 
rwq = 0 
CCDLc_limit_alone = 4081949 
WTRc_limit_alone = 35861034 
RTWc_limit_alone = 25403703 

Commands details: 
total_CMD = 134747527 
n_nop = 115755549 
Read = 6187251 
Write = 0 
L2_Alloc = 0 
L2_WB = 1296213 
n_act = 6789868 
n_pre = 6789852 
n_ref = 0 
n_req = 7226777 
total_req = 7483464 

Dual Bus Interface Util: 
issued_total_row = 13579720 
issued_total_col = 7483464 
Row_Bus_Util =  0.100779 
CoL_Bus_Util = 0.055537 
Either_Row_CoL_Bus_Util = 0.140945 
Issued_on_Two_Bus_Simul_Util = 0.015371 
issued_two_Eff = 0.109057 
queue_avg = 14.590565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5906
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115710708 n_act=6807279 n_pre=6807263 n_ref_event=0 n_req=7256326 n_rd=6211190 n_rd_L2_A=0 n_write=0 n_wr_bk=1303550 bw_util=0.2231
n_activity=89313567 dram_eff=0.3366
bk0: 380153a 78680254i bk1: 376352a 79189204i bk2: 407223a 76101700i bk3: 398958a 76814215i bk4: 397995a 77324407i bk5: 398271a 77190398i bk6: 380144a 79157851i bk7: 384317a 78891498i bk8: 381479a 79043014i bk9: 377915a 79506747i bk10: 385956a 78277910i bk11: 384553a 78391075i bk12: 389232a 78054450i bk13: 390457a 77746020i bk14: 386143a 77944101i bk15: 392042a 77394296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061884
Row_Buffer_Locality_read = 0.063399
Row_Buffer_Locality_write = 0.052876
Bank_Level_Parallism = 10.315798
Bank_Level_Parallism_Col = 2.498765
Bank_Level_Parallism_Ready = 1.225973
write_to_read_ratio_blp_rw_average = 0.190029
GrpLevelPara = 2.121760 

BW Util details:
bwutil = 0.223076 
total_CMD = 134747527 
util_bw = 30058960 
Wasted_Col = 56832532 
Wasted_Row = 1618082 
Idle = 46237953 

BW Util Bottlenecks: 
RCDc_limit = 93522429 
RCDWRc_limit = 8732449 
WTRc_limit = 36951638 
RTWc_limit = 26439488 
CCDLc_limit = 5861806 
rwq = 0 
CCDLc_limit_alone = 4101124 
WTRc_limit_alone = 36060284 
RTWc_limit_alone = 25570160 

Commands details: 
total_CMD = 134747527 
n_nop = 115710708 
Read = 6211190 
Write = 0 
L2_Alloc = 0 
L2_WB = 1303550 
n_act = 6807279 
n_pre = 6807263 
n_ref = 0 
n_req = 7256326 
total_req = 7514740 

Dual Bus Interface Util: 
issued_total_row = 13614542 
issued_total_col = 7514740 
Row_Bus_Util =  0.101037 
CoL_Bus_Util = 0.055769 
Either_Row_CoL_Bus_Util = 0.141278 
Issued_on_Two_Bus_Simul_Util = 0.015529 
issued_two_Eff = 0.109917 
queue_avg = 15.402428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4024
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115788761 n_act=6779878 n_pre=6779862 n_ref_event=0 n_req=7216212 n_rd=6175302 n_rd_L2_A=0 n_write=0 n_wr_bk=1297908 bw_util=0.2218
n_activity=89290339 dram_eff=0.3348
bk0: 375367a 80011742i bk1: 373292a 80301636i bk2: 406234a 76554871i bk3: 399736a 77412611i bk4: 391199a 78703764i bk5: 391306a 78647892i bk6: 386155a 79400819i bk7: 385723a 79454939i bk8: 378261a 79988251i bk9: 379506a 80028183i bk10: 387346a 78969400i bk11: 381005a 79681437i bk12: 384307a 79491195i bk13: 382210a 79561300i bk14: 388662a 78283088i bk15: 384993a 78795871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060466
Row_Buffer_Locality_read = 0.062102
Row_Buffer_Locality_write = 0.050758
Bank_Level_Parallism = 10.141734
Bank_Level_Parallism_Col = 2.484395
Bank_Level_Parallism_Ready = 1.222862
write_to_read_ratio_blp_rw_average = 0.189604
GrpLevelPara = 2.111319 

BW Util details:
bwutil = 0.221843 
total_CMD = 134747527 
util_bw = 29892840 
Wasted_Col = 56899597 
Wasted_Row = 1690371 
Idle = 46264719 

BW Util Bottlenecks: 
RCDc_limit = 93320067 
RCDWRc_limit = 8757214 
WTRc_limit = 36733697 
RTWc_limit = 26161392 
CCDLc_limit = 5825390 
rwq = 0 
CCDLc_limit_alone = 4077366 
WTRc_limit_alone = 35845406 
RTWc_limit_alone = 25301659 

Commands details: 
total_CMD = 134747527 
n_nop = 115788761 
Read = 6175302 
Write = 0 
L2_Alloc = 0 
L2_WB = 1297908 
n_act = 6779878 
n_pre = 6779862 
n_ref = 0 
n_req = 7216212 
total_req = 7473210 

Dual Bus Interface Util: 
issued_total_row = 13559740 
issued_total_col = 7473210 
Row_Bus_Util =  0.100631 
CoL_Bus_Util = 0.055461 
Either_Row_CoL_Bus_Util = 0.140698 
Issued_on_Two_Bus_Simul_Util = 0.015393 
issued_two_Eff = 0.109405 
queue_avg = 14.732161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7322
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115715811 n_act=6801174 n_pre=6801158 n_ref_event=0 n_req=7246740 n_rd=6208880 n_rd_L2_A=0 n_write=0 n_wr_bk=1295404 bw_util=0.2228
n_activity=89488817 dram_eff=0.3354
bk0: 378752a 79701742i bk1: 376520a 79992332i bk2: 394510a 78266635i bk3: 400854a 77761142i bk4: 390751a 78596626i bk5: 397801a 77790731i bk6: 387614a 79090692i bk7: 387399a 79095101i bk8: 383672a 79539371i bk9: 382548a 79679637i bk10: 384694a 79393790i bk11: 386828a 79258062i bk12: 390173a 78769854i bk13: 383907a 79601002i bk14: 390143a 78412439i bk15: 392714a 78013946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061485
Row_Buffer_Locality_read = 0.062826
Row_Buffer_Locality_write = 0.053465
Bank_Level_Parallism = 10.143407
Bank_Level_Parallism_Col = 2.489871
Bank_Level_Parallism_Ready = 1.224902
write_to_read_ratio_blp_rw_average = 0.188838
GrpLevelPara = 2.113672 

BW Util details:
bwutil = 0.222766 
total_CMD = 134747527 
util_bw = 30017136 
Wasted_Col = 57032637 
Wasted_Row = 1649371 
Idle = 46048383 

BW Util Bottlenecks: 
RCDc_limit = 93731736 
RCDWRc_limit = 8667922 
WTRc_limit = 36762741 
RTWc_limit = 26294742 
CCDLc_limit = 5856454 
rwq = 0 
CCDLc_limit_alone = 4095443 
WTRc_limit_alone = 35871053 
RTWc_limit_alone = 25425419 

Commands details: 
total_CMD = 134747527 
n_nop = 115715811 
Read = 6208880 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295404 
n_act = 6801174 
n_pre = 6801158 
n_ref = 0 
n_req = 7246740 
total_req = 7504284 

Dual Bus Interface Util: 
issued_total_row = 13602332 
issued_total_col = 7504284 
Row_Bus_Util =  0.100947 
CoL_Bus_Util = 0.055691 
Either_Row_CoL_Bus_Util = 0.141240 
Issued_on_Two_Bus_Simul_Util = 0.015398 
issued_two_Eff = 0.109023 
queue_avg = 14.958317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9583
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134747527 n_nop=115853353 n_act=6748151 n_pre=6748135 n_ref_event=0 n_req=7169998 n_rd=6134385 n_rd_L2_A=0 n_write=0 n_wr_bk=1293673 bw_util=0.2205
n_activity=89277611 dram_eff=0.3328
bk0: 377969a 80747593i bk1: 374658a 81098921i bk2: 395728a 79315791i bk3: 386342a 80103270i bk4: 384954a 80295239i bk5: 394292a 79274461i bk6: 384415a 80464085i bk7: 375767a 81428916i bk8: 378018a 81135005i bk9: 378159a 81181083i bk10: 380718a 80794156i bk11: 381555a 80610787i bk12: 386558a 79899339i bk13: 380674a 80787666i bk14: 389710a 79522120i bk15: 384868a 79606397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058835
Row_Buffer_Locality_read = 0.060267
Row_Buffer_Locality_write = 0.050352
Bank_Level_Parallism = 9.905076
Bank_Level_Parallism_Col = 2.472495
Bank_Level_Parallism_Ready = 1.222242
write_to_read_ratio_blp_rw_average = 0.188625
GrpLevelPara = 2.101070 

BW Util details:
bwutil = 0.220503 
total_CMD = 134747527 
util_bw = 29712232 
Wasted_Col = 56980402 
Wasted_Row = 1773097 
Idle = 46281796 

BW Util Bottlenecks: 
RCDc_limit = 93158606 
RCDWRc_limit = 8732138 
WTRc_limit = 36613577 
RTWc_limit = 25888241 
CCDLc_limit = 5777808 
rwq = 0 
CCDLc_limit_alone = 4044073 
WTRc_limit_alone = 35727297 
RTWc_limit_alone = 25040786 

Commands details: 
total_CMD = 134747527 
n_nop = 115853353 
Read = 6134385 
Write = 0 
L2_Alloc = 0 
L2_WB = 1293673 
n_act = 6748151 
n_pre = 6748135 
n_ref = 0 
n_req = 7169998 
total_req = 7428058 

Dual Bus Interface Util: 
issued_total_row = 13496286 
issued_total_col = 7428058 
Row_Bus_Util =  0.100160 
CoL_Bus_Util = 0.055126 
Either_Row_CoL_Bus_Util = 0.140219 
Issued_on_Two_Bus_Simul_Util = 0.015066 
issued_two_Eff = 0.107450 
queue_avg = 13.578715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6294576, Miss = 3152896, Miss_rate = 0.501, Pending_hits = 18574, Reservation_fails = 9731
L2_cache_bank[1]: Access = 6260594, Miss = 3145905, Miss_rate = 0.502, Pending_hits = 18420, Reservation_fails = 14861
L2_cache_bank[2]: Access = 6335800, Miss = 3191811, Miss_rate = 0.504, Pending_hits = 20046, Reservation_fails = 7285
L2_cache_bank[3]: Access = 6291637, Miss = 3178974, Miss_rate = 0.505, Pending_hits = 19520, Reservation_fails = 8237
L2_cache_bank[4]: Access = 6284116, Miss = 3143195, Miss_rate = 0.500, Pending_hits = 18068, Reservation_fails = 9314
L2_cache_bank[5]: Access = 6273913, Miss = 3166071, Miss_rate = 0.505, Pending_hits = 17946, Reservation_fails = 9693
L2_cache_bank[6]: Access = 6267428, Miss = 3148937, Miss_rate = 0.502, Pending_hits = 18235, Reservation_fails = 6248
L2_cache_bank[7]: Access = 6347804, Miss = 3171843, Miss_rate = 0.500, Pending_hits = 18594, Reservation_fails = 8010
L2_cache_bank[8]: Access = 6297627, Miss = 3159285, Miss_rate = 0.502, Pending_hits = 18857, Reservation_fails = 7720
L2_cache_bank[9]: Access = 6362901, Miss = 3162812, Miss_rate = 0.497, Pending_hits = 18437, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6299712, Miss = 3172564, Miss_rate = 0.504, Pending_hits = 18463, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6277691, Miss = 3166502, Miss_rate = 0.504, Pending_hits = 18521, Reservation_fails = 8791
L2_cache_bank[12]: Access = 6276053, Miss = 3152714, Miss_rate = 0.502, Pending_hits = 18782, Reservation_fails = 9360
L2_cache_bank[13]: Access = 6327430, Miss = 3173923, Miss_rate = 0.502, Pending_hits = 18449, Reservation_fails = 8792
L2_cache_bank[14]: Access = 6334293, Miss = 3168045, Miss_rate = 0.500, Pending_hits = 18398, Reservation_fails = 10096
L2_cache_bank[15]: Access = 6345403, Miss = 3162306, Miss_rate = 0.498, Pending_hits = 18334, Reservation_fails = 8748
L2_cache_bank[16]: Access = 8363532, Miss = 3179878, Miss_rate = 0.380, Pending_hits = 18627, Reservation_fails = 12594
L2_cache_bank[17]: Access = 6323512, Miss = 3174421, Miss_rate = 0.502, Pending_hits = 18784, Reservation_fails = 7502
L2_cache_bank[18]: Access = 6338397, Miss = 3169113, Miss_rate = 0.500, Pending_hits = 19059, Reservation_fails = 12783
L2_cache_bank[19]: Access = 6220544, Miss = 3149325, Miss_rate = 0.506, Pending_hits = 18580, Reservation_fails = 12069
L2_cache_bank[20]: Access = 8666570, Miss = 3171889, Miss_rate = 0.366, Pending_hits = 19074, Reservation_fails = 10922
L2_cache_bank[21]: Access = 6324351, Miss = 3180173, Miss_rate = 0.503, Pending_hits = 19245, Reservation_fails = 7878
L2_cache_bank[22]: Access = 6227764, Miss = 3149616, Miss_rate = 0.506, Pending_hits = 18096, Reservation_fails = 12731
L2_cache_bank[23]: Access = 6230117, Miss = 3127886, Miss_rate = 0.502, Pending_hits = 17499, Reservation_fails = 8652
L2_total_cache_accesses = 155571765
L2_total_cache_misses = 75920084
L2_total_cache_miss_rate = 0.4880
L2_total_cache_pending_hits = 446608
L2_total_cache_reservation_fails = 227936
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76230656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 446602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55646894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 227936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18555804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 446602
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2974417
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 434281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1283105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150879956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4691809
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19824
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 207753
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=155571765
icnt_total_pkts_simt_to_mem=155571765
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 155571765
Req_Network_cycles = 52544059
Req_Network_injected_packets_per_cycle =       2.9608 
Req_Network_conflicts_per_cycle =       1.3076
Req_Network_conflicts_per_cycle_util =       1.9845
Req_Bank_Level_Parallism =       4.4934
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4047
Req_Network_out_buffer_full_per_cycle =       0.0341
Req_Network_out_buffer_avg_util =       3.0358

Reply_Network_injected_packets_num = 155571765
Reply_Network_cycles = 52544059
Reply_Network_injected_packets_per_cycle =        2.9608
Reply_Network_conflicts_per_cycle =        1.4704
Reply_Network_conflicts_per_cycle_util =       2.2310
Reply_Bank_Level_Parallism =       4.4924
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1397
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0987
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 18 hrs, 3 min, 20 sec (237800 sec)
gpgpu_simulation_rate = 4810 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (477,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 28 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 40: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 40 
gpu_sim_cycle = 243780
gpu_sim_insn = 9615163
gpu_ipc =      39.4420
gpu_tot_sim_cycle = 52787839
gpu_tot_sim_insn = 1153492132
gpu_tot_ipc =      21.8515
gpu_tot_issued_cta = 53900
gpu_occupancy = 69.1376% 
gpu_tot_occupancy = 60.1335% 
max_total_param_size = 0
gpu_stall_dramfull = 16276639
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.8889
partiton_level_parallism_total  =       2.9651
partiton_level_parallism_util =       4.2538
partiton_level_parallism_util_total  =       4.6091
L2_BW  =     169.8684 GB/Sec
L2_BW_total  =     129.5144 GB/Sec
gpu_total_sim_rate=4820

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7810131, Miss = 4425551, Miss_rate = 0.567, Pending_hits = 125456, Reservation_fails = 2288379
	L1D_cache_core[1]: Access = 7911769, Miss = 4467001, Miss_rate = 0.565, Pending_hits = 128055, Reservation_fails = 2203257
	L1D_cache_core[2]: Access = 7314228, Miss = 3969050, Miss_rate = 0.543, Pending_hits = 122108, Reservation_fails = 2163578
	L1D_cache_core[3]: Access = 7971902, Miss = 4471621, Miss_rate = 0.561, Pending_hits = 128622, Reservation_fails = 2267531
	L1D_cache_core[4]: Access = 8129092, Miss = 4623115, Miss_rate = 0.569, Pending_hits = 130706, Reservation_fails = 2266725
	L1D_cache_core[5]: Access = 7665704, Miss = 4154570, Miss_rate = 0.542, Pending_hits = 126094, Reservation_fails = 2181924
	L1D_cache_core[6]: Access = 8112823, Miss = 4549040, Miss_rate = 0.561, Pending_hits = 131520, Reservation_fails = 2289906
	L1D_cache_core[7]: Access = 8189872, Miss = 4659696, Miss_rate = 0.569, Pending_hits = 131466, Reservation_fails = 2407640
	L1D_cache_core[8]: Access = 8071328, Miss = 4549012, Miss_rate = 0.564, Pending_hits = 127991, Reservation_fails = 2206736
	L1D_cache_core[9]: Access = 7988298, Miss = 4470165, Miss_rate = 0.560, Pending_hits = 127505, Reservation_fails = 2276792
	L1D_cache_core[10]: Access = 8117523, Miss = 4541435, Miss_rate = 0.559, Pending_hits = 131034, Reservation_fails = 2286938
	L1D_cache_core[11]: Access = 8061278, Miss = 4502174, Miss_rate = 0.558, Pending_hits = 130600, Reservation_fails = 2308008
	L1D_cache_core[12]: Access = 7707963, Miss = 4311789, Miss_rate = 0.559, Pending_hits = 127272, Reservation_fails = 2155483
	L1D_cache_core[13]: Access = 7980079, Miss = 4496384, Miss_rate = 0.563, Pending_hits = 131036, Reservation_fails = 2284258
	L1D_cache_core[14]: Access = 7925583, Miss = 4398810, Miss_rate = 0.555, Pending_hits = 128336, Reservation_fails = 2206402
	L1D_cache_core[15]: Access = 7705747, Miss = 4291347, Miss_rate = 0.557, Pending_hits = 128022, Reservation_fails = 2162323
	L1D_cache_core[16]: Access = 7438106, Miss = 4068363, Miss_rate = 0.547, Pending_hits = 125503, Reservation_fails = 2139839
	L1D_cache_core[17]: Access = 7897425, Miss = 4442271, Miss_rate = 0.562, Pending_hits = 129354, Reservation_fails = 2176195
	L1D_cache_core[18]: Access = 7831076, Miss = 4386977, Miss_rate = 0.560, Pending_hits = 128179, Reservation_fails = 2247348
	L1D_cache_core[19]: Access = 7881197, Miss = 4436271, Miss_rate = 0.563, Pending_hits = 128342, Reservation_fails = 2260329
	L1D_cache_core[20]: Access = 8147730, Miss = 4612329, Miss_rate = 0.566, Pending_hits = 131904, Reservation_fails = 2272766
	L1D_cache_core[21]: Access = 8042422, Miss = 4521152, Miss_rate = 0.562, Pending_hits = 130962, Reservation_fails = 2218874
	L1D_cache_core[22]: Access = 7929492, Miss = 4459362, Miss_rate = 0.562, Pending_hits = 130408, Reservation_fails = 2274637
	L1D_cache_core[23]: Access = 7902001, Miss = 4436392, Miss_rate = 0.561, Pending_hits = 126302, Reservation_fails = 2222695
	L1D_cache_core[24]: Access = 7768220, Miss = 4317799, Miss_rate = 0.556, Pending_hits = 125296, Reservation_fails = 2130319
	L1D_cache_core[25]: Access = 7823764, Miss = 4382252, Miss_rate = 0.560, Pending_hits = 126493, Reservation_fails = 2219016
	L1D_cache_core[26]: Access = 7808228, Miss = 4303166, Miss_rate = 0.551, Pending_hits = 126499, Reservation_fails = 2206723
	L1D_cache_core[27]: Access = 7988446, Miss = 4501351, Miss_rate = 0.563, Pending_hits = 129052, Reservation_fails = 2143368
	L1D_cache_core[28]: Access = 7911091, Miss = 4410451, Miss_rate = 0.558, Pending_hits = 126096, Reservation_fails = 2305369
	L1D_cache_core[29]: Access = 7982716, Miss = 4535562, Miss_rate = 0.568, Pending_hits = 128783, Reservation_fails = 2339338
	L1D_total_cache_accesses = 237015234
	L1D_total_cache_misses = 132694458
	L1D_total_cache_miss_rate = 0.5599
	L1D_total_cache_pending_hits = 3848996
	L1D_total_cache_reservation_fails = 67112696
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99932919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3848977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 119688975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 66613915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8609544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3849000
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 538861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2546594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 498781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1849345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 232080415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4934819

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1793199
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17715361
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 47105355
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 483304
ctas_completed 53900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
224930, 218489, 251575, 246095, 238251, 236221, 245200, 222315, 239253, 240475, 215434, 234013, 225058, 233225, 226341, 195274, 225178, 241661, 212291, 249946, 253476, 247833, 211883, 235218, 237255, 244434, 217208, 224399, 217097, 240585, 230767, 218878, 
gpgpu_n_tot_thrd_icount = 7156311968
gpgpu_n_tot_w_icount = 223634749
gpgpu_n_stall_shd_mem = 97219640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 151584989
gpgpu_n_mem_write_global = 4934819
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 273335124
gpgpu_n_store_insn = 13936289
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 72639238
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 80953268
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16266372
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18556651	W0_Idle:240372553	W0_Scoreboard:-437573577	W1:109833351	W2:31391921	W3:15044325	W4:9192573	W5:6409835	W6:4828267	W7:3854828	W8:3189688	W9:2712095	W10:2331788	W11:2061905	W12:1878223	W13:1715811	W14:1588105	W15:1448768	W16:1327024	W17:1230260	W18:1151324	W19:1090797	W20:1070887	W21:1079819	W22:1108022	W23:1091642	W24:1048038	W25:950054	W26:831861	W27:713210	W28:631199	W29:555217	W30:506548	W31:420398	W32:11346966
single_issue_nums: WS0:56144836	WS1:55749359	WS2:55977968	WS3:55762586	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1026387968 {8:128298496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 197392760 {40:4934819,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836972544 {40:128298496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 39478552 {8:4934819,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 460 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 107 
avg_icnt2sh_latency = 3 
mrq_lat_table:28951664 	738309 	1528315 	3313425 	6636225 	9428820 	11875873 	12424490 	9404579 	2870871 	113343 	329 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71532725 	54317763 	20949297 	6396529 	2657263 	665124 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	120292572 	4338506 	1737572 	2089971 	3313474 	2275120 	975356 	107649 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	128497217 	20152088 	5926043 	1514791 	358551 	68303 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9222 	39393 	1432 	2027 	525 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.061385  1.060952  1.066876  1.069410  1.067954  1.066451  1.062820  1.063541  1.063513  1.061846  1.064248  1.062709  1.065209  1.065063  1.064984  1.062789 
dram[1]:  1.063131  1.064466  1.072618  1.071635  1.072404  1.069932  1.068996  1.066952  1.065093  1.067007  1.069096  1.064391  1.068460  1.066491  1.067252  1.065386 
dram[2]:  1.062383  1.059845  1.066498  1.067465  1.064327  1.066152  1.064559  1.063530  1.061818  1.062192  1.061298  1.064479  1.062797  1.064279  1.062725  1.064619 
dram[3]:  1.059613  1.060624  1.065694  1.068105  1.066722  1.069618  1.063025  1.064304  1.063706  1.062790  1.065024  1.065719  1.063782  1.064891  1.064214  1.064206 
dram[4]:  1.063472  1.061090  1.068433  1.067691  1.065633  1.067974  1.064233  1.063590  1.062638  1.061188  1.067720  1.066750  1.063504  1.064157  1.064697  1.062536 
dram[5]:  1.059279  1.063238  1.070628  1.068527  1.066732  1.069031  1.063050  1.063704  1.061848  1.063445  1.064710  1.066427  1.060974  1.061692  1.064222  1.063740 
dram[6]:  1.062633  1.061920  1.067435  1.069084  1.067299  1.064485  1.063418  1.065920  1.062376  1.062492  1.062850  1.065023  1.063554  1.065574  1.063352  1.065051 
dram[7]:  1.061197  1.061061  1.068196  1.068891  1.067536  1.066937  1.062878  1.061995  1.063107  1.061438  1.065506  1.064892  1.066754  1.065406  1.064528  1.064183 
dram[8]:  1.061346  1.061354  1.072605  1.070826  1.070024  1.070943  1.063340  1.064875  1.063472  1.063364  1.066509  1.067744  1.067931  1.067065  1.063223  1.064848 
dram[9]:  1.060904  1.059935  1.070232  1.068838  1.065490  1.065361  1.065578  1.065535  1.061281  1.061474  1.067760  1.065390  1.065710  1.065143  1.064216  1.062885 
dram[10]:  1.061141  1.060294  1.067724  1.068809  1.069325  1.069290  1.068897  1.065453  1.065885  1.062333  1.066602  1.067989  1.067372  1.064006  1.064162  1.063947 
dram[11]:  1.060047  1.059471  1.065776  1.062622  1.063730  1.065695  1.063455  1.061174  1.062070  1.061392  1.065424  1.063404  1.064200  1.062118  1.063984  1.061469 
average row locality = 87286261/81967749 = 1.064885
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    380419    376849    392137    398335    398817    397384    376026    379170    385418    383534    381400    379595    389489    387934    397247    391059 
dram[1]:    382798    383023    406879    404893    401511    399376    391286    386748    383413    390869    384932    377472    391943    388127    396943    396190 
dram[2]:    383717    377671    395560    396936    395908    395256    382052    388056    385239    381311    373892    387281    385084    390619    389691    396844 
dram[3]:    378570    378664    392300    401307    398562    402147    385342    383907    381383    388161    383555    387174    383904    386359    393683    392573 
dram[4]:    379999    378868    400799    403764    393132    397790    382313    385587    387837    385144    386564    384809    384348    384440    392349    390383 
dram[5]:    379232    382221    408069    397316    399992    402002    387698    384593    386931    387482    384065    388315    380932    381444    393463    391475 
dram[6]:    384736    382541    398790    403315    397919    396494    383297    390940    382485    381461    379527    382982    379588    388317    394461    396335 
dram[7]:    379946    380175    404844    404206    400972    398865    380884    379623    381703    380986    387322    387008    389632    386620    390712    392693 
dram[8]:    382583    378788    409732    401439    400517    400642    382541    386873    383762    380217    388280    386848    391705    392911    388675    394524 
dram[9]:    377899    375740    408809    402311    393606    393716    388722    388164    380731    382026    389842    383387    386827    384729    391174    387537 
dram[10]:    381231    379025    397043    403350    393213    400302    390013    389886    386080    384919    387059    389382    392614    386367    392651    395172 
dram[11]:    380477    377233    398262    388931    387350    396726    386866    378104    380382    380560    383101    384080    388966    383154    392156    387431 
total dram reads = 74674002
bank skew: 409732/373892 = 1.10
chip skew: 6266403/6173779 = 1.02
number of total write accesses:
dram[0]:     80506     81240     82583     81429     80653     79838     81110     81940     81254     80638     81072     80718     81307     80774     84252     84632 
dram[1]:     83222     83053     84100     83595     79872     79751     81939     80128     81460     81146     81337     81393     84289     82819     84755     86090 
dram[2]:     83498     83761     82714     81255     79462     81666     81293     81768     79933     81803     80559     80126     82767     82498     85797     85792 
dram[3]:     83891     82327     83009     83429     79522     81217     81984     80404     79609     81889     79909     80217     80753     81030     85400     86386 
dram[4]:     82991     83022     82139     83852     79928     81455     79805     79262     80300     79941     81144     82028     82377     81766     84119     84760 
dram[5]:     83796     82200     82830     83430     80109     80375     80939     80055     81212     79899     82305     82058     81488     81623     84794     84718 
dram[6]:     82331     81328     81474     82813     80501     80394     79699     82624     78232     79090     81305     81607     83777     82605     85550     85680 
dram[7]:     80584     81847     83476     82418     79815     79993     81112     80763     79969     81469     80989     80145     82094     83529     85676     85936 
dram[8]:     82527     82229     82834     83350     80381     80860     82271     81506     81615     81184     81860     81992     82563     82468     85303     84239 
dram[9]:     82330     82049     84809     82721     79988     80668     80532     80761     81843     79809     81763     81462     80777     81661     85884     84849 
dram[10]:     82138     82631     81718     80696     81946     82610     81144     81293     81366     81063     81343     80854     80921     79876     84251     85081 
dram[11]:     82540     82415     80767     81255     81047     81517     80831     81272     80494     80433     81195     80501     82302     80927     83673     86069 
total dram writes = 15733365
bank skew: 86386/78232 = 1.10
chip skew: 1318949/1303946 = 1.01
average mf latency per bank:
dram[0]:        757       773       768       807       766       782       750       773       762       772       754       765       753       774       747       756
dram[1]:        889       927       938       927       930       943       934       922       897       914       943       919       902       906       899       893
dram[2]:        736       708       743       739       728       716       720       713       717       693       714       715       703       697       704       701
dram[3]:        740       756       742       747       738       742       730       733       736       730       738       756       722       734       724       721
dram[4]:        782       740       795       784       784       743       792       756       795       737       802       758       758       732       755       723
dram[5]:        744       830       791       843       766       851       764       844       763       827       771       854       735       809       745       811
dram[6]:        802       764       801       781       801       764       800       767       802       754       814       773       782       756       758       734
dram[7]:        764       742       757       768       747       742       741       724       725       718       751       738       729       726       717       714
dram[8]:       2380       743       790       774       764       759       742       748       751       744       758       761       749       751       727       734
dram[9]:        790       795       803       816       787       816       789       824       767       798       797       820       790       801       773       776
dram[10]:       1031       758      1069       786      1054       781      2198       767      1080       754      1104       776      1051       749      1034       754
dram[11]:        714       710       727       720       706       721       714       699       706       719       711       716       706       706       708       701
maximum mf latency per bank:
dram[0]:       7198      6614      6830      6592      7820      6192      6498      6373      6792      6046      6640      6463      6414      6160      6489      6251
dram[1]:       6897      7816      6369      7853      6293      7809      6324      7682      7326      7161      6210      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6020      6137      6015      5722      6496      6245      6156      6182      6043      6337      5934      6227      6027      5835
dram[3]:       5926      6258      6120      6670      6065      6789      5785      6424      5997      6184      6274      6640      5919      5911      5958      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7080      6545      6201      6317      6673      6316      6452      6803      6469      6112      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6700      6449      6940      6435      6668      6390      6783      6070      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7363     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6384      6130      6222      6276      6331      5990      6309      6389      6298      5860      6603      6219      6216      6642      6271

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116333718 n_act=6801774 n_pre=6801758 n_ref_event=0 n_req=7239717 n_rd=6194813 n_rd_L2_A=0 n_write=0 n_wr_bk=1303946 bw_util=0.2216
n_activity=89854071 dram_eff=0.3338
bk0: 380419a 80580822i bk1: 376849a 80962002i bk2: 392137a 79481430i bk3: 398335a 78765246i bk4: 398817a 78801099i bk5: 397384a 78964008i bk6: 376026a 81399031i bk7: 379170a 81033052i bk8: 385418a 80286479i bk9: 383534a 80363864i bk10: 381400a 80567342i bk11: 379595a 80926312i bk12: 389489a 79714021i bk13: 387934a 79844477i bk14: 397247a 78391479i bk15: 391059a 79067314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060492
Row_Buffer_Locality_read = 0.061958
Row_Buffer_Locality_write = 0.051798
Bank_Level_Parallism = 10.035961
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 1.223899
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.221574 
total_CMD = 135372691 
util_bw = 29995036 
Wasted_Col = 57270221 
Wasted_Row = 1765199 
Idle = 46342235 

BW Util Bottlenecks: 
RCDc_limit = 93745741 
RCDWRc_limit = 8780641 
WTRc_limit = 36884147 
RTWc_limit = 26253130 
CCDLc_limit = 5849771 
rwq = 0 
CCDLc_limit_alone = 4092197 
WTRc_limit_alone = 35990995 
RTWc_limit_alone = 25388708 

Commands details: 
total_CMD = 135372691 
n_nop = 116333718 
Read = 6194813 
Write = 0 
L2_Alloc = 0 
L2_WB = 1303946 
n_act = 6801774 
n_pre = 6801758 
n_ref = 0 
n_req = 7239717 
total_req = 7498759 

Dual Bus Interface Util: 
issued_total_row = 13603532 
issued_total_col = 7498759 
Row_Bus_Util =  0.100489 
CoL_Bus_Util = 0.055393 
Either_Row_CoL_Bus_Util = 0.140641 
Issued_on_Two_Bus_Simul_Util = 0.015242 
issued_two_Eff = 0.108373 
queue_avg = 14.488546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4885
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116171889 n_act=6859712 n_pre=6859696 n_ref_event=0 n_req=7324390 n_rd=6266403 n_rd_L2_A=0 n_write=0 n_wr_bk=1318949 bw_util=0.2241
n_activity=89914048 dram_eff=0.3374
bk0: 382798a 78606522i bk1: 383023a 78618094i bk2: 406879a 76110117i bk3: 404893a 76406476i bk4: 401511a 77056611i bk5: 399376a 77349248i bk6: 391286a 78248760i bk7: 386748a 78827835i bk8: 383413a 79097978i bk9: 390869a 78264612i bk10: 384932a 78801193i bk11: 377472a 79667665i bk12: 391943a 77822241i bk13: 388127a 78256522i bk14: 396943a 76945255i bk15: 396190a 76962050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063443
Row_Buffer_Locality_read = 0.064709
Row_Buffer_Locality_write = 0.055939
Bank_Level_Parallism = 10.386584
Bank_Level_Parallism_Col = 2.506078
Bank_Level_Parallism_Ready = 1.227629
write_to_read_ratio_blp_rw_average = 0.191064
GrpLevelPara = 2.126319 

BW Util details:
bwutil = 0.224132 
total_CMD = 135372691 
util_bw = 30341408 
Wasted_Col = 57192212 
Wasted_Row = 1598648 
Idle = 46240423 

BW Util Bottlenecks: 
RCDc_limit = 94136937 
RCDWRc_limit = 8797892 
WTRc_limit = 37241205 
RTWc_limit = 26855478 
CCDLc_limit = 5924282 
rwq = 0 
CCDLc_limit_alone = 4135305 
WTRc_limit_alone = 36338867 
RTWc_limit_alone = 25968839 

Commands details: 
total_CMD = 135372691 
n_nop = 116171889 
Read = 6266403 
Write = 0 
L2_Alloc = 0 
L2_WB = 1318949 
n_act = 6859712 
n_pre = 6859696 
n_ref = 0 
n_req = 7324390 
total_req = 7585352 

Dual Bus Interface Util: 
issued_total_row = 13719408 
issued_total_col = 7585352 
Row_Bus_Util =  0.101345 
CoL_Bus_Util = 0.056033 
Either_Row_CoL_Bus_Util = 0.141837 
Issued_on_Two_Bus_Simul_Util = 0.015542 
issued_two_Eff = 0.109577 
queue_avg = 16.378119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3781
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116280750 n_act=6823999 n_pre=6823983 n_ref_event=0 n_req=7258720 n_rd=6205117 n_rd_L2_A=0 n_write=0 n_wr_bk=1314692 bw_util=0.2222
n_activity=89857172 dram_eff=0.3347
bk0: 383717a 79574240i bk1: 377671a 80225245i bk2: 395560a 78714709i bk3: 396936a 78646879i bk4: 395908a 78722839i bk5: 395256a 78773761i bk6: 382052a 80466594i bk7: 388056a 79736110i bk8: 385239a 80055595i bk9: 381311a 80474826i bk10: 373892a 81249786i bk11: 387281a 79842554i bk12: 385084a 79767300i bk13: 390619a 79075210i bk14: 389691a 78889691i bk15: 396844a 78125549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059889
Row_Buffer_Locality_read = 0.061495
Row_Buffer_Locality_write = 0.050434
Bank_Level_Parallism = 10.109536
Bank_Level_Parallism_Col = 2.485555
Bank_Level_Parallism_Ready = 1.223140
write_to_read_ratio_blp_rw_average = 0.189956
GrpLevelPara = 2.110876 

BW Util details:
bwutil = 0.222196 
total_CMD = 135372691 
util_bw = 30079236 
Wasted_Col = 57276401 
Wasted_Row = 1701594 
Idle = 46315460 

BW Util Bottlenecks: 
RCDc_limit = 93851928 
RCDWRc_limit = 8867376 
WTRc_limit = 37160333 
RTWc_limit = 26360197 
CCDLc_limit = 5866415 
rwq = 0 
CCDLc_limit_alone = 4102065 
WTRc_limit_alone = 36259893 
RTWc_limit_alone = 25496287 

Commands details: 
total_CMD = 135372691 
n_nop = 116280750 
Read = 6205117 
Write = 0 
L2_Alloc = 0 
L2_WB = 1314692 
n_act = 6823999 
n_pre = 6823983 
n_ref = 0 
n_req = 7258720 
total_req = 7519809 

Dual Bus Interface Util: 
issued_total_row = 13647982 
issued_total_col = 7519809 
Row_Bus_Util =  0.100818 
CoL_Bus_Util = 0.055549 
Either_Row_CoL_Bus_Util = 0.141032 
Issued_on_Two_Bus_Simul_Util = 0.015334 
issued_two_Eff = 0.108729 
queue_avg = 14.324841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3248
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116267466 n_act=6828504 n_pre=6828488 n_ref_event=0 n_req=7269126 n_rd=6217591 n_rd_L2_A=0 n_write=0 n_wr_bk=1310976 bw_util=0.2225
n_activity=89884689 dram_eff=0.335
bk0: 378570a 79995310i bk1: 378664a 80328268i bk2: 392300a 78920326i bk3: 401307a 77798764i bk4: 398562a 78509330i bk5: 402147a 78026705i bk6: 385342a 79757090i bk7: 383907a 80288884i bk8: 381383a 80521235i bk9: 388161a 79451266i bk10: 383555a 80179592i bk11: 387174a 79755675i bk12: 383904a 80042531i bk13: 386359a 79786847i bk14: 393683a 78474546i bk15: 392573a 78429306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060616
Row_Buffer_Locality_read = 0.062157
Row_Buffer_Locality_write = 0.051499
Bank_Level_Parallism = 10.130631
Bank_Level_Parallism_Col = 2.487926
Bank_Level_Parallism_Ready = 1.224096
write_to_read_ratio_blp_rw_average = 0.190161
GrpLevelPara = 2.112302 

BW Util details:
bwutil = 0.222455 
total_CMD = 135372691 
util_bw = 30114268 
Wasted_Col = 57284064 
Wasted_Row = 1680667 
Idle = 46293692 

BW Util Bottlenecks: 
RCDc_limit = 93944903 
RCDWRc_limit = 8830782 
WTRc_limit = 37044703 
RTWc_limit = 26460692 
CCDLc_limit = 5879441 
rwq = 0 
CCDLc_limit_alone = 4108927 
WTRc_limit_alone = 36147890 
RTWc_limit_alone = 25586991 

Commands details: 
total_CMD = 135372691 
n_nop = 116267466 
Read = 6217591 
Write = 0 
L2_Alloc = 0 
L2_WB = 1310976 
n_act = 6828504 
n_pre = 6828488 
n_ref = 0 
n_req = 7269126 
total_req = 7528567 

Dual Bus Interface Util: 
issued_total_row = 13656992 
issued_total_col = 7528567 
Row_Bus_Util =  0.100884 
CoL_Bus_Util = 0.055614 
Either_Row_CoL_Bus_Util = 0.141131 
Issued_on_Two_Bus_Simul_Util = 0.015367 
issued_two_Eff = 0.108888 
queue_avg = 14.614304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6143
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116274420 n_act=6825625 n_pre=6825609 n_ref_event=0 n_req=7267419 n_rd=6218126 n_rd_L2_A=0 n_write=0 n_wr_bk=1308889 bw_util=0.2224
n_activity=89911375 dram_eff=0.3349
bk0: 379999a 80274214i bk1: 378868a 80317304i bk2: 400799a 78303514i bk3: 403764a 77653805i bk4: 393132a 79142531i bk5: 397790a 78565976i bk6: 382313a 80556314i bk7: 385587a 80241198i bk8: 387837a 79875386i bk9: 385144a 80245669i bk10: 386564a 80068857i bk11: 384809a 80068840i bk12: 384348a 80076712i bk13: 384440a 80193904i bk14: 392349a 78925112i bk15: 390383a 79030880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060791
Row_Buffer_Locality_read = 0.062440
Row_Buffer_Locality_write = 0.051022
Bank_Level_Parallism = 10.090910
Bank_Level_Parallism_Col = 2.486809
Bank_Level_Parallism_Ready = 1.224425
write_to_read_ratio_blp_rw_average = 0.189642
GrpLevelPara = 2.110874 

BW Util details:
bwutil = 0.222409 
total_CMD = 135372691 
util_bw = 30108060 
Wasted_Col = 57305879 
Wasted_Row = 1690353 
Idle = 46268399 

BW Util Bottlenecks: 
RCDc_limit = 93946243 
RCDWRc_limit = 8815864 
WTRc_limit = 37046063 
RTWc_limit = 26395848 
CCDLc_limit = 5881528 
rwq = 0 
CCDLc_limit_alone = 4113261 
WTRc_limit_alone = 36148820 
RTWc_limit_alone = 25524824 

Commands details: 
total_CMD = 135372691 
n_nop = 116274420 
Read = 6218126 
Write = 0 
L2_Alloc = 0 
L2_WB = 1308889 
n_act = 6825625 
n_pre = 6825609 
n_ref = 0 
n_req = 7267419 
total_req = 7527015 

Dual Bus Interface Util: 
issued_total_row = 13651234 
issued_total_col = 7527015 
Row_Bus_Util =  0.100842 
CoL_Bus_Util = 0.055602 
Either_Row_CoL_Bus_Util = 0.141079 
Issued_on_Two_Bus_Simul_Util = 0.015365 
issued_two_Eff = 0.108909 
queue_avg = 14.410449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4104
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116236532 n_act=6845512 n_pre=6845496 n_ref_event=0 n_req=7286990 n_rd=6235230 n_rd_L2_A=0 n_write=0 n_wr_bk=1311831 bw_util=0.223
n_activity=89867933 dram_eff=0.3359
bk0: 379232a 79597427i bk1: 382221a 79427091i bk2: 408069a 76805140i bk3: 397316a 77803942i bk4: 399992a 77804800i bk5: 402002a 77541743i bk6: 387698a 79221530i bk7: 384593a 79708511i bk8: 386931a 79293319i bk9: 387482a 79433729i bk10: 384065a 79518767i bk11: 388315a 79109687i bk12: 380932a 79837312i bk13: 381444a 79767911i bk14: 393463a 78026253i bk15: 391475a 78186765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060584
Row_Buffer_Locality_read = 0.062258
Row_Buffer_Locality_write = 0.050666
Bank_Level_Parallism = 10.234891
Bank_Level_Parallism_Col = 2.491370
Bank_Level_Parallism_Ready = 1.223410
write_to_read_ratio_blp_rw_average = 0.190150
GrpLevelPara = 2.116406 

BW Util details:
bwutil = 0.223001 
total_CMD = 135372691 
util_bw = 30188244 
Wasted_Col = 57258944 
Wasted_Row = 1625863 
Idle = 46299640 

BW Util Bottlenecks: 
RCDc_limit = 94097769 
RCDWRc_limit = 8828881 
WTRc_limit = 37132900 
RTWc_limit = 26516862 
CCDLc_limit = 5882577 
rwq = 0 
CCDLc_limit_alone = 4118688 
WTRc_limit_alone = 36238284 
RTWc_limit_alone = 25647589 

Commands details: 
total_CMD = 135372691 
n_nop = 116236532 
Read = 6235230 
Write = 0 
L2_Alloc = 0 
L2_WB = 1311831 
n_act = 6845512 
n_pre = 6845496 
n_ref = 0 
n_req = 7286990 
total_req = 7547061 

Dual Bus Interface Util: 
issued_total_row = 13691008 
issued_total_col = 7547061 
Row_Bus_Util =  0.101136 
CoL_Bus_Util = 0.055750 
Either_Row_CoL_Bus_Util = 0.141359 
Issued_on_Two_Bus_Simul_Util = 0.015527 
issued_two_Eff = 0.109840 
queue_avg = 14.938857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9389
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116258129 n_act=6831511 n_pre=6831495 n_ref_event=0 n_req=7272509 n_rd=6223188 n_rd_L2_A=0 n_write=0 n_wr_bk=1309010 bw_util=0.2226
n_activity=89924751 dram_eff=0.335
bk0: 384736a 79553317i bk1: 382541a 79982798i bk2: 398790a 78496956i bk3: 403315a 77820289i bk4: 397919a 78506397i bk5: 396494a 78605093i bk6: 383297a 80277242i bk7: 390940a 79256852i bk8: 382485a 80592979i bk9: 381461a 80665182i bk10: 379527a 80528891i bk11: 382982a 80101902i bk12: 379588a 80257265i bk13: 388317a 79436209i bk14: 394461a 78310110i bk15: 396335a 78059059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060639
Row_Buffer_Locality_read = 0.062134
Row_Buffer_Locality_write = 0.051775
Bank_Level_Parallism = 10.124435
Bank_Level_Parallism_Col = 2.488667
Bank_Level_Parallism_Ready = 1.224300
write_to_read_ratio_blp_rw_average = 0.189695
GrpLevelPara = 2.113029 

BW Util details:
bwutil = 0.222562 
total_CMD = 135372691 
util_bw = 30128792 
Wasted_Col = 57304001 
Wasted_Row = 1683554 
Idle = 46256344 

BW Util Bottlenecks: 
RCDc_limit = 94038327 
RCDWRc_limit = 8801946 
WTRc_limit = 37060005 
RTWc_limit = 26439059 
CCDLc_limit = 5875856 
rwq = 0 
CCDLc_limit_alone = 4112283 
WTRc_limit_alone = 36165224 
RTWc_limit_alone = 25570267 

Commands details: 
total_CMD = 135372691 
n_nop = 116258129 
Read = 6223188 
Write = 0 
L2_Alloc = 0 
L2_WB = 1309010 
n_act = 6831511 
n_pre = 6831495 
n_ref = 0 
n_req = 7272509 
total_req = 7532198 

Dual Bus Interface Util: 
issued_total_row = 13663006 
issued_total_col = 7532198 
Row_Bus_Util =  0.100929 
CoL_Bus_Util = 0.055640 
Either_Row_CoL_Bus_Util = 0.141200 
Issued_on_Two_Bus_Simul_Util = 0.015370 
issued_two_Eff = 0.108851 
queue_avg = 14.509793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5098
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116250519 n_act=6834468 n_pre=6834452 n_ref_event=0 n_req=7276617 n_rd=6226191 n_rd_L2_A=0 n_write=0 n_wr_bk=1309815 bw_util=0.2227
n_activity=89928922 dram_eff=0.3352
bk0: 379946a 80181522i bk1: 380175a 80013363i bk2: 404844a 77281178i bk3: 404206a 77483406i bk4: 400972a 78059633i bk5: 398865a 78304910i bk6: 380884a 80299242i bk7: 379623a 80523050i bk8: 381703a 80533983i bk9: 380986a 80242495i bk10: 387322a 79517962i bk11: 387008a 79519392i bk12: 389632a 79161829i bk13: 386620a 79294103i bk14: 390712a 78540801i bk15: 392693a 78415656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060763
Row_Buffer_Locality_read = 0.062362
Row_Buffer_Locality_write = 0.051287
Bank_Level_Parallism = 10.158969
Bank_Level_Parallism_Col = 2.488848
Bank_Level_Parallism_Ready = 1.223598
write_to_read_ratio_blp_rw_average = 0.190043
GrpLevelPara = 2.114076 

BW Util details:
bwutil = 0.222674 
total_CMD = 135372691 
util_bw = 30144024 
Wasted_Col = 57296271 
Wasted_Row = 1676853 
Idle = 46255543 

BW Util Bottlenecks: 
RCDc_limit = 94029580 
RCDWRc_limit = 8820605 
WTRc_limit = 37056560 
RTWc_limit = 26503006 
CCDLc_limit = 5877122 
rwq = 0 
CCDLc_limit_alone = 4110447 
WTRc_limit_alone = 36162465 
RTWc_limit_alone = 25630426 

Commands details: 
total_CMD = 135372691 
n_nop = 116250519 
Read = 6226191 
Write = 0 
L2_Alloc = 0 
L2_WB = 1309815 
n_act = 6834468 
n_pre = 6834452 
n_ref = 0 
n_req = 7276617 
total_req = 7536006 

Dual Bus Interface Util: 
issued_total_row = 13668920 
issued_total_col = 7536006 
Row_Bus_Util =  0.100973 
CoL_Bus_Util = 0.055669 
Either_Row_CoL_Bus_Util = 0.141256 
Issued_on_Two_Bus_Simul_Util = 0.015385 
issued_two_Eff = 0.108918 
queue_avg = 14.709105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7091
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116205722 n_act=6852043 n_pre=6852027 n_ref_event=0 n_req=7306075 n_rd=6250037 n_rd_L2_A=0 n_write=0 n_wr_bk=1317182 bw_util=0.2236
n_activity=89886539 dram_eff=0.3367
bk0: 382583a 78868296i bk1: 378788a 79376556i bk2: 409732a 76280028i bk3: 401439a 76996499i bk4: 400517a 77492581i bk5: 400642a 77388380i bk6: 382541a 79349074i bk7: 386873a 79065707i bk8: 383762a 79256007i bk9: 380217a 79719301i bk10: 388280a 78483592i bk11: 386848a 78609148i bk12: 391705a 78252798i bk13: 392911a 77937029i bk14: 388675a 78140368i bk15: 394524a 77584700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062144
Row_Buffer_Locality_read = 0.063696
Row_Buffer_Locality_write = 0.052962
Bank_Level_Parallism = 10.328233
Bank_Level_Parallism_Col = 2.500484
Bank_Level_Parallism_Ready = 1.226365
write_to_read_ratio_blp_rw_average = 0.190484
GrpLevelPara = 2.122946 

BW Util details:
bwutil = 0.223597 
total_CMD = 135372691 
util_bw = 30268876 
Wasted_Col = 57181622 
Wasted_Row = 1626535 
Idle = 46295658 

BW Util Bottlenecks: 
RCDc_limit = 94053117 
RCDWRc_limit = 8820887 
WTRc_limit = 37259606 
RTWc_limit = 26669318 
CCDLc_limit = 5904672 
rwq = 0 
CCDLc_limit_alone = 4129139 
WTRc_limit_alone = 36360428 
RTWc_limit_alone = 25792963 

Commands details: 
total_CMD = 135372691 
n_nop = 116205722 
Read = 6250037 
Write = 0 
L2_Alloc = 0 
L2_WB = 1317182 
n_act = 6852043 
n_pre = 6852027 
n_ref = 0 
n_req = 7306075 
total_req = 7567219 

Dual Bus Interface Util: 
issued_total_row = 13704070 
issued_total_col = 7567219 
Row_Bus_Util =  0.101232 
CoL_Bus_Util = 0.055899 
Either_Row_CoL_Bus_Util = 0.141587 
Issued_on_Two_Bus_Simul_Util = 0.015545 
issued_two_Eff = 0.109789 
queue_avg = 15.505802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5058
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116282030 n_act=6825281 n_pre=6825265 n_ref_event=0 n_req=7267358 n_rd=6215220 n_rd_L2_A=0 n_write=0 n_wr_bk=1311906 bw_util=0.2224
n_activity=89862591 dram_eff=0.3351
bk0: 377899a 80144329i bk1: 375740a 80446361i bk2: 408809a 76696453i bk3: 402311a 77557141i bk4: 393606a 78868488i bk5: 393716a 78809147i bk6: 388722a 79541579i bk7: 388164a 79614877i bk8: 380731a 80143199i bk9: 382026a 80183449i bk10: 389842a 79130407i bk11: 383387a 79850389i bk12: 386827a 79636258i bk13: 384729a 79714408i bk14: 391174a 78440768i bk15: 387537a 78946166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060830
Row_Buffer_Locality_read = 0.062489
Row_Buffer_Locality_write = 0.051036
Bank_Level_Parallism = 10.162722
Bank_Level_Parallism_Col = 2.486804
Bank_Level_Parallism_Ready = 1.223422
write_to_read_ratio_blp_rw_average = 0.190100
GrpLevelPara = 2.112953 

BW Util details:
bwutil = 0.222412 
total_CMD = 135372691 
util_bw = 30108504 
Wasted_Col = 57244519 
Wasted_Row = 1696976 
Idle = 46322692 

BW Util Bottlenecks: 
RCDc_limit = 93850682 
RCDWRc_limit = 8845124 
WTRc_limit = 37049008 
RTWc_limit = 26403584 
CCDLc_limit = 5870743 
rwq = 0 
CCDLc_limit_alone = 4107040 
WTRc_limit_alone = 36152686 
RTWc_limit_alone = 25536203 

Commands details: 
total_CMD = 135372691 
n_nop = 116282030 
Read = 6215220 
Write = 0 
L2_Alloc = 0 
L2_WB = 1311906 
n_act = 6825281 
n_pre = 6825265 
n_ref = 0 
n_req = 7267358 
total_req = 7527126 

Dual Bus Interface Util: 
issued_total_row = 13650546 
issued_total_col = 7527126 
Row_Bus_Util =  0.100837 
CoL_Bus_Util = 0.055603 
Either_Row_CoL_Bus_Util = 0.141023 
Issued_on_Two_Bus_Simul_Util = 0.015417 
issued_two_Eff = 0.109321 
queue_avg = 14.896419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.8964
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116210226 n_act=6846244 n_pre=6846228 n_ref_event=0 n_req=7297037 n_rd=6248307 n_rd_L2_A=0 n_write=0 n_wr_bk=1308931 bw_util=0.2233
n_activity=90062641 dram_eff=0.3356
bk0: 381231a 79888723i bk1: 379025a 80164879i bk2: 397043a 78449670i bk3: 403350a 77941605i bk4: 393213a 78782680i bk5: 400302a 77966055i bk6: 390013a 79277058i bk7: 389886a 79276353i bk8: 386080a 79736191i bk9: 384919a 79878921i bk10: 387059a 79599533i bk11: 389382a 79439322i bk12: 392614a 78968107i bk13: 386367a 79785115i bk14: 392651a 78606626i bk15: 395172a 78213305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061778
Row_Buffer_Locality_read = 0.063161
Row_Buffer_Locality_write = 0.053533
Bank_Level_Parallism = 10.157722
Bank_Level_Parallism_Col = 2.491922
Bank_Level_Parallism_Ready = 1.225321
write_to_read_ratio_blp_rw_average = 0.189353
GrpLevelPara = 2.115025 

BW Util details:
bwutil = 0.223302 
total_CMD = 135372691 
util_bw = 30228952 
Wasted_Col = 57381816 
Wasted_Row = 1656827 
Idle = 46105096 

BW Util Bottlenecks: 
RCDc_limit = 94265324 
RCDWRc_limit = 8755910 
WTRc_limit = 37071137 
RTWc_limit = 26537967 
CCDLc_limit = 5901401 
rwq = 0 
CCDLc_limit_alone = 4124575 
WTRc_limit_alone = 36171699 
RTWc_limit_alone = 25660579 

Commands details: 
total_CMD = 135372691 
n_nop = 116210226 
Read = 6248307 
Write = 0 
L2_Alloc = 0 
L2_WB = 1308931 
n_act = 6846244 
n_pre = 6846228 
n_ref = 0 
n_req = 7297037 
total_req = 7557238 

Dual Bus Interface Util: 
issued_total_row = 13692472 
issued_total_col = 7557238 
Row_Bus_Util =  0.101146 
CoL_Bus_Util = 0.055825 
Either_Row_CoL_Bus_Util = 0.141553 
Issued_on_Two_Bus_Simul_Util = 0.015419 
issued_two_Eff = 0.108924 
queue_avg = 15.071157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0712
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=135372691 n_nop=116348944 n_act=6793076 n_pre=6793060 n_ref_event=0 n_req=7220303 n_rd=6173779 n_rd_L2_A=0 n_write=0 n_wr_bk=1307238 bw_util=0.221
n_activity=89851311 dram_eff=0.333
bk0: 380477a 80927174i bk1: 377233a 81267813i bk2: 398262a 79492322i bk3: 388931a 80269974i bk4: 387350a 80496645i bk5: 396726a 79466157i bk6: 386866a 80656952i bk7: 378104a 81625932i bk8: 380382a 81343646i bk9: 380560a 81378039i bk10: 383101a 80997802i bk11: 384080a 80801398i bk12: 388966a 80101158i bk13: 383154a 80979306i bk14: 392156a 79728850i bk15: 387431a 79782241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059170
Row_Buffer_Locality_read = 0.060639
Row_Buffer_Locality_write = 0.050508
Bank_Level_Parallism = 9.920563
Bank_Level_Parallism_Col = 2.474620
Bank_Level_Parallism_Ready = 1.222683
write_to_read_ratio_blp_rw_average = 0.189123
GrpLevelPara = 2.102479 

BW Util details:
bwutil = 0.221050 
total_CMD = 135372691 
util_bw = 29924068 
Wasted_Col = 57328046 
Wasted_Row = 1781593 
Idle = 46338984 

BW Util Bottlenecks: 
RCDc_limit = 93688428 
RCDWRc_limit = 8820094 
WTRc_limit = 36917350 
RTWc_limit = 26127477 
CCDLc_limit = 5823396 
rwq = 0 
CCDLc_limit_alone = 4073931 
WTRc_limit_alone = 36023146 
RTWc_limit_alone = 25272216 

Commands details: 
total_CMD = 135372691 
n_nop = 116348944 
Read = 6173779 
Write = 0 
L2_Alloc = 0 
L2_WB = 1307238 
n_act = 6793076 
n_pre = 6793060 
n_ref = 0 
n_req = 7220303 
total_req = 7481017 

Dual Bus Interface Util: 
issued_total_row = 13586136 
issued_total_col = 7481017 
Row_Bus_Util =  0.100361 
CoL_Bus_Util = 0.055262 
Either_Row_CoL_Bus_Util = 0.140529 
Issued_on_Two_Bus_Simul_Util = 0.015095 
issued_two_Eff = 0.107413 
queue_avg = 13.692802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6928

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6334427, Miss = 3176051, Miss_rate = 0.501, Pending_hits = 19318, Reservation_fails = 10487
L2_cache_bank[1]: Access = 6299538, Miss = 3168932, Miss_rate = 0.503, Pending_hits = 19242, Reservation_fails = 15149
L2_cache_bank[2]: Access = 6374535, Miss = 3214595, Miss_rate = 0.504, Pending_hits = 20718, Reservation_fails = 10102
L2_cache_bank[3]: Access = 6330317, Miss = 3201709, Miss_rate = 0.506, Pending_hits = 20197, Reservation_fails = 8237
L2_cache_bank[4]: Access = 6323188, Miss = 3166021, Miss_rate = 0.501, Pending_hits = 18841, Reservation_fails = 9634
L2_cache_bank[5]: Access = 6312867, Miss = 3189046, Miss_rate = 0.505, Pending_hits = 18662, Reservation_fails = 10586
L2_cache_bank[6]: Access = 6307014, Miss = 3172325, Miss_rate = 0.503, Pending_hits = 19362, Reservation_fails = 7210
L2_cache_bank[7]: Access = 6387612, Miss = 3195343, Miss_rate = 0.500, Pending_hits = 19629, Reservation_fails = 8442
L2_cache_bank[8]: Access = 6337580, Miss = 3182412, Miss_rate = 0.502, Pending_hits = 19628, Reservation_fails = 8549
L2_cache_bank[9]: Access = 6402379, Miss = 3185735, Miss_rate = 0.498, Pending_hits = 19186, Reservation_fails = 7724
L2_cache_bank[10]: Access = 6339043, Miss = 3195200, Miss_rate = 0.504, Pending_hits = 19390, Reservation_fails = 8195
L2_cache_bank[11]: Access = 6318566, Miss = 3189995, Miss_rate = 0.505, Pending_hits = 19619, Reservation_fails = 8976
L2_cache_bank[12]: Access = 6315950, Miss = 3175880, Miss_rate = 0.503, Pending_hits = 19722, Reservation_fails = 9745
L2_cache_bank[13]: Access = 6367591, Miss = 3197566, Miss_rate = 0.502, Pending_hits = 19346, Reservation_fails = 8792
L2_cache_bank[14]: Access = 6373658, Miss = 3191142, Miss_rate = 0.501, Pending_hits = 19265, Reservation_fails = 10247
L2_cache_bank[15]: Access = 6384938, Miss = 3185125, Miss_rate = 0.499, Pending_hits = 19236, Reservation_fails = 8956
L2_cache_bank[16]: Access = 8402812, Miss = 3202847, Miss_rate = 0.381, Pending_hits = 19364, Reservation_fails = 12970
L2_cache_bank[17]: Access = 6362061, Miss = 3197332, Miss_rate = 0.503, Pending_hits = 19579, Reservation_fails = 7502
L2_cache_bank[18]: Access = 6378936, Miss = 3192750, Miss_rate = 0.501, Pending_hits = 20256, Reservation_fails = 13867
L2_cache_bank[19]: Access = 6261001, Miss = 3172724, Miss_rate = 0.507, Pending_hits = 19671, Reservation_fails = 15944
L2_cache_bank[20]: Access = 8705437, Miss = 3194908, Miss_rate = 0.367, Pending_hits = 19817, Reservation_fails = 11335
L2_cache_bank[21]: Access = 6363796, Miss = 3203463, Miss_rate = 0.503, Pending_hits = 20035, Reservation_fails = 9661
L2_cache_bank[22]: Access = 6266342, Miss = 3172510, Miss_rate = 0.506, Pending_hits = 18865, Reservation_fails = 12832
L2_cache_bank[23]: Access = 6270220, Miss = 3151308, Miss_rate = 0.503, Pending_hits = 18239, Reservation_fails = 8753
L2_total_cache_accesses = 156519808
L2_total_cache_misses = 76474919
L2_total_cache_miss_rate = 0.4886
L2_total_cache_pending_hits = 467187
L2_total_cache_reservation_fails = 243895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76443837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 467149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55995664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 243895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18678339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 467150
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3133865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1300593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 151584989
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4934819
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20303
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 223233
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=156519808
icnt_total_pkts_simt_to_mem=156519808
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 156519808
Req_Network_cycles = 52787839
Req_Network_injected_packets_per_cycle =       2.9651 
Req_Network_conflicts_per_cycle =       1.3034
Req_Network_conflicts_per_cycle_util =       1.9746
Req_Bank_Level_Parallism =       4.4918
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.3896
Req_Network_out_buffer_full_per_cycle =       0.0339
Req_Network_out_buffer_avg_util =       3.0572

Reply_Network_injected_packets_num = 156519808
Reply_Network_cycles = 52787839
Reply_Network_injected_packets_per_cycle =        2.9651
Reply_Network_conflicts_per_cycle =        1.4715
Reply_Network_conflicts_per_cycle_util =       2.2287
Reply_Bank_Level_Parallism =       4.4907
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1397
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0988
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 18 hrs, 27 min, 48 sec (239268 sec)
gpgpu_simulation_rate = 4820 (inst/sec)
gpgpu_simulation_rate = 220 (cycle/sec)
gpgpu_silicon_slowdown = 6204545x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (3169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 41 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 41: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 41 
gpu_sim_cycle = 1931715
gpu_sim_insn = 68583582
gpu_ipc =      35.5040
gpu_tot_sim_cycle = 54719554
gpu_tot_sim_insn = 1222075714
gpu_tot_ipc =      22.3334
gpu_tot_issued_cta = 57069
gpu_occupancy = 63.4495% 
gpu_tot_occupancy = 60.2979% 
max_total_param_size = 0
gpu_stall_dramfull = 17724501
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7755
partiton_level_parallism_total  =       2.9937
partiton_level_parallism_util =       3.9452
partiton_level_parallism_util_total  =       4.5749
L2_BW  =     164.9151 GB/Sec
L2_BW_total  =     130.7641 GB/Sec
gpu_total_sim_rate=4872

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8194754, Miss = 4643527, Miss_rate = 0.567, Pending_hits = 147602, Reservation_fails = 2474083
	L1D_cache_core[1]: Access = 8291119, Miss = 4684592, Miss_rate = 0.565, Pending_hits = 149410, Reservation_fails = 2386390
	L1D_cache_core[2]: Access = 7703223, Miss = 4189234, Miss_rate = 0.544, Pending_hits = 144682, Reservation_fails = 2347811
	L1D_cache_core[3]: Access = 8355888, Miss = 4687237, Miss_rate = 0.561, Pending_hits = 150679, Reservation_fails = 2458795
	L1D_cache_core[4]: Access = 8505635, Miss = 4836444, Miss_rate = 0.569, Pending_hits = 152388, Reservation_fails = 2440705
	L1D_cache_core[5]: Access = 8049809, Miss = 4373900, Miss_rate = 0.543, Pending_hits = 148483, Reservation_fails = 2369331
	L1D_cache_core[6]: Access = 8499051, Miss = 4769103, Miss_rate = 0.561, Pending_hits = 153681, Reservation_fails = 2467671
	L1D_cache_core[7]: Access = 8565346, Miss = 4871566, Miss_rate = 0.569, Pending_hits = 152857, Reservation_fails = 2602682
	L1D_cache_core[8]: Access = 8452876, Miss = 4766173, Miss_rate = 0.564, Pending_hits = 149908, Reservation_fails = 2381423
	L1D_cache_core[9]: Access = 8389370, Miss = 4700806, Miss_rate = 0.560, Pending_hits = 150973, Reservation_fails = 2482499
	L1D_cache_core[10]: Access = 8486145, Miss = 4747731, Miss_rate = 0.559, Pending_hits = 151617, Reservation_fails = 2451625
	L1D_cache_core[11]: Access = 8459046, Miss = 4731590, Miss_rate = 0.559, Pending_hits = 154197, Reservation_fails = 2500008
	L1D_cache_core[12]: Access = 8087959, Miss = 4526135, Miss_rate = 0.560, Pending_hits = 149331, Reservation_fails = 2349290
	L1D_cache_core[13]: Access = 8351941, Miss = 4704109, Miss_rate = 0.563, Pending_hits = 152303, Reservation_fails = 2475471
	L1D_cache_core[14]: Access = 8320412, Miss = 4626264, Miss_rate = 0.556, Pending_hits = 151345, Reservation_fails = 2412807
	L1D_cache_core[15]: Access = 8084844, Miss = 4505334, Miss_rate = 0.557, Pending_hits = 150120, Reservation_fails = 2338021
	L1D_cache_core[16]: Access = 7809628, Miss = 4283149, Miss_rate = 0.548, Pending_hits = 147280, Reservation_fails = 2319397
	L1D_cache_core[17]: Access = 8300825, Miss = 4669506, Miss_rate = 0.563, Pending_hits = 152410, Reservation_fails = 2366598
	L1D_cache_core[18]: Access = 8213021, Miss = 4602310, Miss_rate = 0.560, Pending_hits = 150424, Reservation_fails = 2434434
	L1D_cache_core[19]: Access = 8265764, Miss = 4653445, Miss_rate = 0.563, Pending_hits = 150811, Reservation_fails = 2449187
	L1D_cache_core[20]: Access = 8522361, Miss = 4821540, Miss_rate = 0.566, Pending_hits = 152984, Reservation_fails = 2454020
	L1D_cache_core[21]: Access = 8439590, Miss = 4747519, Miss_rate = 0.563, Pending_hits = 154464, Reservation_fails = 2417763
	L1D_cache_core[22]: Access = 8305937, Miss = 4673238, Miss_rate = 0.563, Pending_hits = 152208, Reservation_fails = 2487785
	L1D_cache_core[23]: Access = 8287566, Miss = 4653144, Miss_rate = 0.561, Pending_hits = 148484, Reservation_fails = 2412361
	L1D_cache_core[24]: Access = 8146151, Miss = 4530540, Miss_rate = 0.556, Pending_hits = 147301, Reservation_fails = 2309453
	L1D_cache_core[25]: Access = 8212303, Miss = 4606315, Miss_rate = 0.561, Pending_hits = 149159, Reservation_fails = 2431433
	L1D_cache_core[26]: Access = 8178908, Miss = 4511288, Miss_rate = 0.552, Pending_hits = 148059, Reservation_fails = 2393106
	L1D_cache_core[27]: Access = 8365986, Miss = 4714601, Miss_rate = 0.564, Pending_hits = 151402, Reservation_fails = 2335770
	L1D_cache_core[28]: Access = 8287917, Miss = 4623997, Miss_rate = 0.558, Pending_hits = 147665, Reservation_fails = 2482635
	L1D_cache_core[29]: Access = 8356187, Miss = 4747717, Miss_rate = 0.568, Pending_hits = 150279, Reservation_fails = 2512724
	L1D_total_cache_accesses = 248489562
	L1D_total_cache_misses = 139202054
	L1D_total_cache_miss_rate = 0.5602
	L1D_total_cache_pending_hits = 4512506
	L1D_total_cache_reservation_fails = 72745278
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.117
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103450554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4512425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 124712414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71940904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9259112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4512448
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1324448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3373236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 804374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1857292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 241934505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6555057

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1794170
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19904494
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 50242240
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 788897
ctas_completed 57069, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
235659, 231399, 263017, 258451, 247623, 251394, 255930, 232587, 253105, 253106, 224960, 244941, 240296, 245307, 238019, 206988, 235759, 257827, 225995, 261561, 265365, 261997, 225558, 246608, 250625, 257386, 228868, 238624, 229488, 251822, 245765, 234687, 
gpgpu_n_tot_thrd_icount = 7534816960
gpgpu_n_tot_w_icount = 235463030
gpgpu_n_stall_shd_mem = 101795430
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 157257996
gpgpu_n_mem_write_global = 6555057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 283906236
gpgpu_n_store_insn = 15558545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79940614
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 85270660
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16524770
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21213750	W0_Idle:242956573	W0_Scoreboard:-228324885	W1:116022621	W2:32967666	W3:15731935	W4:9573774	W5:6673628	W6:5028174	W7:4017357	W8:3334813	W9:2839027	W10:2440130	W11:2152324	W12:1952327	W13:1768209	W14:1623351	W15:1472780	W16:1346266	W17:1251084	W18:1180092	W19:1132793	W20:1128146	W21:1151041	W22:1189677	W23:1178021	W24:1131278	W25:1021959	W26:887920	W27:752377	W28:654398	W29:566876	W30:510730	W31:421205	W32:12361051
single_issue_nums: WS0:59075654	WS1:58714555	WS2:58975919	WS3:58696902	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1071772024 {8:133971503,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 262202280 {40:6555057,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1063892824 {40:133971503,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 52440456 {8:6555057,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 465 
avg_icnt2mem_latency = 95 
avg_mrq_latency = 112 
avg_icnt2sh_latency = 3 
mrq_lat_table:29955835 	764667 	1582047 	3437714 	6895233 	9866876 	12547535 	13342774 	10353040 	3337663 	151531 	420 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74344153 	56065340 	22693070 	7246498 	2787484 	675401 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	126710069 	4920330 	1849221 	2180815 	3371278 	2303485 	980604 	107663 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	134829269 	20939225 	6078726 	1534927 	359786 	68305 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9223 	40188 	2513 	2047 	547 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.061867  1.061315  1.067097  1.069539  1.067955  1.066373  1.062992  1.063723  1.063862  1.062323  1.064367  1.062992  1.065333  1.065136  1.065121  1.063170 
dram[1]:  1.063553  1.064753  1.072413  1.071700  1.071981  1.069857  1.068946  1.066718  1.065251  1.066905  1.068843  1.064336  1.068106  1.066378  1.067193  1.065400 
dram[2]:  1.062416  1.060265  1.066719  1.067754  1.064323  1.066077  1.064349  1.063553  1.062050  1.062466  1.061285  1.064688  1.062736  1.064195  1.062807  1.064691 
dram[3]:  1.060131  1.061133  1.065897  1.068209  1.066648  1.069446  1.063449  1.064311  1.063901  1.063384  1.065137  1.065691  1.063703  1.065051  1.064416  1.064530 
dram[4]:  1.063664  1.061359  1.068524  1.067543  1.065815  1.067636  1.064201  1.063641  1.063020  1.061455  1.067557  1.066575  1.063323  1.064146  1.064809  1.062689 
dram[5]:  1.059857  1.063332  1.070445  1.068472  1.066690  1.068873  1.063071  1.063823  1.062083  1.063729  1.064965  1.066320  1.061012  1.061789  1.064349  1.063786 
dram[6]:  1.062634  1.062118  1.067695  1.069370  1.067072  1.064736  1.063182  1.066057  1.062478  1.062944  1.062993  1.065055  1.063435  1.065616  1.063366  1.065375 
dram[7]:  1.061464  1.061805  1.068356  1.069063  1.067527  1.067207  1.063288  1.062343  1.063494  1.061986  1.065587  1.064886  1.066558  1.065405  1.064568  1.064255 
dram[8]:  1.061806  1.061697  1.072456  1.070846  1.069636  1.070742  1.063279  1.064753  1.063777  1.063607  1.066362  1.067717  1.067662  1.067040  1.063344  1.064811 
dram[9]:  1.061428  1.060581  1.070215  1.068844  1.065433  1.065509  1.065683  1.065492  1.061630  1.061814  1.067732  1.065434  1.065835  1.065194  1.064418  1.063124 
dram[10]:  1.061521  1.060936  1.067646  1.068849  1.069208  1.069061  1.068613  1.065820  1.065889  1.062624  1.066497  1.067967  1.066930  1.064082  1.064355  1.064132 
dram[11]:  1.060485  1.059812  1.066113  1.063324  1.063750  1.065713  1.063808  1.061424  1.062363  1.061790  1.065401  1.063657  1.064344  1.062606  1.064149  1.061830 
average row locality = 92235353/86606228 = 1.064997
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    400993    397499    412983    418944    419093    417266    395674    398889    405708    403314    400941    399007    409497    407757    417059    410849 
dram[1]:    403418    403699    427417    425855    421155    419558    411139    406647    403338    410492    404039    396814    411548    407739    416807    416120 
dram[2]:    404309    397845    416354    418213    415866    414950    401593    407938    405307    401368    393200    406911    404826    410348    409202    416443 
dram[3]:    399373    399390    413152    421992    417995    422100    405515    403798    401161    408248    403031    406415    403471    406574    413488    412575 
dram[4]:    400746    399334    421363    424294    413204    417439    401865    405458    408148    405023    405942    404013    404136    403985    411760    410318 
dram[5]:    399758    403032    428497    417463    419672    421792    407497    404515    406805    407452    403475    407383    400697    401366    413622    411598 
dram[6]:    405413    403115    419905    424353    417602    416373    402797    411298    402359    401579    398805    402225    398903    408308    414310    416268 
dram[7]:    400240    400921    425818    425411    420665    418836    400991    399552    401488    400975    406968    406577    409214    406417    410261    412630 
dram[8]:    403222    399294    430473    422190    420155    420166    402319    406931    403743    399909    407585    405965    411333    412839    408935    414434 
dram[9]:    398938    396683    429142    422732    413123    413491    408948    408038    400999    402099    409285    402896    406623    404494    411094    407631 
dram[10]:    401836    399438    417472    423720    413269    419954    410021    410122    405799    404439    406531    408926    411915    406113    412732    415203 
dram[11]:    400952    397354    419029    409976    406978    416234    407189    397918    400185    400397    402188    403833    408675    403690    412003    407551 
total dram reads = 78513789
bank skew: 430473/393200 = 1.09
chip skew: 6585785/6494152 = 1.01
number of total write accesses:
dram[0]:     86991     87701     89153     88154     87136     86388     87646     88573     87955     87353     87430     87232     87876     87248     90614     91232 
dram[1]:     89784     89571     90653     90214     86433     86114     88467     86822     87954     87556     87864     87933     90631     89227     91161     92415 
dram[2]:     89957     90255     89317     87849     85836     87981     87784     88548     86621     88262     86822     86522     89462     89096     92124     92143 
dram[3]:     90392     88878     89532     89965     85810     87953     88595     86874     86059     88485     86416     86777     87197     87689     91759     92967 
dram[4]:     89593     89762     88541     90264     86573     88057     86471     85902     86733     86413     87572     88473     88838     88359     90635     91048 
dram[5]:     90205     88838     89359     89920     86667     86944     87382     86428     87683     86483     88770     88341     87854     88094     91255     91013 
dram[6]:     88945     87881     88100     89490     86942     86905     86159     89296     84834     85734     87620     87855     90089     89230     92029     92103 
dram[7]:     87074     88507     89945     89118     86472     86648     87633     87398     86586     88149     87253     86507     88517     90146     92037     92463 
dram[8]:     89094     88923     89359     89897     86967     87263     88923     88093     88187     87618     88271     88457     89066     88818     91846     90458 
dram[9]:     88889     88652     91357     89315     86607     87119     87118     87296     88490     86070     88141     88059     87251     87983     92406     91271 
dram[10]:     88751     89222     88201     87204     88553     89157     87815     87974     87934     87528     87827     87334     87406     86490     90696     91440 
dram[11]:     89101     89104     87238     88105     87547     87919     87409     87869     86949     87049     87569     86782     88793     87665     89986     92501 
total dram writes = 16983925
bank skew: 92967/84834 = 1.10
chip skew: 1422799/1408682 = 1.01
average mf latency per bank:
dram[0]:        771       778       781       811       779       785       762       777       774       776       766       768       765       779       760       762
dram[1]:        886       924       932       925       922       939       928       917       891       909       935       914       896       902       894       890
dram[2]:        738       710       747       743       731       718       722       716       720       697       717       717       705       699       707       703
dram[3]:        752       766       756       756       749       750       744       741       746       739       749       763       733       743       735       732
dram[4]:        780       740       793       782       781       742       788       754       793       737       797       755       756       730       754       723
dram[5]:        744       826       789       839       763       847       762       839       761       823       769       849       734       806       745       808
dram[6]:        804       769       806       787       802       768       801       772       803       759       814       776       783       760       762       740
dram[7]:        771       753       765       778       754       751       749       736       732       729       757       746       736       735       724       724
dram[8]:       2295       745       793       775       767       760       746       749       754       746       760       762       751       752       731       735
dram[9]:        791       797       802       815       785       815       790       821       768       797       794       818       789       800       774       777
dram[10]:       1021       765      1057       791      1042       785      2126       773      1068       760      1090       781      1038       754      1024       759
dram[11]:        717       712       729       725       707       724       717       702       707       721       712       719       709       712       709       706
maximum mf latency per bank:
dram[0]:       7198      6614      6830      7272      7820      6437      6498      6595      6792      6130      6640      6529      6414      6392      6489      6800
dram[1]:       6897      7816      6369      7853      6293      7809      6324      7682      7326      7161      6210      7479      6549      7231      7168      7712
dram[2]:       6291      5675      6088      6137      6208      5722      6496      6245      6156      6182      7134      6337      5934      6227      6098      5835
dram[3]:       6117      6258      6599      6670      6065      6789      5785      6424      5997      6184      6274      6640      6569      5911      6027      6034
dram[4]:       7810      6520      8462      6713      8673      6358      8616      6513      7942      6690      8438      6812      7842      6468      8337      6604
dram[5]:       6050      7814      6374      7807      6725      7443      6318      7885      6065      7412      5995      7970      5932      7373      6348      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      6736      7205      7063      6390      6593      6263      6310      8273      6353      6396      6060      5902      6268      6560      5871
dram[8]:       7099      6545      6201      6317      6673      6478      6452      6803      6469      7038      6701      7007      6472      6060      6207      6229
dram[9]:       6565      6823      6449      6940      6435      6791      6390      6783      6070      6766      6213      6742      6463      6587      6307      6365
dram[10]:      10667      7021     10216      6722      9989      7363     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6491      6130      6287      6276      6527      5990      6309      6389      6298      5860      6603      6219      6216      6642      6281

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120188204 n_act=7188915 n_pre=7188899 n_ref_event=0 n_req=7653305 n_rd=6515473 n_rd_L2_A=0 n_write=0 n_wr_bk=1408682 bw_util=0.2259
n_activity=94671481 dram_eff=0.3348
bk0: 400993a 81700369i bk1: 397499a 82058076i bk2: 412983a 80582079i bk3: 418944a 79881378i bk4: 419093a 79993215i bk5: 417266a 80199712i bk6: 395674a 82667488i bk7: 398889a 82280853i bk8: 405708a 81455561i bk9: 403314a 81587708i bk10: 400941a 81866310i bk11: 399007a 82253056i bk12: 409497a 80914721i bk13: 407757a 81069764i bk14: 417059a 79643210i bk15: 410849a 80288172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060678
Row_Buffer_Locality_read = 0.062542
Row_Buffer_Locality_write = 0.050009
Bank_Level_Parallism = 10.165254
Bank_Level_Parallism_Col = 1.000002
Bank_Level_Parallism_Ready = 1.225100
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000002 

BW Util details:
bwutil = 0.225878 
total_CMD = 140326512 
util_bw = 31696620 
Wasted_Col = 60344995 
Wasted_Row = 1795168 
Idle = 46489729 

BW Util Bottlenecks: 
RCDc_limit = 98433914 
RCDWRc_limit = 9584119 
WTRc_limit = 39596643 
RTWc_limit = 28280835 
CCDLc_limit = 6171164 
rwq = 0 
CCDLc_limit_alone = 4297198 
WTRc_limit_alone = 38645303 
RTWc_limit_alone = 27358209 

Commands details: 
total_CMD = 140326512 
n_nop = 120188204 
Read = 6515473 
Write = 0 
L2_Alloc = 0 
L2_WB = 1408682 
n_act = 7188915 
n_pre = 7188899 
n_ref = 0 
n_req = 7653305 
total_req = 7924155 

Dual Bus Interface Util: 
issued_total_row = 14377814 
issued_total_col = 7924155 
Row_Bus_Util =  0.102460 
CoL_Bus_Util = 0.056469 
Either_Row_CoL_Bus_Util = 0.143510 
Issued_on_Two_Bus_Simul_Util = 0.015419 
issued_two_Eff = 0.107440 
queue_avg = 15.522984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120029466 n_act=7245481 n_pre=7245465 n_ref_event=0 n_req=7735832 n_rd=6585785 n_rd_L2_A=0 n_write=0 n_wr_bk=1422799 bw_util=0.2283
n_activity=94731695 dram_eff=0.3382
bk0: 403418a 79810358i bk1: 403699a 79785216i bk2: 427417a 77325502i bk3: 425855a 77559931i bk4: 421155a 78387920i bk5: 419558a 78640489i bk6: 411139a 79559212i bk7: 406647a 80111504i bk8: 403338a 80419029i bk9: 410492a 79638394i bk10: 404039a 80233022i bk11: 396814a 81048019i bk12: 411548a 79186346i bk13: 407739a 79618327i bk14: 416807a 78254382i bk15: 416120a 78286041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.063387
Row_Buffer_Locality_read = 0.065079
Row_Buffer_Locality_write = 0.053698
Bank_Level_Parallism = 10.481491
Bank_Level_Parallism_Col = 2.514348
Bank_Level_Parallism_Ready = 1.228504
write_to_read_ratio_blp_rw_average = 0.194790
GrpLevelPara = 2.133351 

BW Util details:
bwutil = 0.228284 
total_CMD = 140326512 
util_bw = 32034336 
Wasted_Col = 60270649 
Wasted_Row = 1633136 
Idle = 46388391 

BW Util Bottlenecks: 
RCDc_limit = 98825709 
RCDWRc_limit = 9597104 
WTRc_limit = 39939451 
RTWc_limit = 28868788 
CCDLc_limit = 6245132 
rwq = 0 
CCDLc_limit_alone = 4339538 
WTRc_limit_alone = 38978351 
RTWc_limit_alone = 27924294 

Commands details: 
total_CMD = 140326512 
n_nop = 120029466 
Read = 6585785 
Write = 0 
L2_Alloc = 0 
L2_WB = 1422799 
n_act = 7245481 
n_pre = 7245465 
n_ref = 0 
n_req = 7735832 
total_req = 8008584 

Dual Bus Interface Util: 
issued_total_row = 14490946 
issued_total_col = 8008584 
Row_Bus_Util =  0.103266 
CoL_Bus_Util = 0.057071 
Either_Row_CoL_Bus_Util = 0.144642 
Issued_on_Two_Bus_Simul_Util = 0.015695 
issued_two_Eff = 0.108513 
queue_avg = 17.257311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2573
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120138544 n_act=7210396 n_pre=7210380 n_ref_event=0 n_req=7670364 n_rd=6524673 n_rd_L2_A=0 n_write=0 n_wr_bk=1418579 bw_util=0.2264
n_activity=94676789 dram_eff=0.3356
bk0: 404309a 80763289i bk1: 397845a 81481191i bk2: 416354a 79865946i bk3: 418213a 79745086i bk4: 415866a 80028717i bk5: 414950a 80128073i bk6: 401593a 81814697i bk7: 407938a 80997311i bk8: 405307a 81319544i bk9: 401368a 81758489i bk10: 393200a 82660664i bk11: 406911a 81196757i bk12: 404826a 81057632i bk13: 410348a 80384323i bk14: 409202a 80259360i bk15: 416443a 79476896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059967
Row_Buffer_Locality_read = 0.061949
Row_Buffer_Locality_write = 0.048682
Bank_Level_Parallism = 10.220735
Bank_Level_Parallism_Col = 2.494859
Bank_Level_Parallism_Ready = 1.224246
write_to_read_ratio_blp_rw_average = 0.193724
GrpLevelPara = 2.118744 

BW Util details:
bwutil = 0.226422 
total_CMD = 140326512 
util_bw = 31773008 
Wasted_Col = 60358469 
Wasted_Row = 1735040 
Idle = 46459995 

BW Util Bottlenecks: 
RCDc_limit = 98551780 
RCDWRc_limit = 9665520 
WTRc_limit = 39865988 
RTWc_limit = 28367473 
CCDLc_limit = 6186940 
rwq = 0 
CCDLc_limit_alone = 4306233 
WTRc_limit_alone = 38906637 
RTWc_limit_alone = 27446117 

Commands details: 
total_CMD = 140326512 
n_nop = 120138544 
Read = 6524673 
Write = 0 
L2_Alloc = 0 
L2_WB = 1418579 
n_act = 7210396 
n_pre = 7210380 
n_ref = 0 
n_req = 7670364 
total_req = 7943252 

Dual Bus Interface Util: 
issued_total_row = 14420776 
issued_total_col = 7943252 
Row_Bus_Util =  0.102766 
CoL_Bus_Util = 0.056605 
Either_Row_CoL_Bus_Util = 0.143864 
Issued_on_Two_Bus_Simul_Util = 0.015507 
issued_two_Eff = 0.107790 
queue_avg = 15.249679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2497
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120120830 n_act=7215650 n_pre=7215634 n_ref_event=0 n_req=7682588 n_rd=6538278 n_rd_L2_A=0 n_write=0 n_wr_bk=1415348 bw_util=0.2267
n_activity=94703239 dram_eff=0.3359
bk0: 399373a 81090499i bk1: 399390a 81429740i bk2: 413152a 80009262i bk3: 421992a 78914004i bk4: 417995a 79844967i bk5: 422100a 79234407i bk6: 405515a 80936935i bk7: 403798a 81510439i bk8: 401161a 81778077i bk9: 408248a 80649622i bk10: 403031a 81472231i bk11: 406415a 81059998i bk12: 403471a 81327495i bk13: 406574a 80942841i bk14: 413488a 79721704i bk15: 412575a 79634556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060779
Row_Buffer_Locality_read = 0.062713
Row_Buffer_Locality_write = 0.049724
Bank_Level_Parallism = 10.254950
Bank_Level_Parallism_Col = 2.497717
Bank_Level_Parallism_Ready = 1.225265
write_to_read_ratio_blp_rw_average = 0.193986
GrpLevelPara = 2.120784 

BW Util details:
bwutil = 0.226718 
total_CMD = 140326512 
util_bw = 31814504 
Wasted_Col = 60360283 
Wasted_Row = 1711369 
Idle = 46440356 

BW Util Bottlenecks: 
RCDc_limit = 98638291 
RCDWRc_limit = 9633540 
WTRc_limit = 39754519 
RTWc_limit = 28485057 
CCDLc_limit = 6199686 
rwq = 0 
CCDLc_limit_alone = 4313083 
WTRc_limit_alone = 38798968 
RTWc_limit_alone = 27554005 

Commands details: 
total_CMD = 140326512 
n_nop = 120120830 
Read = 6538278 
Write = 0 
L2_Alloc = 0 
L2_WB = 1415348 
n_act = 7215650 
n_pre = 7215634 
n_ref = 0 
n_req = 7682588 
total_req = 7953626 

Dual Bus Interface Util: 
issued_total_row = 14431284 
issued_total_col = 7953626 
Row_Bus_Util =  0.102841 
CoL_Bus_Util = 0.056679 
Either_Row_CoL_Bus_Util = 0.143990 
Issued_on_Two_Bus_Simul_Util = 0.015530 
issued_two_Eff = 0.107852 
queue_avg = 15.669575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120131455 n_act=7211658 n_pre=7211642 n_ref_event=0 n_req=7678719 n_rd=6537028 n_rd_L2_A=0 n_write=0 n_wr_bk=1413234 bw_util=0.2266
n_activity=94729205 dram_eff=0.3357
bk0: 400746a 81452715i bk1: 399334a 81514692i bk2: 421363a 79551636i bk3: 424294a 78907753i bk4: 413204a 80449263i bk5: 417439a 79924857i bk6: 401865a 81898330i bk7: 405458a 81543529i bk8: 408148a 81155012i bk9: 405023a 81588982i bk10: 405942a 81479191i bk11: 404013a 81500295i bk12: 404136a 81405597i bk13: 403985a 81542829i bk14: 411760a 80304936i bk15: 410318a 80390075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060825
Row_Buffer_Locality_read = 0.062860
Row_Buffer_Locality_write = 0.049174
Bank_Level_Parallism = 10.198393
Bank_Level_Parallism_Col = 2.496424
Bank_Level_Parallism_Ready = 1.225534
write_to_read_ratio_blp_rw_average = 0.193489
GrpLevelPara = 2.118836 

BW Util details:
bwutil = 0.226622 
total_CMD = 140326512 
util_bw = 31801048 
Wasted_Col = 60384535 
Wasted_Row = 1724079 
Idle = 46416850 

BW Util Bottlenecks: 
RCDc_limit = 98636030 
RCDWRc_limit = 9617543 
WTRc_limit = 39753335 
RTWc_limit = 28415577 
CCDLc_limit = 6203686 
rwq = 0 
CCDLc_limit_alone = 4318207 
WTRc_limit_alone = 38797060 
RTWc_limit_alone = 27486373 

Commands details: 
total_CMD = 140326512 
n_nop = 120131455 
Read = 6537028 
Write = 0 
L2_Alloc = 0 
L2_WB = 1413234 
n_act = 7211658 
n_pre = 7211642 
n_ref = 0 
n_req = 7678719 
total_req = 7950262 

Dual Bus Interface Util: 
issued_total_row = 14423300 
issued_total_col = 7950262 
Row_Bus_Util =  0.102784 
CoL_Bus_Util = 0.056655 
Either_Row_CoL_Bus_Util = 0.143915 
Issued_on_Two_Bus_Simul_Util = 0.015525 
issued_two_Eff = 0.107873 
queue_avg = 15.281710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.2817
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120095737 n_act=7231280 n_pre=7231264 n_ref_event=0 n_req=7698217 n_rd=6554624 n_rd_L2_A=0 n_write=0 n_wr_bk=1415236 bw_util=0.2272
n_activity=94688044 dram_eff=0.3367
bk0: 399758a 80835582i bk1: 403032a 80592361i bk2: 428497a 78036375i bk3: 417463a 79093600i bk4: 419672a 79151129i bk5: 421792a 78862863i bk6: 407497a 80543682i bk7: 404515a 81025793i bk8: 406805a 80632131i bk9: 407452a 80707540i bk10: 403475a 80908530i bk11: 407383a 80553650i bk12: 400697a 81173343i bk13: 401366a 81085474i bk14: 413622a 79285181i bk15: 411598a 79475111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060655
Row_Buffer_Locality_read = 0.062728
Row_Buffer_Locality_write = 0.048773
Bank_Level_Parallism = 10.337017
Bank_Level_Parallism_Col = 2.500356
Bank_Level_Parallism_Ready = 1.224530
write_to_read_ratio_blp_rw_average = 0.193931
GrpLevelPara = 2.123886 

BW Util details:
bwutil = 0.227180 
total_CMD = 140326512 
util_bw = 31879440 
Wasted_Col = 60337849 
Wasted_Row = 1661858 
Idle = 46447365 

BW Util Bottlenecks: 
RCDc_limit = 98790438 
RCDWRc_limit = 9625988 
WTRc_limit = 39820267 
RTWc_limit = 28532461 
CCDLc_limit = 6205328 
rwq = 0 
CCDLc_limit_alone = 4324277 
WTRc_limit_alone = 38866485 
RTWc_limit_alone = 27605192 

Commands details: 
total_CMD = 140326512 
n_nop = 120095737 
Read = 6554624 
Write = 0 
L2_Alloc = 0 
L2_WB = 1415236 
n_act = 7231280 
n_pre = 7231264 
n_ref = 0 
n_req = 7698217 
total_req = 7969860 

Dual Bus Interface Util: 
issued_total_row = 14462544 
issued_total_col = 7969860 
Row_Bus_Util =  0.103064 
CoL_Bus_Util = 0.056795 
Either_Row_CoL_Bus_Util = 0.144169 
Issued_on_Two_Bus_Simul_Util = 0.015689 
issued_two_Eff = 0.108826 
queue_avg = 15.819464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8195
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120112617 n_act=7218651 n_pre=7218635 n_ref_event=0 n_req=7685391 n_rd=6543613 n_rd_L2_A=0 n_write=0 n_wr_bk=1413212 bw_util=0.2268
n_activity=94744121 dram_eff=0.3359
bk0: 405413a 80645936i bk1: 403115a 81105516i bk2: 419905a 79564173i bk3: 424353a 78902983i bk4: 417602a 79799051i bk5: 416373a 79878268i bk6: 402797a 81569316i bk7: 411298a 80413306i bk8: 402359a 81842205i bk9: 401579a 81884349i bk10: 398805a 81891655i bk11: 402225a 81501992i bk12: 398903a 81623056i bk13: 408308a 80671162i bk14: 414310a 79549412i bk15: 416268a 79322867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060731
Row_Buffer_Locality_read = 0.062593
Row_Buffer_Locality_write = 0.050057
Bank_Level_Parallism = 10.244472
Bank_Level_Parallism_Col = 2.498209
Bank_Level_Parallism_Ready = 1.225424
write_to_read_ratio_blp_rw_average = 0.193454
GrpLevelPara = 2.121080 

BW Util details:
bwutil = 0.226809 
total_CMD = 140326512 
util_bw = 31827300 
Wasted_Col = 60381402 
Wasted_Row = 1714981 
Idle = 46402829 

BW Util Bottlenecks: 
RCDc_limit = 98740486 
RCDWRc_limit = 9600235 
WTRc_limit = 39778993 
RTWc_limit = 28448920 
CCDLc_limit = 6196200 
rwq = 0 
CCDLc_limit_alone = 4316633 
WTRc_limit_alone = 38825203 
RTWc_limit_alone = 27523143 

Commands details: 
total_CMD = 140326512 
n_nop = 120112617 
Read = 6543613 
Write = 0 
L2_Alloc = 0 
L2_WB = 1413212 
n_act = 7218651 
n_pre = 7218635 
n_ref = 0 
n_req = 7685391 
total_req = 7956825 

Dual Bus Interface Util: 
issued_total_row = 14437286 
issued_total_col = 7956825 
Row_Bus_Util =  0.102884 
CoL_Bus_Util = 0.056702 
Either_Row_CoL_Bus_Util = 0.144049 
Issued_on_Two_Bus_Simul_Util = 0.015537 
issued_two_Eff = 0.107857 
queue_avg = 15.517961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.518
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120104447 n_act=7221549 n_pre=7221533 n_ref_event=0 n_req=7690199 n_rd=6546964 n_rd_L2_A=0 n_write=0 n_wr_bk=1414453 bw_util=0.2269
n_activity=94746758 dram_eff=0.3361
bk0: 400240a 81333673i bk1: 400921a 81093783i bk2: 425818a 78346359i bk3: 425411a 78503783i bk4: 420665a 79285046i bk5: 418836a 79523649i bk6: 400991a 81495372i bk7: 399552a 81702314i bk8: 401488a 81782203i bk9: 400975a 81468279i bk10: 406968a 80805528i bk11: 406577a 80821473i bk12: 409214a 80431454i bk13: 406417a 80518207i bk14: 410261a 79843921i bk15: 412630a 79616249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060941
Row_Buffer_Locality_read = 0.062934
Row_Buffer_Locality_write = 0.049527
Bank_Level_Parallism = 10.282873
Bank_Level_Parallism_Col = 2.498878
Bank_Level_Parallism_Ready = 1.224877
write_to_read_ratio_blp_rw_average = 0.193917
GrpLevelPara = 2.122583 

BW Util details:
bwutil = 0.226940 
total_CMD = 140326512 
util_bw = 31845668 
Wasted_Col = 60369857 
Wasted_Row = 1707899 
Idle = 46403088 

BW Util Bottlenecks: 
RCDc_limit = 98717933 
RCDWRc_limit = 9623228 
WTRc_limit = 39771723 
RTWc_limit = 28537299 
CCDLc_limit = 6198703 
rwq = 0 
CCDLc_limit_alone = 4314508 
WTRc_limit_alone = 38818573 
RTWc_limit_alone = 27606254 

Commands details: 
total_CMD = 140326512 
n_nop = 120104447 
Read = 6546964 
Write = 0 
L2_Alloc = 0 
L2_WB = 1414453 
n_act = 7221549 
n_pre = 7221533 
n_ref = 0 
n_req = 7690199 
total_req = 7961417 

Dual Bus Interface Util: 
issued_total_row = 14443082 
issued_total_col = 7961417 
Row_Bus_Util =  0.102925 
CoL_Bus_Util = 0.056735 
Either_Row_CoL_Bus_Util = 0.144107 
Issued_on_Two_Bus_Simul_Util = 0.015553 
issued_two_Eff = 0.107923 
queue_avg = 15.755877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7559
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120063079 n_act=7238162 n_pre=7238146 n_ref_event=0 n_req=7717774 n_rd=6569493 n_rd_L2_A=0 n_write=0 n_wr_bk=1421240 bw_util=0.2278
n_activity=94705136 dram_eff=0.3375
bk0: 403222a 80046236i bk1: 399294a 80560084i bk2: 430473a 77459372i bk3: 422190a 78190206i bk4: 420155a 78822138i bk5: 420166a 78771523i bk6: 402319a 80646383i bk7: 406931a 80315755i bk8: 403743a 80526380i bk9: 399909a 81072218i bk10: 407585a 79872648i bk11: 405965a 80040298i bk12: 411333a 79597029i bk13: 412839a 79237300i bk14: 408935a 79373584i bk15: 414434a 78908926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.062144
Row_Buffer_Locality_read = 0.064096
Row_Buffer_Locality_write = 0.050975
Bank_Level_Parallism = 10.428124
Bank_Level_Parallism_Col = 2.509099
Bank_Level_Parallism_Ready = 1.227267
write_to_read_ratio_blp_rw_average = 0.194246
GrpLevelPara = 2.130199 

BW Util details:
bwutil = 0.227775 
total_CMD = 140326512 
util_bw = 31962932 
Wasted_Col = 60260041 
Wasted_Row = 1660071 
Idle = 46443468 

BW Util Bottlenecks: 
RCDc_limit = 98741658 
RCDWRc_limit = 9622412 
WTRc_limit = 39969044 
RTWc_limit = 28681125 
CCDLc_limit = 6225933 
rwq = 0 
CCDLc_limit_alone = 4333537 
WTRc_limit_alone = 39010886 
RTWc_limit_alone = 27746887 

Commands details: 
total_CMD = 140326512 
n_nop = 120063079 
Read = 6569493 
Write = 0 
L2_Alloc = 0 
L2_WB = 1421240 
n_act = 7238162 
n_pre = 7238146 
n_ref = 0 
n_req = 7717774 
total_req = 7990733 

Dual Bus Interface Util: 
issued_total_row = 14476308 
issued_total_col = 7990733 
Row_Bus_Util =  0.103162 
CoL_Bus_Util = 0.056944 
Either_Row_CoL_Bus_Util = 0.144402 
Issued_on_Two_Bus_Simul_Util = 0.015703 
issued_two_Eff = 0.108748 
queue_avg = 16.378176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3782
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120137462 n_act=7212270 n_pre=7212254 n_ref_event=0 n_req=7680567 n_rd=6536216 n_rd_L2_A=0 n_write=0 n_wr_bk=1416024 bw_util=0.2267
n_activity=94681646 dram_eff=0.336
bk0: 398938a 81232138i bk1: 396683a 81537318i bk2: 429142a 77890411i bk3: 422732a 78748634i bk4: 413123a 80186497i bk5: 413491a 80110943i bk6: 408948a 80754152i bk7: 408038a 80867990i bk8: 400999a 81345403i bk9: 402099a 81458689i bk10: 409285a 80502848i bk11: 402896a 81173093i bk12: 406623a 80923997i bk13: 404494a 81012535i bk14: 411094a 79690157i bk15: 407631a 80186924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.060972
Row_Buffer_Locality_read = 0.063008
Row_Buffer_Locality_write = 0.049339
Bank_Level_Parallism = 10.278918
Bank_Level_Parallism_Col = 2.496552
Bank_Level_Parallism_Ready = 1.224622
write_to_read_ratio_blp_rw_average = 0.193857
GrpLevelPara = 2.121083 

BW Util details:
bwutil = 0.226678 
total_CMD = 140326512 
util_bw = 31808960 
Wasted_Col = 60319919 
Wasted_Row = 1728414 
Idle = 46469219 

BW Util Bottlenecks: 
RCDc_limit = 98549121 
RCDWRc_limit = 9640873 
WTRc_limit = 39760569 
RTWc_limit = 28419901 
CCDLc_limit = 6193163 
rwq = 0 
CCDLc_limit_alone = 4312552 
WTRc_limit_alone = 38805669 
RTWc_limit_alone = 27494190 

Commands details: 
total_CMD = 140326512 
n_nop = 120137462 
Read = 6536216 
Write = 0 
L2_Alloc = 0 
L2_WB = 1416024 
n_act = 7212270 
n_pre = 7212254 
n_ref = 0 
n_req = 7680567 
total_req = 7952240 

Dual Bus Interface Util: 
issued_total_row = 14424524 
issued_total_col = 7952240 
Row_Bus_Util =  0.102793 
CoL_Bus_Util = 0.056670 
Either_Row_CoL_Bus_Util = 0.143872 
Issued_on_Two_Bus_Simul_Util = 0.015590 
issued_two_Eff = 0.108361 
queue_avg = 15.855323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8553
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120067360 n_act=7232509 n_pre=7232493 n_ref_event=0 n_req=7709125 n_rd=6567490 n_rd_L2_A=0 n_write=0 n_wr_bk=1413532 bw_util=0.2275
n_activity=94880129 dram_eff=0.3365
bk0: 401836a 81019981i bk1: 399438a 81336690i bk2: 417472a 79653423i bk3: 423720a 79139821i bk4: 413269a 80013068i bk5: 419954a 79255394i bk6: 410021a 80496967i bk7: 410122a 80480354i bk8: 405799a 81010766i bk9: 404439a 81211843i bk10: 406531a 80901065i bk11: 408926a 80760785i bk12: 411915a 80307057i bk13: 406113a 81068734i bk14: 412732a 79845737i bk15: 415203a 79462620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.061825
Row_Buffer_Locality_read = 0.063603
Row_Buffer_Locality_write = 0.051596
Bank_Level_Parallism = 10.273188
Bank_Level_Parallism_Col = 2.501372
Bank_Level_Parallism_Ready = 1.226423
write_to_read_ratio_blp_rw_average = 0.193217
GrpLevelPara = 2.122929 

BW Util details:
bwutil = 0.227499 
total_CMD = 140326512 
util_bw = 31924088 
Wasted_Col = 60456660 
Wasted_Row = 1691816 
Idle = 46253948 

BW Util Bottlenecks: 
RCDc_limit = 98947219 
RCDWRc_limit = 9561154 
WTRc_limit = 39784307 
RTWc_limit = 28557473 
CCDLc_limit = 6223896 
rwq = 0 
CCDLc_limit_alone = 4329344 
WTRc_limit_alone = 38825299 
RTWc_limit_alone = 27621929 

Commands details: 
total_CMD = 140326512 
n_nop = 120067360 
Read = 6567490 
Write = 0 
L2_Alloc = 0 
L2_WB = 1413532 
n_act = 7232509 
n_pre = 7232493 
n_ref = 0 
n_req = 7709125 
total_req = 7981022 

Dual Bus Interface Util: 
issued_total_row = 14465002 
issued_total_col = 7981022 
Row_Bus_Util =  0.103081 
CoL_Bus_Util = 0.056875 
Either_Row_CoL_Bus_Util = 0.144372 
Issued_on_Two_Bus_Simul_Util = 0.015584 
issued_two_Eff = 0.107945 
queue_avg = 16.016712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0167
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140326512 n_nop=120203618 n_act=7179707 n_pre=7179691 n_ref_event=0 n_req=7633272 n_rd=6494152 n_rd_L2_A=0 n_write=0 n_wr_bk=1411586 bw_util=0.2254
n_activity=94670404 dram_eff=0.334
bk0: 400952a 82122509i bk1: 397354a 82504523i bk2: 419029a 80676405i bk3: 409976a 81379280i bk4: 406978a 81816531i bk5: 416234a 80838233i bk6: 407189a 81879831i bk7: 397918a 82901724i bk8: 400185a 82665993i bk9: 400397a 82683156i bk10: 402188a 82433569i bk11: 403833a 82153118i bk12: 408675a 81418632i bk13: 403690a 82152632i bk14: 412003a 81059025i bk15: 407551a 81048918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059419
Row_Buffer_Locality_read = 0.061297
Row_Buffer_Locality_write = 0.048714
Bank_Level_Parallism = 10.043587
Bank_Level_Parallism_Col = 2.485190
Bank_Level_Parallism_Ready = 1.223972
write_to_read_ratio_blp_rw_average = 0.193043
GrpLevelPara = 2.111197 

BW Util details:
bwutil = 0.225353 
total_CMD = 140326512 
util_bw = 31622952 
Wasted_Col = 60404154 
Wasted_Row = 1814283 
Idle = 46485123 

BW Util Bottlenecks: 
RCDc_limit = 98376837 
RCDWRc_limit = 9621040 
WTRc_limit = 39632972 
RTWc_limit = 28158627 
CCDLc_limit = 6146008 
rwq = 0 
CCDLc_limit_alone = 4278417 
WTRc_limit_alone = 38679232 
RTWc_limit_alone = 27244776 

Commands details: 
total_CMD = 140326512 
n_nop = 120203618 
Read = 6494152 
Write = 0 
L2_Alloc = 0 
L2_WB = 1411586 
n_act = 7179707 
n_pre = 7179691 
n_ref = 0 
n_req = 7633272 
total_req = 7905738 

Dual Bus Interface Util: 
issued_total_row = 14359398 
issued_total_col = 7905738 
Row_Bus_Util =  0.102328 
CoL_Bus_Util = 0.056338 
Either_Row_CoL_Bus_Util = 0.143401 
Issued_on_Two_Bus_Simul_Util = 0.015266 
issued_two_Eff = 0.106458 
queue_avg = 14.662488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6641970, Miss = 3363187, Miss_rate = 0.506, Pending_hits = 25292, Reservation_fails = 12706
L2_cache_bank[1]: Access = 6601149, Miss = 3355038, Miss_rate = 0.508, Pending_hits = 24910, Reservation_fails = 16930
L2_cache_bank[2]: Access = 6675554, Miss = 3399812, Miss_rate = 0.509, Pending_hits = 25981, Reservation_fails = 12965
L2_cache_bank[3]: Access = 6633449, Miss = 3388008, Miss_rate = 0.511, Pending_hits = 25685, Reservation_fails = 9190
L2_cache_bank[4]: Access = 6625986, Miss = 3351593, Miss_rate = 0.506, Pending_hits = 23921, Reservation_fails = 9991
L2_cache_bank[5]: Access = 6614936, Miss = 3375170, Miss_rate = 0.510, Pending_hits = 23646, Reservation_fails = 12813
L2_cache_bank[6]: Access = 6610957, Miss = 3358153, Miss_rate = 0.508, Pending_hits = 25141, Reservation_fails = 14200
L2_cache_bank[7]: Access = 6693269, Miss = 3382586, Miss_rate = 0.505, Pending_hits = 25567, Reservation_fails = 11768
L2_cache_bank[8]: Access = 6640972, Miss = 3368389, Miss_rate = 0.507, Pending_hits = 24430, Reservation_fails = 11340
L2_cache_bank[9]: Access = 6704318, Miss = 3370970, Miss_rate = 0.503, Pending_hits = 23890, Reservation_fails = 10428
L2_cache_bank[10]: Access = 6640649, Miss = 3380833, Miss_rate = 0.509, Pending_hits = 24223, Reservation_fails = 8880
L2_cache_bank[11]: Access = 6619497, Miss = 3375732, Miss_rate = 0.510, Pending_hits = 24541, Reservation_fails = 12514
L2_cache_bank[12]: Access = 6620352, Miss = 3361194, Miss_rate = 0.508, Pending_hits = 25272, Reservation_fails = 11155
L2_cache_bank[13]: Access = 6675776, Miss = 3384988, Miss_rate = 0.507, Pending_hits = 25106, Reservation_fails = 9729
L2_cache_bank[14]: Access = 6678393, Miss = 3376788, Miss_rate = 0.506, Pending_hits = 24855, Reservation_fails = 12255
L2_cache_bank[15]: Access = 6694239, Miss = 3372808, Miss_rate = 0.504, Pending_hits = 25214, Reservation_fails = 13867
L2_cache_bank[16]: Access = 8708028, Miss = 3389045, Miss_rate = 0.389, Pending_hits = 24543, Reservation_fails = 15848
L2_cache_bank[17]: Access = 6664589, Miss = 3382760, Miss_rate = 0.508, Pending_hits = 24587, Reservation_fails = 9447
L2_cache_bank[18]: Access = 6683430, Miss = 3379553, Miss_rate = 0.506, Pending_hits = 25350, Reservation_fails = 14870
L2_cache_bank[19]: Access = 6566187, Miss = 3359190, Miss_rate = 0.512, Pending_hits = 24871, Reservation_fails = 17992
L2_cache_bank[20]: Access = 9008881, Miss = 3380866, Miss_rate = 0.375, Pending_hits = 25178, Reservation_fails = 13660
L2_cache_bank[21]: Access = 6666792, Miss = 3389139, Miss_rate = 0.508, Pending_hits = 25570, Reservation_fails = 14135
L2_cache_bank[22]: Access = 6568017, Miss = 3358183, Miss_rate = 0.511, Pending_hits = 23832, Reservation_fails = 14250
L2_cache_bank[23]: Access = 6575663, Miss = 3338512, Miss_rate = 0.508, Pending_hits = 23341, Reservation_fails = 10807
L2_total_cache_accesses = 163813053
L2_total_cache_misses = 80942497
L2_total_cache_miss_rate = 0.4941
L2_total_cache_pending_hits = 594946
L2_total_cache_reservation_fails = 301740
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78149430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 594775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59038896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 301740
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19474895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 594777
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4126180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1058384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1370322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 157257996
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6555057
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20836
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 280545
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=163813053
icnt_total_pkts_simt_to_mem=163813053
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163813053
Req_Network_cycles = 54719554
Req_Network_injected_packets_per_cycle =       2.9937 
Req_Network_conflicts_per_cycle =       1.2688
Req_Network_conflicts_per_cycle_util =       1.8921
Req_Bank_Level_Parallism =       4.4641
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.2713
Req_Network_out_buffer_full_per_cycle =       0.0327
Req_Network_out_buffer_avg_util =       3.0292

Reply_Network_injected_packets_num = 163813053
Reply_Network_cycles = 54719554
Reply_Network_injected_packets_per_cycle =        2.9937
Reply_Network_conflicts_per_cycle =        1.4721
Reply_Network_conflicts_per_cycle_util =       2.1940
Reply_Bank_Level_Parallism =       4.4619
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1384
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0998
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 2 days, 21 hrs, 40 min, 30 sec (250830 sec)
gpgpu_simulation_rate = 4872 (inst/sec)
gpgpu_simulation_rate = 218 (cycle/sec)
gpgpu_silicon_slowdown = 6261467x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (8464,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 42 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 42: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 42 
gpu_sim_cycle = 10934450
gpu_sim_insn = 294761139
gpu_ipc =      26.9571
gpu_tot_sim_cycle = 65654004
gpu_tot_sim_insn = 1516836853
gpu_tot_ipc =      23.1035
gpu_tot_issued_cta = 65533
gpu_occupancy = 63.3215% 
gpu_tot_occupancy = 60.9707% 
max_total_param_size = 0
gpu_stall_dramfull = 20506510
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0100
partiton_level_parallism_total  =       3.1630
partiton_level_parallism_util =       4.0829
partiton_level_parallism_util_total  =       4.4614
L2_BW  =     175.1585 GB/Sec
L2_BW_total  =     138.1579 GB/Sec
gpu_total_sim_rate=4685

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10229670, Miss = 6015589, Miss_rate = 0.588, Pending_hits = 205691, Reservation_fails = 3024831
	L1D_cache_core[1]: Access = 10329399, Miss = 6072098, Miss_rate = 0.588, Pending_hits = 208849, Reservation_fails = 2980061
	L1D_cache_core[2]: Access = 9778418, Miss = 5596308, Miss_rate = 0.572, Pending_hits = 204442, Reservation_fails = 2927554
	L1D_cache_core[3]: Access = 10408029, Miss = 6073954, Miss_rate = 0.584, Pending_hits = 209736, Reservation_fails = 3001255
	L1D_cache_core[4]: Access = 10570723, Miss = 6254001, Miss_rate = 0.592, Pending_hits = 212688, Reservation_fails = 3021736
	L1D_cache_core[5]: Access = 10103862, Miss = 5761188, Miss_rate = 0.570, Pending_hits = 206826, Reservation_fails = 2913415
	L1D_cache_core[6]: Access = 10578737, Miss = 6185311, Miss_rate = 0.585, Pending_hits = 213653, Reservation_fails = 3042446
	L1D_cache_core[7]: Access = 10594782, Miss = 6245429, Miss_rate = 0.589, Pending_hits = 211030, Reservation_fails = 3151296
	L1D_cache_core[8]: Access = 10489262, Miss = 6147435, Miss_rate = 0.586, Pending_hits = 208798, Reservation_fails = 2928975
	L1D_cache_core[9]: Access = 10378693, Miss = 6053763, Miss_rate = 0.583, Pending_hits = 208622, Reservation_fails = 3044904
	L1D_cache_core[10]: Access = 10508635, Miss = 6116733, Miss_rate = 0.582, Pending_hits = 209405, Reservation_fails = 2995016
	L1D_cache_core[11]: Access = 10511627, Miss = 6124789, Miss_rate = 0.583, Pending_hits = 213355, Reservation_fails = 3056797
	L1D_cache_core[12]: Access = 10058845, Miss = 5851842, Miss_rate = 0.582, Pending_hits = 205964, Reservation_fails = 2888756
	L1D_cache_core[13]: Access = 10377153, Miss = 6071683, Miss_rate = 0.585, Pending_hits = 210389, Reservation_fails = 3038443
	L1D_cache_core[14]: Access = 10395966, Miss = 6039375, Miss_rate = 0.581, Pending_hits = 211460, Reservation_fails = 2983473
	L1D_cache_core[15]: Access = 10145239, Miss = 5914210, Miss_rate = 0.583, Pending_hits = 210090, Reservation_fails = 2888237
	L1D_cache_core[16]: Access = 9860224, Miss = 5672152, Miss_rate = 0.575, Pending_hits = 206983, Reservation_fails = 2881898
	L1D_cache_core[17]: Access = 10388912, Miss = 6096261, Miss_rate = 0.587, Pending_hits = 213395, Reservation_fails = 2927170
	L1D_cache_core[18]: Access = 10265516, Miss = 5992569, Miss_rate = 0.584, Pending_hits = 209133, Reservation_fails = 2990661
	L1D_cache_core[19]: Access = 10331178, Miss = 6070305, Miss_rate = 0.588, Pending_hits = 210069, Reservation_fails = 3011620
	L1D_cache_core[20]: Access = 10609386, Miss = 6238143, Miss_rate = 0.588, Pending_hits = 213500, Reservation_fails = 3021831
	L1D_cache_core[21]: Access = 10540493, Miss = 6179410, Miss_rate = 0.586, Pending_hits = 216080, Reservation_fails = 3005054
	L1D_cache_core[22]: Access = 10355635, Miss = 6066504, Miss_rate = 0.586, Pending_hits = 211136, Reservation_fails = 3067003
	L1D_cache_core[23]: Access = 10333811, Miss = 6022303, Miss_rate = 0.583, Pending_hits = 207404, Reservation_fails = 2961948
	L1D_cache_core[24]: Access = 10236870, Miss = 5939291, Miss_rate = 0.580, Pending_hits = 207012, Reservation_fails = 2882922
	L1D_cache_core[25]: Access = 10306390, Miss = 6043345, Miss_rate = 0.586, Pending_hits = 210103, Reservation_fails = 3005299
	L1D_cache_core[26]: Access = 10199594, Miss = 5867647, Miss_rate = 0.575, Pending_hits = 206504, Reservation_fails = 2940154
	L1D_cache_core[27]: Access = 10308706, Miss = 6015187, Miss_rate = 0.584, Pending_hits = 208380, Reservation_fails = 2889567
	L1D_cache_core[28]: Access = 10408485, Miss = 6080742, Miss_rate = 0.584, Pending_hits = 209832, Reservation_fails = 3072593
	L1D_cache_core[29]: Access = 10442878, Miss = 6166937, Miss_rate = 0.591, Pending_hits = 210620, Reservation_fails = 3087478
	L1D_total_cache_accesses = 310047118
	L1D_total_cache_misses = 180974504
	L1D_total_cache_miss_rate = 0.5837
	L1D_total_cache_pending_hits = 6291149
	L1D_total_cache_reservation_fails = 89632393
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.118
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119381924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6291038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 161110410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88052738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12376991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6291061
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3399541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5619306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1579655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1867797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 299160363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10886755

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1795882
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27885518
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 58371338
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 15477
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1564178
ctas_completed 65533, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
288075, 296450, 320669, 313877, 299501, 299706, 308556, 297619, 302263, 306400, 292780, 303779, 305487, 296983, 296503, 265860, 304135, 313120, 287566, 327228, 324360, 328114, 283897, 298191, 305513, 308173, 290944, 291334, 291908, 317808, 291875, 297947, 
gpgpu_n_tot_thrd_icount = 9338422720
gpgpu_n_tot_w_icount = 291825710
gpgpu_n_stall_shd_mem = 123876514
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 196773871
gpgpu_n_mem_write_global = 10886755
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 342971282
gpgpu_n_store_insn = 19891975
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 99441670
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 105876250
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18000264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25605001	W0_Idle:251121288	W0_Scoreboard:1009680969	W1:145129333	W2:40503234	W3:19015235	W4:11560860	W5:8086777	W6:6141404	W7:4930079	W8:4095401	W9:3486716	W10:3015814	W11:2676350	W12:2442498	W13:2234606	W14:2061263	W15:1876409	W16:1707081	W17:1580373	W18:1481838	W19:1411621	W20:1400432	W21:1431845	W22:1479161	W23:1465420	W24:1403587	W25:1259473	W26:1095745	W27:941715	W28:844975	W29:750272	W30:673632	W31:531706	W32:15110855
single_issue_nums: WS0:73227225	WS1:72847266	WS2:73046004	WS3:72705215	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1387899024 {8:173487378,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 435470200 {40:10886755,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2644527824 {40:173487378,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 87094040 {8:10886755,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 931459720 {40:23286493,}
maxmflatency = 10689 
max_icnt2mem_latency = 8745 
maxmrqlatency = 4940 
max_icnt2sh_latency = 232 
averagemflatency = 468 
avg_icnt2mem_latency = 87 
avg_mrq_latency = 122 
avg_icnt2sh_latency = 2 
mrq_lat_table:37002255 	945379 	1970462 	4295374 	8645944 	12659333 	16534262 	18239530 	14733073 	5164804 	285931 	574 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	91978884 	69545977 	32756918 	9553780 	3050189 	773771 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19522332 	1637432 	162028 	67792 	167962143 	6842797 	2100926 	2303318 	3473896 	2415900 	1062898 	109160 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	173311769 	25476762 	6830596 	1606068 	364197 	68419 	2815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9226 	48898 	4552 	2153 	617 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1061966   1123380   1376751   1869159   1021995    721766    845200    973607    659813    906253    772564    864537    547550    519077   1422367   1209072 
dram[1]:    937901   1280020   1067599   1254751    642815   1144884    803520    779936    843115    851161    733164   1003893    602721    828097    597096    570742 
dram[2]:    939477    829963    718331    718683   1157972    766445    615733    844840    784067    848913    555011    971833    534305    764399    655547    596027 
dram[3]:   1123775   1437275    804071   1424163    620295    627662    854088    774159    897727    814473    636887    868686    929106    707629   1131431    856848 
dram[4]:   1635513    603977    809466   1302721    617535    746694    803277    870240    474282    569471    733217    914978    623554    768584    721606   1048769 
dram[5]:    757313    848497    651002   1318355    891509   1471698    896927    986867    880433    888635    707903    789307    696737    772664   1155501    887099 
dram[6]:   1421301    865014    996342   1091141    601754   1468475    797576    791212    925492    578122    879349    813673    877338    682790   1184724    749303 
dram[7]:    811239   1234016   1274433    832977    789661    833630    590721    878973    428800    843249    624944    809718    697601    688268    884482   1098646 
dram[8]:    840842    663728   1339683    659577   1153639   1127264    583395    952595    588991   1045765    818143   1021695    608261    614361    672136   1235705 
dram[9]:    920257    670446    711951   1426819   1170400   1212368    672816    808772    737857   1047733    810231    874180    778820    950872   1102152    475534 
dram[10]:   1345202    969750   1439093    716282    768035    740313    740124    780352    854938    699575   1023743    839764    619616    695267   1120030   1150017 
dram[11]:   1554722   1442322    958250    625096   1228530   1166706    822964    871605    903850   1154330    971831    673031    721552    659240    721806   1144790 
average row accesses per activate:
dram[0]:  1.058440  1.057703  1.064125  1.066469  1.065762  1.063963  1.058521  1.059191  1.059697  1.058011  1.059089  1.057944  1.061291  1.061133  1.061447  1.059329 
dram[1]:  1.059679  1.060426  1.068849  1.069160  1.068914  1.066691  1.064211  1.062477  1.060356  1.062101  1.062649  1.059028  1.063345  1.061640  1.063335  1.061663 
dram[2]:  1.059126  1.057302  1.065502  1.065811  1.063099  1.063040  1.060472  1.060450  1.058229  1.058279  1.056562  1.059652  1.059092  1.060719  1.059205  1.061787 
dram[3]:  1.056668  1.057477  1.064092  1.066173  1.063940  1.066353  1.060261  1.060823  1.059205  1.059361  1.059794  1.060354  1.060063  1.061381  1.060285  1.061265 
dram[4]:  1.059624  1.057660  1.065738  1.064934  1.062526  1.063866  1.059964  1.060317  1.059363  1.058113  1.061680  1.061030  1.059789  1.060091  1.060860  1.059671 
dram[5]:  1.057508  1.060842  1.068780  1.066801  1.064288  1.066136  1.060675  1.060573  1.058939  1.059796  1.059758  1.061017  1.057961  1.058506  1.061221  1.060825 
dram[6]:  1.058798  1.057826  1.065041  1.066080  1.063628  1.061654  1.059056  1.061627  1.058219  1.058298  1.057526  1.059309  1.058806  1.060867  1.059460  1.060775 
dram[7]:  1.058043  1.058945  1.066093  1.067287  1.064880  1.064473  1.059678  1.058850  1.058927  1.057881  1.060245  1.059483  1.062115  1.061511  1.060284  1.060290 
dram[8]:  1.058583  1.058352  1.070992  1.069283  1.066363  1.066739  1.059605  1.060836  1.059520  1.058652  1.060601  1.061481  1.062864  1.062791  1.060184  1.061690 
dram[9]:  1.058133  1.057477  1.068605  1.067474  1.062440  1.062946  1.062059  1.061631  1.058091  1.058344  1.062301  1.060162  1.061807  1.060984  1.060788  1.059497 
dram[10]:  1.058046  1.057350  1.064274  1.066925  1.064940  1.065097  1.063546  1.061545  1.060804  1.058163  1.060749  1.061891  1.062108  1.060423  1.060066  1.059872 
dram[11]:  1.057078  1.056290  1.064370  1.061328  1.060265  1.062469  1.060001  1.057945  1.058065  1.057688  1.059580  1.058430  1.060236  1.058662  1.060012  1.057757 
average row locality = 120476939/113522280 = 1.061262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    528668    526024    548261    553351    555001    553149    521266    524020    533706    529729    522735    520616    535914    534185    547868    538891 
dram[1]:    531977    531298    563721    563338    556127    554220    540860    535327    529221    538007    525383    516815    536908    530481    547657    546897 
dram[2]:    532959    526556    553437    555074    551760    546598    529288    539670    533015    526495    513949    530076    530060    536291    536854    547708 
dram[3]:    527231    526867    549356    558792    551381    556783    536858    533264    526522    535849    524571    528492    528724    532621    541636    542732 
dram[4]:    527064    526092    557830    560686    545383    549591    529255    536279    536932    533169    527643    525713    529696    528917    539744    541672 
dram[5]:    528509    533327    565377    551932    553792    556177    539519    534990    536579    536031    525066    529093    526528    525686    544903    541128 
dram[6]:    533169    529083    557293    560724    552295    549127    530501    540961    528974    526975    518855    523544    520629    532124    542754    542732 
dram[7]:    527373    529938    563443    564257    554822    554448    529424    529167    525777    527419    529741    528114    532840    531759    536045    541431 
dram[8]:    531444    526903    570438    560692    554456    552472    531135    536579    529700    524428    528213    524342    536241    539189    538700    546119 
dram[9]:    525437    525132    569418    559992    544346    547654    540188    538720    529877    530631    531454    523836    532025    528211    540568    534815 
dram[10]:    531725    526565    551330    562379    544153    552969    538609    539443    531987    529558    528231    529771    536311    532061    541240    543569 
dram[11]:    528530    523958    556870    545671    536097    549973    538241    527235    526487    526586    521700    525806    534275    528634    539687    534829 
total dram reads = 103230966
bank skew: 570438/513949 = 1.11
chip skew: 8648237/8544579 = 1.01
number of total write accesses:
dram[0]:    106318    107124    108488    107439    107175    106352    107532    108702    108120    107022    107268    106858    107370    106585    110110    110618 
dram[1]:    109298    108989    110032    109594    106465    106128    108803    107057    108039    107927    107362    107763    110550    108749    110585    111785 
dram[2]:    109400    109813    108835    107132    105724    107951    108217    108868    106443    108233    107074    106594    109121    108808    111378    111667 
dram[3]:    109655    108444    108545    108762    105656    108016    108790    106873    106033    108331    106121    106672    107117    107130    110881    112288 
dram[4]:    108994    109236    107716    109140    106307    108039    106423    105977    106590    106007    107310    108209    108354    107822    109876    110405 
dram[5]:    110053    108236    108320    109178    106670    106538    107643    106920    107328    106276    108595    108318    107479    107846    110835    110576 
dram[6]:    108254    106943    107378    108215    106784    106485    106354    109122    104622    105344    107545    107670    109830    108821    110991    111209 
dram[7]:    106657    107972    108949    108478    106241    106551    107589    107625    106306    108152    107055    106407    108439    109980    111158    111968 
dram[8]:    108610    107967    108462    109348    107008    107322    108962    108213    108189    107581    107842    108029    108606    108371    111137    110120 
dram[9]:    108487    107948    110746    108370    106864    107109    107190    107287    108665    106139    108038    107999    106793    107339    112178    110762 
dram[10]:    108215    108460    107247    106121    108222    108850    107870    107907    107426    107209    107726    106665    106791    105957    109805    110693 
dram[11]:    108186    108342    106537    107293    107025    108033    107635    108051    106668    107196    107432    106923    108323    107279    109379    111997 
total dram writes = 20758233
bank skew: 112288/104622 = 1.07
chip skew: 1739126/1723081 = 1.01
average mf latency per bank:
dram[0]:        791       793       798       829       800       802       775       784       789       790       774       776       780       791       777       777
dram[1]:        852       879       897       892       886       898       879       870       850       863       881       862       853       857       859       853
dram[2]:        743       718       761       758       742       726       721       722       721       703       714       716       708       705       713       716
dram[3]:        752       761       759       761       749       748       738       736       739       731       737       745       728       736       733       732
dram[4]:        766       733       784       776       767       734       766       741       773       728       769       736       743       720       743       723
dram[5]:        751       831       790       845       766       846       762       833       759       819       758       833       736       805       751       813
dram[6]:        778       745       786       771       778       747       770       750       772       735       778       746       755       736       744       723
dram[7]:        759       761       765       790       748       761       742       743       723       732       740       742       725       738       719       731
dram[8]:       1930       736       787       772       755       749       733       736       741       732       738       740       735       738       722       731
dram[9]:        777       792       797       817       769       810       772       808       755       793       769       801       769       789       761       773
dram[10]:        951       752       985       784       970       771      1801       756       987       746       999       757       962       742       952       746
dram[11]:        713       712       733       733       706       727       712       704       703       719       701       712       704       711       706       706
maximum mf latency per bank:
dram[0]:       7489      7581      7509      7615      7820      7377      7302      7270      7356      7998      7646      6783      7455      8158      7464      7253
dram[1]:       6897      7816      6369      7853      6293      7809      6324      7682      7326      7161      6210      7479      6549      7231      7168      7712
dram[2]:       6581      7052      6761      6137      6455      6711      6787      7976      7676      7275      7134      6791      6583      6258      6733      6572
dram[3]:       6117      6470      6775      6670      6834      6984      6812      6443      7122      6539      6581      6640      6569      6024      6634      6299
dram[4]:       7810      6520      8462      6713      8673      7371      8616      6513      7942      7134      8438      6812      7842      6751      8337      6604
dram[5]:       6579      7814      6658      7807      6980      7443      6537      7885      6468      7412      6516      7970      6893      7373      6874      7334
dram[6]:       9338      7159      8493      7126      8380      6956      8727      7284      8795      6791      8600      7495      8705      6799      8555      7110
dram[7]:       6932      7147      7205      7063      6390      6593      6263      6310      8273      6725      6396      6593      5902      6388      6560      6508
dram[8]:       7099      6545      6785      6317      6673      6478      6452      6803      6469      7038      6701      7007      6472      6060      6207      6229
dram[9]:       6565      7497      6449      6968      6435      6952      6390      6936      6234      7168      6213      7486      6463      7033      6307      6958
dram[10]:      10667      7021     10216      6722      9989      7363     10466      6841     10022      6648     10689      6805      9965      6781      9456      7701
dram[11]:       5988      6491      6130      6287      6276      6527      5990      6309      6389      6494      5860      6845      6219      6216      6642      6335

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142147555 n_act=9431438 n_pre=9431422 n_ref_event=0 n_req=10004843 n_rd=8573384 n_rd_L2_A=0 n_write=0 n_wr_bk=1723081 bw_util=0.2446
n_activity=122563438 dram_eff=0.336
bk0: 528668a 89496440i bk1: 526024a 89750294i bk2: 548261a 87500709i bk3: 553351a 86907958i bk4: 555001a 86813896i bk5: 553149a 87013315i bk6: 521266a 90816066i bk7: 524020a 90513111i bk8: 533706a 89290679i bk9: 529729a 89617757i bk10: 522735a 90530462i bk11: 520616a 90954824i bk12: 535914a 89069213i bk13: 534185a 89161384i bk14: 547868a 87088577i bk15: 538891a 88070284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057313
Row_Buffer_Locality_read = 0.059893
Row_Buffer_Locality_write = 0.041857
Bank_Level_Parallism = 10.521524
Bank_Level_Parallism_Col = 1.000002
Bank_Level_Parallism_Ready = 1.207326
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000003 

BW Util details:
bwutil = 0.244619 
total_CMD = 168367567 
util_bw = 41185860 
Wasted_Col = 78581442 
Wasted_Row = 1936702 
Idle = 46663563 

BW Util Bottlenecks: 
RCDc_limit = 129739198 
RCDWRc_limit = 12139888 
WTRc_limit = 50735361 
RTWc_limit = 36217393 
CCDLc_limit = 7952292 
rwq = 0 
CCDLc_limit_alone = 5608076 
WTRc_limit_alone = 49561783 
RTWc_limit_alone = 35046755 

Commands details: 
total_CMD = 168367567 
n_nop = 142147555 
Read = 8573384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1723081 
n_act = 9431438 
n_pre = 9431422 
n_ref = 0 
n_req = 10004843 
total_req = 10296465 

Dual Bus Interface Util: 
issued_total_row = 18862860 
issued_total_col = 10296465 
Row_Bus_Util =  0.112034 
CoL_Bus_Util = 0.061155 
Either_Row_CoL_Bus_Util = 0.155731 
Issued_on_Two_Bus_Simul_Util = 0.017458 
issued_two_Eff = 0.112102 
queue_avg = 18.486078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4861
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=141973932 n_act=9491356 n_pre=9491340 n_ref_event=0 n_req=10093654 n_rd=8648237 n_rd_L2_A=0 n_write=0 n_wr_bk=1739126 bw_util=0.2468
n_activity=122623314 dram_eff=0.3388
bk0: 531977a 87194562i bk1: 531298a 87321825i bk2: 563721a 83838373i bk3: 563338a 83956061i bk4: 556127a 85012488i bk5: 554220a 85345246i bk6: 540860a 86894437i bk7: 535327a 87618881i bk8: 529221a 88320132i bk9: 538007a 87294337i bk10: 525383a 88794659i bk11: 516815a 89783241i bk12: 536908a 87188236i bk13: 530481a 87943266i bk14: 547657a 85466614i bk15: 546897a 85436382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.059671
Row_Buffer_Locality_read = 0.062123
Row_Buffer_Locality_write = 0.045002
Bank_Level_Parallism = 10.803021
Bank_Level_Parallism_Col = 2.496954
Bank_Level_Parallism_Ready = 1.210296
write_to_read_ratio_blp_rw_average = 0.189194
GrpLevelPara = 2.130983 

BW Util details:
bwutil = 0.246778 
total_CMD = 168367567 
util_bw = 41549452 
Wasted_Col = 78489943 
Wasted_Row = 1766724 
Idle = 46561448 

BW Util Bottlenecks: 
RCDc_limit = 130125248 
RCDWRc_limit = 12161782 
WTRc_limit = 51128365 
RTWc_limit = 36874396 
CCDLc_limit = 8026186 
rwq = 0 
CCDLc_limit_alone = 5648852 
WTRc_limit_alone = 49944864 
RTWc_limit_alone = 35680563 

Commands details: 
total_CMD = 168367567 
n_nop = 141973932 
Read = 8648237 
Write = 0 
L2_Alloc = 0 
L2_WB = 1739126 
n_act = 9491356 
n_pre = 9491340 
n_ref = 0 
n_req = 10093654 
total_req = 10387363 

Dual Bus Interface Util: 
issued_total_row = 18982696 
issued_total_col = 10387363 
Row_Bus_Util =  0.112746 
CoL_Bus_Util = 0.061695 
Either_Row_CoL_Bus_Util = 0.156762 
Issued_on_Two_Bus_Simul_Util = 0.017678 
issued_two_Eff = 0.112771 
queue_avg = 20.194820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.1948
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142078041 n_act=9458349 n_pre=9458333 n_ref_event=0 n_req=10031108 n_rd=8589790 n_rd_L2_A=0 n_write=0 n_wr_bk=1735258 bw_util=0.2453
n_activity=122572274 dram_eff=0.3369
bk0: 532959a 87984962i bk1: 526556a 88756003i bk2: 553437a 86194107i bk3: 555074a 86037785i bk4: 551760a 86421386i bk5: 546598a 87107348i bk6: 529288a 89235309i bk7: 539670a 87911657i bk8: 533015a 88788373i bk9: 526495a 89586353i bk10: 513949a 91039291i bk11: 530076a 89285581i bk12: 530060a 88916713i bk13: 536291a 88047257i bk14: 536854a 87724464i bk15: 547708a 86423039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057098
Row_Buffer_Locality_read = 0.059815
Row_Buffer_Locality_write = 0.040906
Bank_Level_Parallism = 10.626860
Bank_Level_Parallism_Col = 2.482438
Bank_Level_Parallism_Ready = 1.206999
write_to_read_ratio_blp_rw_average = 0.188363
GrpLevelPara = 2.120380 

BW Util details:
bwutil = 0.245298 
total_CMD = 168367567 
util_bw = 41300192 
Wasted_Col = 78572800 
Wasted_Row = 1864943 
Idle = 46629632 

BW Util Bottlenecks: 
RCDc_limit = 129860954 
RCDWRc_limit = 12229210 
WTRc_limit = 51086792 
RTWc_limit = 36379462 
CCDLc_limit = 7967578 
rwq = 0 
CCDLc_limit_alone = 5616846 
WTRc_limit_alone = 49905875 
RTWc_limit_alone = 35209647 

Commands details: 
total_CMD = 168367567 
n_nop = 142078041 
Read = 8589790 
Write = 0 
L2_Alloc = 0 
L2_WB = 1735258 
n_act = 9458349 
n_pre = 9458333 
n_ref = 0 
n_req = 10031108 
total_req = 10325048 

Dual Bus Interface Util: 
issued_total_row = 18916682 
issued_total_col = 10325048 
Row_Bus_Util =  0.112353 
CoL_Bus_Util = 0.061324 
Either_Row_CoL_Bus_Util = 0.156144 
Issued_on_Two_Bus_Simul_Util = 0.017534 
issued_two_Eff = 0.112296 
queue_avg = 18.708309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142070345 n_act=9461028 n_pre=9461012 n_ref_event=0 n_req=10039358 n_rd=8601679 n_rd_L2_A=0 n_write=0 n_wr_bk=1729314 bw_util=0.2454
n_activity=122597291 dram_eff=0.3371
bk0: 527231a 88607313i bk1: 526867a 89005808i bk2: 549356a 86653547i bk3: 558792a 85486273i bk4: 551381a 86726151i bk5: 556783a 85963067i bk6: 536858a 88009442i bk7: 533264a 88884712i bk8: 526522a 89719952i bk9: 535849a 88349360i bk10: 524571a 89937363i bk11: 528492a 89473283i bk12: 528724a 89312100i bk13: 532621a 88866809i bk14: 541636a 87345713i bk15: 542732a 86987931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057606
Row_Buffer_Locality_read = 0.060268
Row_Buffer_Locality_write = 0.041680
Bank_Level_Parallism = 10.626553
Bank_Level_Parallism_Col = 2.483496
Bank_Level_Parallism_Ready = 1.207525
write_to_read_ratio_blp_rw_average = 0.188366
GrpLevelPara = 2.120716 

BW Util details:
bwutil = 0.245439 
total_CMD = 168367567 
util_bw = 41323972 
Wasted_Col = 78582545 
Wasted_Row = 1848728 
Idle = 46612322 

BW Util Bottlenecks: 
RCDc_limit = 129962482 
RCDWRc_limit = 12181739 
WTRc_limit = 50914969 
RTWc_limit = 36454407 
CCDLc_limit = 7983883 
rwq = 0 
CCDLc_limit_alone = 5626388 
WTRc_limit_alone = 49737037 
RTWc_limit_alone = 35274844 

Commands details: 
total_CMD = 168367567 
n_nop = 142070345 
Read = 8601679 
Write = 0 
L2_Alloc = 0 
L2_WB = 1729314 
n_act = 9461028 
n_pre = 9461012 
n_ref = 0 
n_req = 10039358 
total_req = 10330993 

Dual Bus Interface Util: 
issued_total_row = 18922040 
issued_total_col = 10330993 
Row_Bus_Util =  0.112385 
CoL_Bus_Util = 0.061360 
Either_Row_CoL_Bus_Util = 0.156189 
Issued_on_Two_Bus_Simul_Util = 0.017556 
issued_two_Eff = 0.112400 
queue_avg = 18.835289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142089258 n_act=9453643 n_pre=9453627 n_ref_event=0 n_req=10030104 n_rd=8595666 n_rd_L2_A=0 n_write=0 n_wr_bk=1726405 bw_util=0.2452
n_activity=122621212 dram_eff=0.3367
bk0: 527064a 89385632i bk1: 526092a 89399435i bk2: 557830a 86297531i bk3: 560686a 85682556i bk4: 545383a 87622207i bk5: 549591a 87114494i bk6: 529255a 89703296i bk7: 536279a 88933887i bk8: 536932a 88792298i bk9: 533169a 89464959i bk10: 527643a 90164839i bk11: 525713a 90163271i bk12: 529696a 89598936i bk13: 528917a 89793140i bk14: 539744a 88134895i bk15: 541672a 87760501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057473
Row_Buffer_Locality_read = 0.060187
Row_Buffer_Locality_write = 0.041209
Bank_Level_Parallism = 10.553038
Bank_Level_Parallism_Col = 2.481739
Bank_Level_Parallism_Ready = 1.207601
write_to_read_ratio_blp_rw_average = 0.187965
GrpLevelPara = 2.118549 

BW Util details:
bwutil = 0.245227 
total_CMD = 168367567 
util_bw = 41288284 
Wasted_Col = 78620745 
Wasted_Row = 1868271 
Idle = 46590267 

BW Util Bottlenecks: 
RCDc_limit = 129949592 
RCDWRc_limit = 12166057 
WTRc_limit = 50867910 
RTWc_limit = 36367566 
CCDLc_limit = 7982908 
rwq = 0 
CCDLc_limit_alone = 5628715 
WTRc_limit_alone = 49691605 
RTWc_limit_alone = 35189678 

Commands details: 
total_CMD = 168367567 
n_nop = 142089258 
Read = 8595666 
Write = 0 
L2_Alloc = 0 
L2_WB = 1726405 
n_act = 9453643 
n_pre = 9453627 
n_ref = 0 
n_req = 10030104 
total_req = 10322071 

Dual Bus Interface Util: 
issued_total_row = 18907270 
issued_total_col = 10322071 
Row_Bus_Util =  0.112298 
CoL_Bus_Util = 0.061307 
Either_Row_CoL_Bus_Util = 0.156077 
Issued_on_Two_Bus_Simul_Util = 0.017527 
issued_two_Eff = 0.112299 
queue_avg = 18.288153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2882
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142028326 n_act=9482988 n_pre=9482972 n_ref_event=0 n_req=10066390 n_rd=8628637 n_rd_L2_A=0 n_write=0 n_wr_bk=1730811 bw_util=0.2461
n_activity=122582215 dram_eff=0.338
bk0: 528509a 87797699i bk1: 533327a 87433931i bk2: 565377a 84169249i bk3: 551932a 85443215i bk4: 553792a 85436490i bk5: 556177a 85234144i bk6: 539519a 87132407i bk7: 534990a 87783189i bk8: 536579a 87618962i bk9: 536031a 87856661i bk10: 525066a 89001731i bk11: 529093a 88648779i bk12: 526528a 88714891i bk13: 525686a 88779068i bk14: 544903a 86009848i bk15: 541128a 86417845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057955
Row_Buffer_Locality_read = 0.060775
Row_Buffer_Locality_write = 0.041033
Bank_Level_Parallism = 10.757766
Bank_Level_Parallism_Col = 2.488050
Bank_Level_Parallism_Ready = 1.207217
write_to_read_ratio_blp_rw_average = 0.188614
GrpLevelPara = 2.125653 

BW Util details:
bwutil = 0.246115 
total_CMD = 168367567 
util_bw = 41437792 
Wasted_Col = 78530235 
Wasted_Row = 1782652 
Idle = 46616888 

BW Util Bottlenecks: 
RCDc_limit = 130128686 
RCDWRc_limit = 12176580 
WTRc_limit = 50985751 
RTWc_limit = 36589790 
CCDLc_limit = 7994384 
rwq = 0 
CCDLc_limit_alone = 5642109 
WTRc_limit_alone = 49811828 
RTWc_limit_alone = 35411438 

Commands details: 
total_CMD = 168367567 
n_nop = 142028326 
Read = 8628637 
Write = 0 
L2_Alloc = 0 
L2_WB = 1730811 
n_act = 9482988 
n_pre = 9482972 
n_ref = 0 
n_req = 10066390 
total_req = 10359448 

Dual Bus Interface Util: 
issued_total_row = 18965960 
issued_total_col = 10359448 
Row_Bus_Util =  0.112646 
CoL_Bus_Util = 0.061529 
Either_Row_CoL_Bus_Util = 0.156439 
Issued_on_Two_Bus_Simul_Util = 0.017736 
issued_two_Eff = 0.113373 
queue_avg = 19.502287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.5023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142087619 n_act=9451460 n_pre=9451444 n_ref_event=0 n_req=10023044 n_rd=8589740 n_rd_L2_A=0 n_write=0 n_wr_bk=1725567 bw_util=0.2451
n_activity=122637321 dram_eff=0.3364
bk0: 533169a 89039442i bk1: 529083a 89706293i bk2: 557293a 86776233i bk3: 560724a 86278690i bk4: 552295a 87286779i bk5: 549127a 87679516i bk6: 530501a 89874253i bk7: 540961a 88553707i bk8: 528974a 90363983i bk9: 526975a 90602582i bk10: 518855a 91264737i bk11: 523544a 90698230i bk12: 520629a 90823042i bk13: 532124a 89595906i bk14: 542754a 87901565i bk15: 542732a 87887168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057027
Row_Buffer_Locality_read = 0.059548
Row_Buffer_Locality_write = 0.041916
Bank_Level_Parallism = 10.499981
Bank_Level_Parallism_Col = 2.479808
Bank_Level_Parallism_Ready = 1.207317
write_to_read_ratio_blp_rw_average = 0.187596
GrpLevelPara = 2.117087 

BW Util details:
bwutil = 0.245066 
total_CMD = 168367567 
util_bw = 41261228 
Wasted_Col = 78644315 
Wasted_Row = 1882427 
Idle = 46579597 

BW Util Bottlenecks: 
RCDc_limit = 130008688 
RCDWRc_limit = 12143242 
WTRc_limit = 50855580 
RTWc_limit = 36278762 
CCDLc_limit = 7969019 
rwq = 0 
CCDLc_limit_alone = 5622584 
WTRc_limit_alone = 49679520 
RTWc_limit_alone = 35108387 

Commands details: 
total_CMD = 168367567 
n_nop = 142087619 
Read = 8589740 
Write = 0 
L2_Alloc = 0 
L2_WB = 1725567 
n_act = 9451460 
n_pre = 9451444 
n_ref = 0 
n_req = 10023044 
total_req = 10315307 

Dual Bus Interface Util: 
issued_total_row = 18902904 
issued_total_col = 10315307 
Row_Bus_Util =  0.112272 
CoL_Bus_Util = 0.061267 
Either_Row_CoL_Bus_Util = 0.156087 
Issued_on_Two_Bus_Simul_Util = 0.017451 
issued_two_Eff = 0.111806 
queue_avg = 17.866442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.8664
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142060955 n_act=9463968 n_pre=9463952 n_ref_event=0 n_req=10043491 n_rd=8605998 n_rd_L2_A=0 n_write=0 n_wr_bk=1729527 bw_util=0.2455
n_activity=122639620 dram_eff=0.3371
bk0: 527373a 89151695i bk1: 529938a 88625623i bk2: 563443a 84961768i bk3: 564257a 84928572i bk4: 554822a 86208437i bk5: 554448a 86328382i bk6: 529424a 89227629i bk7: 529167a 89237061i bk8: 525777a 90121892i bk9: 527419a 89472184i bk10: 529741a 89284022i bk11: 528114a 89467293i bk12: 532840a 88876740i bk13: 531759a 88621962i bk14: 536045a 87949024i bk15: 541431a 87228415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057701
Row_Buffer_Locality_read = 0.060402
Row_Buffer_Locality_write = 0.041533
Bank_Level_Parallism = 10.620584
Bank_Level_Parallism_Col = 2.483811
Bank_Level_Parallism_Ready = 1.207315
write_to_read_ratio_blp_rw_average = 0.188343
GrpLevelPara = 2.121569 

BW Util details:
bwutil = 0.245547 
total_CMD = 168367567 
util_bw = 41342100 
Wasted_Col = 78596314 
Wasted_Row = 1851397 
Idle = 46577756 

BW Util Bottlenecks: 
RCDc_limit = 129995430 
RCDWRc_limit = 12182391 
WTRc_limit = 50958842 
RTWc_limit = 36491702 
CCDLc_limit = 7982818 
rwq = 0 
CCDLc_limit_alone = 5628563 
WTRc_limit_alone = 49783234 
RTWc_limit_alone = 35313055 

Commands details: 
total_CMD = 168367567 
n_nop = 142060955 
Read = 8605998 
Write = 0 
L2_Alloc = 0 
L2_WB = 1729527 
n_act = 9463968 
n_pre = 9463952 
n_ref = 0 
n_req = 10043491 
total_req = 10335525 

Dual Bus Interface Util: 
issued_total_row = 18927920 
issued_total_col = 10335525 
Row_Bus_Util =  0.112420 
CoL_Bus_Util = 0.061387 
Either_Row_CoL_Bus_Util = 0.156245 
Issued_on_Two_Bus_Simul_Util = 0.017562 
issued_two_Eff = 0.112399 
queue_avg = 18.703897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7039
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142017177 n_act=9480768 n_pre=9480752 n_ref_event=0 n_req=10073013 n_rd=8631051 n_rd_L2_A=0 n_write=0 n_wr_bk=1735767 bw_util=0.2463
n_activity=122597655 dram_eff=0.3382
bk0: 531444a 87635743i bk1: 526903a 88319742i bk2: 570438a 83764749i bk3: 560692a 84563454i bk4: 554456a 85615014i bk5: 552472a 85916769i bk6: 531135a 88158614i bk7: 536579a 87805451i bk8: 529700a 88544339i bk9: 524428a 89274522i bk10: 528213a 88673847i bk11: 524342a 89108937i bk12: 536241a 87838444i bk13: 539189a 87191738i bk14: 538700a 86852579i bk15: 546119a 86012076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058795
Row_Buffer_Locality_read = 0.061485
Row_Buffer_Locality_write = 0.042695
Bank_Level_Parallism = 10.743293
Bank_Level_Parallism_Col = 2.492149
Bank_Level_Parallism_Ready = 1.209156
write_to_read_ratio_blp_rw_average = 0.188657
GrpLevelPara = 2.127749 

BW Util details:
bwutil = 0.246290 
total_CMD = 168367567 
util_bw = 41467272 
Wasted_Col = 78476894 
Wasted_Row = 1805462 
Idle = 46617939 

BW Util Bottlenecks: 
RCDc_limit = 130018455 
RCDWRc_limit = 12175280 
WTRc_limit = 51116198 
RTWc_limit = 36652094 
CCDLc_limit = 8012961 
rwq = 0 
CCDLc_limit_alone = 5649930 
WTRc_limit_alone = 49936077 
RTWc_limit_alone = 35469184 

Commands details: 
total_CMD = 168367567 
n_nop = 142017177 
Read = 8631051 
Write = 0 
L2_Alloc = 0 
L2_WB = 1735767 
n_act = 9480768 
n_pre = 9480752 
n_ref = 0 
n_req = 10073013 
total_req = 10366818 

Dual Bus Interface Util: 
issued_total_row = 18961520 
issued_total_col = 10366818 
Row_Bus_Util =  0.112620 
CoL_Bus_Util = 0.061573 
Either_Row_CoL_Bus_Util = 0.156505 
Issued_on_Two_Bus_Simul_Util = 0.017687 
issued_two_Eff = 0.113013 
queue_avg = 19.292206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2922
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142080711 n_act=9460442 n_pre=9460426 n_ref_event=0 n_req=10041944 n_rd=8602304 n_rd_L2_A=0 n_write=0 n_wr_bk=1731914 bw_util=0.2455
n_activity=122578190 dram_eff=0.3372
bk0: 525437a 88952383i bk1: 525132a 88964605i bk2: 569418a 83908373i bk3: 559992a 85192497i bk4: 544346a 87229775i bk5: 547654a 86861422i bk6: 540188a 87851426i bk7: 538720a 88107121i bk8: 529877a 88708927i bk9: 530631a 88924651i bk10: 531454a 88919406i bk11: 523836a 89711318i bk12: 532025a 88939690i bk13: 528211a 89221796i bk14: 540568a 87015099i bk15: 534815a 87830605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.057907
Row_Buffer_Locality_read = 0.060668
Row_Buffer_Locality_write = 0.041411
Bank_Level_Parallism = 10.653518
Bank_Level_Parallism_Col = 2.483844
Bank_Level_Parallism_Ready = 1.207196
write_to_read_ratio_blp_rw_average = 0.188563
GrpLevelPara = 2.122079 

BW Util details:
bwutil = 0.245516 
total_CMD = 168367567 
util_bw = 41336872 
Wasted_Col = 78538229 
Wasted_Row = 1855085 
Idle = 46637381 

BW Util Bottlenecks: 
RCDc_limit = 129866632 
RCDWRc_limit = 12205030 
WTRc_limit = 50934181 
RTWc_limit = 36465642 
CCDLc_limit = 7982128 
rwq = 0 
CCDLc_limit_alone = 5628765 
WTRc_limit_alone = 49758243 
RTWc_limit_alone = 35288217 

Commands details: 
total_CMD = 168367567 
n_nop = 142080711 
Read = 8602304 
Write = 0 
L2_Alloc = 0 
L2_WB = 1731914 
n_act = 9460442 
n_pre = 9460426 
n_ref = 0 
n_req = 10041944 
total_req = 10334218 

Dual Bus Interface Util: 
issued_total_row = 18920868 
issued_total_col = 10334218 
Row_Bus_Util =  0.112378 
CoL_Bus_Util = 0.061379 
Either_Row_CoL_Bus_Util = 0.156128 
Issued_on_Two_Bus_Simul_Util = 0.017629 
issued_two_Eff = 0.112917 
queue_avg = 19.020952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.021
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142038004 n_act=9468786 n_pre=9468770 n_ref_event=0 n_req=10052422 n_rd=8619901 n_rd_L2_A=0 n_write=0 n_wr_bk=1725164 bw_util=0.2458
n_activity=122777838 dram_eff=0.337
bk0: 531725a 88784319i bk1: 526565a 89535746i bk2: 551330a 87060183i bk3: 562379a 86062233i bk4: 544153a 87718660i bk5: 552969a 86718736i bk6: 538609a 88443394i bk7: 539443a 88404894i bk8: 531987a 89415469i bk9: 529558a 89765983i bk10: 528231a 89833525i bk11: 529771a 89929669i bk12: 536311a 88978665i bk13: 532061a 89484148i bk14: 541240a 87935954i bk15: 543569a 87483199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.058059
Row_Buffer_Locality_read = 0.060551
Row_Buffer_Locality_write = 0.043068
Bank_Level_Parallism = 10.558955
Bank_Level_Parallism_Col = 2.483370
Bank_Level_Parallism_Ready = 1.208188
write_to_read_ratio_blp_rw_average = 0.187486
GrpLevelPara = 2.119749 

BW Util details:
bwutil = 0.245773 
total_CMD = 168367567 
util_bw = 41380260 
Wasted_Col = 78711361 
Wasted_Row = 1851876 
Idle = 46424070 

BW Util Bottlenecks: 
RCDc_limit = 130244697 
RCDWRc_limit = 12097843 
WTRc_limit = 50864530 
RTWc_limit = 36414113 
CCDLc_limit = 8000274 
rwq = 0 
CCDLc_limit_alone = 5638656 
WTRc_limit_alone = 49684469 
RTWc_limit_alone = 35232556 

Commands details: 
total_CMD = 168367567 
n_nop = 142038004 
Read = 8619901 
Write = 0 
L2_Alloc = 0 
L2_WB = 1725164 
n_act = 9468786 
n_pre = 9468770 
n_ref = 0 
n_req = 10052422 
total_req = 10345065 

Dual Bus Interface Util: 
issued_total_row = 18937556 
issued_total_col = 10345065 
Row_Bus_Util =  0.112477 
CoL_Bus_Util = 0.061443 
Either_Row_CoL_Bus_Util = 0.156381 
Issued_on_Two_Bus_Simul_Util = 0.017539 
issued_two_Eff = 0.112157 
queue_avg = 18.529366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5294
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=168367567 n_nop=142166596 n_act=9418054 n_pre=9418038 n_ref_event=0 n_req=9977568 n_rd=8544579 n_rd_L2_A=0 n_write=0 n_wr_bk=1726299 bw_util=0.244
n_activity=122567195 dram_eff=0.3352
bk0: 528530a 90198126i bk1: 523958a 90635908i bk2: 556870a 87509138i bk3: 545671a 88436156i bk4: 536097a 89685995i bk5: 549973a 88111922i bk6: 538241a 89430278i bk7: 527235a 90733524i bk8: 526487a 90979084i bk9: 526586a 90939813i bk10: 521700a 91605881i bk11: 525806a 90946523i bk12: 534275a 89829765i bk13: 528634a 90573966i bk14: 539687a 89131616i bk15: 534829a 89191394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.056077
Row_Buffer_Locality_read = 0.058634
Row_Buffer_Locality_write = 0.040829
Bank_Level_Parallism = 10.394070
Bank_Level_Parallism_Col = 2.471761
Bank_Level_Parallism_Ready = 1.206346
write_to_read_ratio_blp_rw_average = 0.187605
GrpLevelPara = 2.111388 

BW Util details:
bwutil = 0.244011 
total_CMD = 168367567 
util_bw = 41083512 
Wasted_Col = 78658963 
Wasted_Row = 1968317 
Idle = 46656775 

BW Util Bottlenecks: 
RCDc_limit = 129663506 
RCDWRc_limit = 12181800 
WTRc_limit = 50787090 
RTWc_limit = 36076507 
CCDLc_limit = 7917432 
rwq = 0 
CCDLc_limit_alone = 5581118 
WTRc_limit_alone = 49610785 
RTWc_limit_alone = 34916498 

Commands details: 
total_CMD = 168367567 
n_nop = 142166596 
Read = 8544579 
Write = 0 
L2_Alloc = 0 
L2_WB = 1726299 
n_act = 9418054 
n_pre = 9418038 
n_ref = 0 
n_req = 9977568 
total_req = 10270878 

Dual Bus Interface Util: 
issued_total_row = 18836092 
issued_total_col = 10270878 
Row_Bus_Util =  0.111875 
CoL_Bus_Util = 0.061003 
Either_Row_CoL_Bus_Util = 0.155618 
Issued_on_Two_Bus_Simul_Util = 0.017260 
issued_two_Eff = 0.110912 
queue_avg = 17.509968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.51

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8460043, Miss = 4473739, Miss_rate = 0.529, Pending_hits = 34425, Reservation_fails = 13732
L2_cache_bank[1]: Access = 8408792, Miss = 4460061, Miss_rate = 0.530, Pending_hits = 33800, Reservation_fails = 17434
L2_cache_bank[2]: Access = 8507014, Miss = 4512124, Miss_rate = 0.530, Pending_hits = 35321, Reservation_fails = 14195
L2_cache_bank[3]: Access = 8459293, Miss = 4496782, Miss_rate = 0.532, Pending_hits = 34949, Reservation_fails = 9639
L2_cache_bank[4]: Access = 8463455, Miss = 4461617, Miss_rate = 0.527, Pending_hits = 33829, Reservation_fails = 12055
L2_cache_bank[5]: Access = 8441164, Miss = 4489111, Miss_rate = 0.532, Pending_hits = 33610, Reservation_fails = 20932
L2_cache_bank[6]: Access = 8446195, Miss = 4466015, Miss_rate = 0.529, Pending_hits = 35000, Reservation_fails = 15037
L2_cache_bank[7]: Access = 8534348, Miss = 4495617, Miss_rate = 0.527, Pending_hits = 34820, Reservation_fails = 12959
L2_cache_bank[8]: Access = 8467796, Miss = 4473370, Miss_rate = 0.528, Pending_hits = 33621, Reservation_fails = 12313
L2_cache_bank[9]: Access = 8539586, Miss = 4481699, Miss_rate = 0.525, Pending_hits = 33006, Reservation_fails = 10607
L2_cache_bank[10]: Access = 8478372, Miss = 4500210, Miss_rate = 0.531, Pending_hits = 33978, Reservation_fails = 9892
L2_cache_bank[11]: Access = 8445003, Miss = 4488646, Miss_rate = 0.532, Pending_hits = 34154, Reservation_fails = 12717
L2_cache_bank[12]: Access = 8438439, Miss = 4464369, Miss_rate = 0.529, Pending_hits = 33464, Reservation_fails = 11982
L2_cache_bank[13]: Access = 8495336, Miss = 4484652, Miss_rate = 0.528, Pending_hits = 33095, Reservation_fails = 11414
L2_cache_bank[14]: Access = 8505012, Miss = 4479371, Miss_rate = 0.527, Pending_hits = 34285, Reservation_fails = 13524
L2_cache_bank[15]: Access = 8539332, Miss = 4487335, Miss_rate = 0.525, Pending_hits = 34240, Reservation_fails = 15888
L2_cache_bank[16]: Access = 10556017, Miss = 4500465, Miss_rate = 0.426, Pending_hits = 33014, Reservation_fails = 15870
L2_cache_bank[17]: Access = 8489245, Miss = 4490730, Miss_rate = 0.529, Pending_hits = 33217, Reservation_fails = 11083
L2_cache_bank[18]: Access = 8518872, Miss = 4494414, Miss_rate = 0.528, Pending_hits = 34627, Reservation_fails = 18879
L2_cache_bank[19]: Access = 8383128, Miss = 4469033, Miss_rate = 0.533, Pending_hits = 34004, Reservation_fails = 19459
L2_cache_bank[20]: Access = 10822552, Miss = 4483142, Miss_rate = 0.414, Pending_hits = 33707, Reservation_fails = 15099
L2_cache_bank[21]: Access = 8491234, Miss = 4495619, Miss_rate = 0.529, Pending_hits = 34106, Reservation_fails = 16388
L2_cache_bank[22]: Access = 8376625, Miss = 4461359, Miss_rate = 0.533, Pending_hits = 33215, Reservation_fails = 15312
L2_cache_bank[23]: Access = 8393773, Miss = 4443515, Miss_rate = 0.529, Pending_hits = 32000, Reservation_fails = 12272
L2_total_cache_accesses = 207660626
L2_total_cache_misses = 107552995
L2_total_cache_miss_rate = 0.5179
L2_total_cache_pending_hits = 813487
L2_total_cache_reservation_fails = 338682
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 92729801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 813102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78428612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 338682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24802356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 813104
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6564343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2820985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1501042
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196773871
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10886755
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 147
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 359
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 21565
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 316611
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.066

icnt_total_pkts_mem_to_simt=207660626
icnt_total_pkts_simt_to_mem=207660626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 207660626
Req_Network_cycles = 65654004
Req_Network_injected_packets_per_cycle =       3.1630 
Req_Network_conflicts_per_cycle =       1.1198
Req_Network_conflicts_per_cycle_util =       1.5498
Req_Bank_Level_Parallism =       4.3773
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.7355
Req_Network_out_buffer_full_per_cycle =       0.0276
Req_Network_out_buffer_avg_util =       2.8273

Reply_Network_injected_packets_num = 207660626
Reply_Network_cycles = 65654004
Reply_Network_injected_packets_per_cycle =        3.1630
Reply_Network_conflicts_per_cycle =        1.4762
Reply_Network_conflicts_per_cycle_util =       2.0405
Reply_Bank_Level_Parallism =       4.3719
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1316
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 3 days, 17 hrs, 55 min, 18 sec (323718 sec)
gpgpu_simulation_rate = 4685 (inst/sec)
gpgpu_simulation_rate = 202 (cycle/sec)
gpgpu_silicon_slowdown = 6757425x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8c7c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbbbd8d10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbbbd8c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x56322c1f853a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (4590,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 43 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
