# Reading F:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/dakata/Desktop/FPGA_TESTE_IXIA/spi_controller/SPI_MASTER/spi_master.v
