# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ECE2300_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/logical.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/logical.v 
# -- Compiling module logical
# 
# Top level modules:
# 	logical
# End time: 17:17:29 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:17:29 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:17:29 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3dram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3dram.v 
# -- Compiling module lab3dram
# 
# Top level modules:
# 	lab3dram
# End time: 17:17:29 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/hex_to_seven_seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/hex_to_seven_seg.v 
# -- Compiling module hex_to_seven_seg
# 
# Top level modules:
# 	hex_to_seven_seg
# End time: 17:17:29 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 17:17:29 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/var_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/var_clk.v 
# -- Compiling module var_clk
# -- Compiling module pclock
# 
# Top level modules:
# 	var_clk
# End time: 17:17:29 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/shifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/shifter.v 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 17:17:29 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3.v 
# -- Compiling module lab3
# 
# Top level modules:
# 	lab3
# End time: 17:17:29 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:29 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 17:17:30 on Nov 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:30 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:17:30 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/registerFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:30 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/registerFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 17:17:30 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:30 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_top.v 
# -- Compiling module lab3_top
# 
# Top level modules:
# 	lab3_top
# End time: 17:17:30 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/dual_reg_in.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:30 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/dual_reg_in.v 
# -- Compiling module dual_reg_in
# 
# Top level modules:
# 	dual_reg_in
# End time: 17:17:30 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/HaltLogic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:30 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/HaltLogic.v 
# -- Compiling module HaltLogic
# 
# Top level modules:
# 	HaltLogic
# End time: 17:17:30 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3iram1g.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:30 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3iram1g.v 
# -- Compiling module lab3iram1G
# 
# Top level modules:
# 	lab3iram1G
# End time: 17:17:30 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sarah/OneDrive/Desktop/ECE\ 2300\ Digital\ Logic/Labs/lab3/lab3 {C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:30 on Nov 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3" C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_test.v 
# -- Compiling module lab3_test
# 
# Top level modules:
# 	lab3_test
# End time: 17:17:30 on Nov 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lab3_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" lab3_test 
# Start time: 17:17:30 on Nov 09,2022
# Loading work.lab3_test
# Loading work.lab3
# Loading work.cpu
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.alu
# Loading work.adder
# Loading work.shifter
# Loading work.logical
# Loading work.control
# Loading work.HaltLogic
# Loading work.lab3iram1G
# Loading work.lab3dram
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sarah  Hostname: DESKTOP-716RMIE  ProcessID: 22548
#           Attempting to use alternate WLF file "./wlftirfdi1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftirfdi1
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# MSIM> --> PC_EN = x at time = 0 (ignore until Part C)
# MSIM> 
# MSIM> --> PC_EN = 0 at time = 50 (ignore until Part C)
# MSIM> 
# MSIM> --> PC_EN = 1 at time = 250 (ignore until Part C)
# MSIM> 
# MSIM> Instr.   0 (PC =   2): SUB  R1, R1, R1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.   1 (PC =   4): ADDI R2, R2,  -1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.   2 (PC =   6): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 00
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.   3 (PC =   8): ADDI R1, R1,   1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.   4 (PC =  10): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 01
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.   5 (PC =  12): ADDI R1, R1,   1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.   6 (PC =  14): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 02
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.   7 (PC =  16): ADDI R1, R1,   1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.   8 (PC =  18): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 03
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.   9 (PC =  20): ADDI R1, R1,   1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  10 (PC =  22): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 04
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  11 (PC =  24): ADDI R1, R1,   1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  12 (PC =  26): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 05
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  13 (PC =  28): SUB  R3, R3, R3
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  14 (PC =  30): ADDI R3, R3,   1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  15 (PC =  32): ADD  R1, R1, R3
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  16 (PC =  34): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 06
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  17 (PC =  36): OR   R1, R3, R1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  18 (PC =  38): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 07
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  19 (PC =  40): ADDI R1, R3,   0
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  20 (PC =  42): SLL  R1, R1, R0
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  21 (PC =  44): SLL  R1, R1, R0
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  22 (PC =  46): SLL  R1, R1, R0
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  23 (PC =  48): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 08
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  24 (PC =  50): ORI  R1, R1,   1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  25 (PC =  52): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 09
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  26 (PC =  54): SB   R1,   0(R3)
# MSIM> --> Writing 09 to data RAM address   1
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  27 (PC =  56): SUB  R3, R3, R3
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  28 (PC =  58): LB   R3,   1(R3)
# MSIM> --> Reading 09 from data RAM address   1
# MSIM> --> Memory read appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  29 (PC =  60): ADDI R1, R3,   1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  30 (PC =  62): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 0a
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  31 (PC =  64): SLL  R1, R1, R0
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  32 (PC =  66): SLL  R1, R1, R0
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  33 (PC =  68): ADDI R1, R1, -18
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  34 (PC =  70): SRL  R1, R1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  35 (PC =  72): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 0b
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  36 (PC =  74): NOP
# MSIM> --> The test bench cannot observe NOP.  You should manually check that you haven't written to the register file.
# MSIM> 
# MSIM> Instr.  37 (PC =  76): NOP
# MSIM> --> The test bench cannot observe NOP.  You should manually check that you haven't written to the register file.
# MSIM> 
# MSIM> Instr.  38 (PC =  78): ADDI R1, R1,   1
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  39 (PC =  80): SRA  R2, R2
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  40 (PC =  82): SB   R1,   0(R2)
# MSIM> --> Output on IOG of 0c
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  41 (PC =  84): ANDI  R4, R2,  26
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  42 (PC =  86): SRA  R4, R4
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  43 (PC =  88): SB   R4,   0(R2)
# MSIM> --> Output on IOG of 0d
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  44 (PC =  90): ADDI R7, R3,  -2
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  45 (PC =  92): AND  R0, R7, R2
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  46 (PC =  94): ADD  R5, R0, R0
# MSIM> --> Appears correct (unable to verify that your register file was correctly updated).
# MSIM> 
# MSIM> Instr.  47 (PC =  96): SB   R5,   0(R2)
# MSIM> --> Output on IOG of 0e
# MSIM> --> Memory write appears correct (unable to verify that your register file was not modified).
# MSIM> 
# MSIM> Instr.  48 (PC =  98): NOP
# MSIM> --> The test bench cannot observe NOP.  You should manually check that you haven't written to the register file.
# MSIM> 
# MSIM> Instr.  49 (PC = 100): NOP
# MSIM> --> The test bench cannot observe NOP.  You should manually check that you haven't written to the register file.
# MSIM> 
# MSIM> Instr.  50 (PC = 102): NOP
# MSIM> --> The test bench cannot observe NOP.  You should manually check that you haven't written to the register file.
# MSIM> 
# MSIM> Instr.  51 (PC = 104): NOP
# MSIM> --> The test bench cannot observe NOP.  You should manually check that you haven't written to the register file.
# MSIM> 
# MSIM> Instr.  52 (PC = 106): NOP
# MSIM> --> The test bench cannot observe NOP.  You should manually check that you haven't written to the register file.
# MSIM> 
# MSIM> ----------------------------------------------------------------------
# MSIM> 
# MSIM> PROGRAM EXECUTION SUMMARY
# MSIM> =========================
# MSIM> 
# MSIM> OPCODE |  #Tests  | #Correct 
# MSIM> -------+----------+----------
# MSIM> NOP    |        7 |      N/A
# MSIM> LB     |        1 |        1
# MSIM> SB     |       16 |       16
# MSIM> ADDI   |       12 |       12
# MSIM> ANDI   |        1 |        1
# MSIM> ORI    |        1 |        1
# MSIM> ADD    |        2 |        2
# MSIM> SUB    |        3 |        3
# MSIM> SRA    |        2 |        2
# MSIM> SRL    |        1 |        1
# MSIM> SLL    |        5 |        5
# MSIM> AND    |        1 |        1
# MSIM> OR     |        1 |        1
# MSIM> -------+----------+----------
# MSIM> HALT   |        0 |      N/A
# MSIM> BEQ    |        0 |        0
# MSIM> BNE    |        0 |        0
# MSIM> BGEZ   |        0 |        0
# MSIM> BLTZ   |        0 |        0
# MSIM> 
# MSIM>      Correct Instructions:  46
# MSIM>    Incorrect Instructions:   0
# MSIM>   Unverified Instructions:   7
# MSIM>      Invalid Instructions:   0
# MSIM> Total Instructions Tested:  53
# MSIM> 
# MSIM> *****************************************************************
# MSIM> **  You should manually verify that your register file is not  **
# MSIM> **    being updated incorrectly!  Use the waveform to check    **
# MSIM> **    this.  Also use the waveform to make sure that when a    **
# MSIM> **   HALT instruction is reached, that the PC does not change  **
# MSIM> **   until the active low button EN_L is pressed by the user.  **
# MSIM> *****************************************************************
# ** Note: $stop    : C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_test.v(719)
#    Time: 5500 ns  Iteration: 1  Instance: /lab3_test
# Break in Module lab3_test at C:/Users/sarah/OneDrive/Desktop/ECE 2300 Digital Logic/Labs/lab3/lab3/lab3_test.v line 719
# End time: 17:28:57 on Nov 09,2022, Elapsed time: 0:11:27
# Errors: 0, Warnings: 2
