# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fifo_test.gen/sources_1/ip/ila_0/sim/ila_0.vhd" \
"../../../../fifo_test.srcs/sources_1/new/fifo_test.vhd" \
"../../../../fifo_test.srcs/sim_1/new/fifo_tb.vhd" \

# Do not sort compile order
nosort
