# Reading D:/questasim/questa_sim/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui work.my_top -novopt -assertdebug -coverage -sv_lib D:/questasim/questa_sim/uvm-1.2/win64/uvm_dpi "+UVM_TESTNAME=test0" 
# Start time: 16:53:43 on May 11,2025
# Loading C:/Users/Xypher/AppData/Local/Temp\Xypher@LAPTOP-BTLH03U0_dpi_20224\win64_gcc-14.2.0\export_tramp.dll
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.dut_if
# Loading work.uvm_pkg
# Loading work.my_sequence_pkg
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.my_agent_pkg
# Loading work.my_env_pkg
# Loading work.my_test_pkg
# Loading work.my_top
# Loading work.dut
# Loading work.dut_top
# Loading work.mhsa_acc_wrapper
# Loading work.mhsa_acc_top
# Loading work.linear
# Loading work.mm_systolic
# Loading work.qkmm
# Loading work.softmax
# Loading work.scale_core
# Loading work.attmm
# Loading work.connect
# Loading work.mem_x
# Loading work.mem_wq
# Loading work.mem_wk
# Loading work.mem_wv
# Loading work.pe
# Loading work.if_assertion
# Compiling C:/Users/Xypher/AppData/Local/Temp\Xypher@LAPTOP-BTLH03U0_dpi_20224\win64_gcc-14.2.0\exportwrapper.c
# Loading C:/Users/Xypher/AppData/Local/Temp\Xypher@LAPTOP-BTLH03U0_dpi_20224\win64_gcc-14.2.0\vsim_auto_compile.dll
# Loading D:/questasim/questa_sim/uvm-1.2/win64/uvm_dpi.dll
run -all
# UVM_INFO D:/questasim/questa_sim/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test test0...
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_test_pkg.sv(61) @ 0: uvm_test_top [my_test] ENV_CFG(s) set into config_db
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(441) @ 0: uvm_test_top.my_env_h[0] [my_env] AGENT_CFG(s) set into config_db
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(441) @ 0: uvm_test_top.my_env_h[1] [my_env] AGENT_CFG(s) set into config_db
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(441) @ 0: uvm_test_top.my_env_h[2] [my_env] AGENT_CFG(s) set into config_db
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(441) @ 0: uvm_test_top.my_env_h[3] [my_env] AGENT_CFG(s) set into config_db
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(323) @ 174105000: uvm_test_top.my_env_h[0].my_model_h [my_model] MHSA calculation completed
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(323) @ 208926000: uvm_test_top.my_env_h[1].my_model_h [my_model] MHSA calculation completed
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(323) @ 243747000: uvm_test_top.my_env_h[2].my_model_h [my_model] MHSA calculation completed
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_test_pkg.sv(135) @ 448065000: uvm_test_top [test0] acc compute finished!
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(368) @ 453185000: uvm_test_top.my_env_h[0].my_scoreboard_h [my_scoreboard] Check Passed!
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(369) @ 453185000: uvm_test_top.my_env_h[0].my_scoreboard_h [my_scoreboard] Total number of transactions: 512
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(370) @ 453185000: uvm_test_top.my_env_h[0].my_scoreboard_h [my_scoreboard] Number of wrong transactions: 0
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_test_pkg.sv(163) @ 537678000: uvm_test_top [test0] acc compute finished!
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(368) @ 543822000: uvm_test_top.my_env_h[1].my_scoreboard_h [my_scoreboard] Check Passed!
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(369) @ 543822000: uvm_test_top.my_env_h[1].my_scoreboard_h [my_scoreboard] Total number of transactions: 512
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(370) @ 543822000: uvm_test_top.my_env_h[1].my_scoreboard_h [my_scoreboard] Number of wrong transactions: 0
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_test_pkg.sv(192) @ 627291000: uvm_test_top [test0] acc compute finished!
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(368) @ 634459000: uvm_test_top.my_env_h[2].my_scoreboard_h [my_scoreboard] Check Passed!
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(369) @ 634459000: uvm_test_top.my_env_h[2].my_scoreboard_h [my_scoreboard] Total number of transactions: 512
# UVM_INFO C:\Users\Xypher\Desktop\master\SoC_design_method\project\MHSA_Accelerator_E203\uvm_mhsa\my_env_pkg.sv(370) @ 634459000: uvm_test_top.my_env_h[2].my_scoreboard_h [my_scoreboard] Number of wrong transactions: 0
# UVM_INFO D:/questasim/questa_sim/verilog_src/uvm-1.2/src/base/uvm_objection.svh(1271) @ 735445000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
###########################################
############    TEST PASSED    ############
###########################################
# UVM_INFO D:/questasim/questa_sim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 735445000: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   23
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [my_env]     4
# [my_model]     3
# [my_scoreboard]     9
# [my_test]     1
# [test0]     3
# 
# ** Note: $finish    : D:/questasim/questa_sim/verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 735445 ns  Iteration: 67  Instance: /my_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/questasim/questa_sim/verilog_src/uvm-1.2/src/base/uvm_root.svh line 517
coverage report -output ./uvm_mhsa/report/coverage_report.txt
# End time: 16:54:55 on May 11,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 1
