// Seed: 1558642810
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    output wor id_7,
    output supply1 id_8,
    output tri1 id_9
);
  wire id_11;
  assign id_7 = id_1;
  uwire [1 : 1] id_12 = 1, id_13 = -1;
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    inout  tri0 id_2,
    output wire id_3,
    output tri0 id_4,
    input  tri1 id_5,
    input  wor  id_6,
    input  wire id_7
);
  assign id_3 = 1;
  logic id_9;
  assign {1, -1 == -1} = id_1;
  final id_9 <= ~-1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_3,
      id_5,
      id_5,
      id_6,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
