##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_ENCODERS
		4.2::Critical Path Report for CLOCK_PWM
		4.3::Critical Path Report for CLOCK_PWM_1
		4.4::Critical Path Report for CLOCK_UART
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_PWM_1:R)
		5.6::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
		5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.8::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
		5.9::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
		5.10::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
		5.11::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
		5.12::Critical Path Report for (CLOCK_PWM_1:R vs. CLOCK_PWM_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_Ext_CP_Clk                | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)        | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_theACLK                   | N/A                   | Target: 2.18 MHz    | 
Clock: ADC_theACLK(fixed-function)   | N/A                   | Target: 2.18 MHz    | 
Clock: CLOCK_ENCODERS                | Frequency: 44.04 MHz  | Target: 0.20 MHz    | 
Clock: CLOCK_PWM                     | Frequency: 62.59 MHz  | Target: 2.00 MHz    | 
Clock: CLOCK_PWM_1                   | Frequency: 63.70 MHz  | Target: 0.00 MHz    | 
Clock: CLOCK_UART                    | Frequency: 52.21 MHz  | Target: 16.00 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 57.81 MHz  | Target: 48.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 48.00 MHz   | 
Clock: WATCHDOG_CLK                  | N/A                   | Target: 0.00 MHz    | 
Clock: WATCHDOG_CLK(fixed-function)  | N/A                   | Target: 0.00 MHz    | 
Clock: \ADC:DSM\/dec_clock           | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                   | Frequency: 49.29 MHz  | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_ENCODERS  CLOCK_ENCODERS  5e+006           4977919     2.5e+006         2488648     5e+006           4980894     N/A              N/A         
CLOCK_PWM       CLOCK_PWM       500000           484022      N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_PWM_1     CLOCK_PWM_1     2e+009           1999984302  N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_UART      CLOCK_UART      62500            43346       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CLOCK_ENCODERS  20833.3          3536        20833.3          11925       N/A              N/A         N/A              N/A         
CyBUS_CLK       CLOCK_PWM_1     20833.3          14252       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CLOCK_UART      20833.3          5432        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CyBUS_CLK       20833.3          5300        N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock     timer_clock     1e+006           979711      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
BOARD_LED(0)_PAD    30416         CyBUS_CLK:R       
BOARD_LED(0)_PAD    29464         CLOCK_PWM_1:R     
FTDI_ENABLE(0)_PAD  26050         CyBUS_CLK:R       
MOTOR_1A(0)_PAD     33471         CLOCK_PWM:R       
MOTOR_1A(0)_PAD     33349         CyBUS_CLK:R       
MOTOR_1B(0)_PAD     34877         CLOCK_PWM:R       
MOTOR_1B(0)_PAD     33754         CyBUS_CLK:R       
MOTOR_2A(0)_PAD     32301         CyBUS_CLK:R       
MOTOR_2A(0)_PAD     31506         CLOCK_PWM:R       
MOTOR_2B(0)_PAD     32236         CyBUS_CLK:R       
MOTOR_2B(0)_PAD     31434         CLOCK_PWM:R       
MOTOR_EN(0)_PAD     29197         CyBUS_CLK:R       
MOTOR_EN(1)_PAD     29259         CyBUS_CLK:R       
RS485_TX(0)_PAD     30505         CLOCK_UART:R      
RS_485_EN(0)_PAD    25266         CLOCK_UART:R      
Signal_1_A(0)_PAD   27221         CLOCK_ENCODERS:F  
Signal_1_B(0)_PAD   24334         CLOCK_ENCODERS:R  
USB_VDD(0)_PAD      25498         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_ENCODERS
********************************************
Clock: CLOCK_ENCODERS
Frequency: 44.04 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2488648p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                                   macrocell48     875    875  2488648  RISE       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   9007   9882  2488648  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1


===================================================================== 
4.2::Critical Path Report for CLOCK_PWM
***************************************
Clock: CLOCK_PWM
Frequency: 62.59 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 484022p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell24      875    875  484022  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   7043   7918  484022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CLOCK_PWM_1
*****************************************
Clock: CLOCK_PWM_1
Frequency: 63.70 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_BLINK:PWMUDB:runmode_enable\/q
Path End       : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1999984302p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLOCK_PWM_1:R#1 vs. CLOCK_PWM_1:R#2)   2000000000
- Setup time                                                -8060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:runmode_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                                   model name      delay     AT       slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ----------  ----  ------
\LED_BLINK:PWMUDB:runmode_enable\/q        macrocell60       875    875  1999984302  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell18   6763   7638  1999984302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell18      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CLOCK_UART
****************************************
Clock: CLOCK_UART
Frequency: 52.21 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 43346p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       59540

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16194
-------------------------------------   ----- 
End-of-path arrival time (ps)           16194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_1  macrocell6   10719  11594  43346  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell6    2345  13939  43346  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    2255  16194  43346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.81 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3536p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                              -8070
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9227
-------------------------------------   ---- 
End-of-path arrival time (ps)           9227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell12       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell12   1806   1806   3536  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell9      2785   4591   3536  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell9      2345   6936   3536  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2291   9227   3536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 49.29 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979711p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16729
-------------------------------------   ----- 
End-of-path arrival time (ps)           16729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   2919   7609  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   6800  14409  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  14409  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell13   2320  16729  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell14      0  16729  979711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 5300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     19734

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14434
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      6300   6300   5300  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   8134  14434   5300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 5432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12945
-------------------------------------   ----- 
End-of-path arrival time (ps)           12945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1040   1040   5432  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell45   6685   7725   5432  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell45   2345  10070   5432  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell36   2875  12945   5432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:R)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3536p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                              -8070
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9227
-------------------------------------   ---- 
End-of-path arrival time (ps)           9227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell12       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell12   1806   1806   3536  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell9      2785   4591   3536  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell9      2345   6936   3536  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2291   9227   3536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_1_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 11925p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_1_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Signal_1_C(0)_SYNC/out                             synccell        1040   1040  11925  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell6   3119   4159  11925  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_PWM_1:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_BLINK_EN:Sync:ctrl_reg\/control_0
Path End       : \LED_BLINK:PWMUDB:runmode_enable\/main_1
Capture Clock  : \LED_BLINK:PWMUDB:runmode_enable\/clock_0
Path slack     : 14252p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_1:R#2)   20833
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LED_BLINK_EN:Sync:ctrl_reg\/busclk                         controlcell18       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_BLINK_EN:Sync:ctrl_reg\/control_0    controlcell18   1806   1806  14252  RISE       1
\LED_BLINK:PWMUDB:runmode_enable\/main_1  macrocell60     2318   4124  14252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:runmode_enable\/clock_0                  macrocell60         0      0  RISE       1


5.6::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 43346p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       59540

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16194
-------------------------------------   ----- 
End-of-path arrival time (ps)           16194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_1  macrocell6   10719  11594  43346  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell6    2345  13939  43346  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    2255  16194  43346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979711p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16729
-------------------------------------   ----- 
End-of-path arrival time (ps)           16729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   2919   7609  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   6800  14409  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  14409  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell13   2320  16729  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell14      0  16729  979711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1


5.8::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
*********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4977919p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -8070
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4991930

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14011
-------------------------------------   ----- 
End-of-path arrival time (ps)           14011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                           macrocell48      875    875  4977919  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_2         macrocell12     7184   8059  4977919  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell12     2345  10404  4977919  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   3607  14011  4977919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1


5.9::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
*********************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2488648p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                                   macrocell48     875    875  2488648  RISE       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   9007   9882  2488648  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1


5.10::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
**********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4980894p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         14356
-------------------------------------   ------- 
End-of-path arrival time (ps)           2514356
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1

Data path
pin name                                           model name     delay       AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell8   5710  2505710  4980894  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell9   8646  2514356  4980894  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1


5.11::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 484022p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell24      875    875  484022  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   7043   7918  484022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1


5.12::Critical Path Report for (CLOCK_PWM_1:R vs. CLOCK_PWM_1:R)
****************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_BLINK:PWMUDB:runmode_enable\/q
Path End       : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1999984302p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLOCK_PWM_1:R#1 vs. CLOCK_PWM_1:R#2)   2000000000
- Setup time                                                -8060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:runmode_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                                   model name      delay     AT       slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ----------  ----  ------
\LED_BLINK:PWMUDB:runmode_enable\/q        macrocell60       875    875  1999984302  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell18   6763   7638  1999984302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell18      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3536p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                              -8070
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9227
-------------------------------------   ---- 
End-of-path arrival time (ps)           9227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell12       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell12   1806   1806   3536  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell9      2785   4591   3536  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell9      2345   6936   3536  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2291   9227   3536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 5300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     19734

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14434
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      6300   6300   5300  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   8134  14434   5300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 5432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12945
-------------------------------------   ----- 
End-of-path arrival time (ps)           12945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1040   1040   5432  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell45   6685   7725   5432  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell45   2345  10070   5432  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell36   2875  12945   5432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7563p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17183

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                          synccell        1040   1040   5432  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   8581   9621   7563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_break_detect\/main_10
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 9363p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9014
-------------------------------------   ---- 
End-of-path arrival time (ps)           9014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                        synccell      1040   1040   5432  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_10  macrocell41   7974   9014   9363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 10385p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7991
-------------------------------------   ---- 
End-of-path arrival time (ps)           7991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1040   1040   5432  RISE       1
\UART_RS485:BUART:rx_status_3\/main_5  macrocell40   6951   7991  10385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_last\/main_0
Capture Clock  : \UART_RS485:BUART:rx_last\/clock_0
Path slack     : 10915p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7461
-------------------------------------   ---- 
End-of-path arrival time (ps)           7461
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out               synccell      1040   1040   5432  RISE       1
\UART_RS485:BUART:rx_last\/main_0  macrocell42   6421   7461  10915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_last\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_1_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 11925p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_1_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Signal_1_C(0)_SYNC/out                             synccell        1040   1040  11925  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell6   3119   4159  11925  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/main_0
Capture Clock  : Net_5190_0/clock_0
Path slack     : 12592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  12592  RISE       1
Net_5190_0/main_0               macrocell51   4744   5784  12592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 12599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell50    875    875  12599  RISE       1
AMuxHw_Decoder_one_hot_3/main_0  macrocell57   4902   5777  12599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell57         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_Decoder_old_id_1/clock_0
Path slack     : 12619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                    macrocell50    875    875  12599  RISE       1
AMuxHw_Decoder_old_id_1/main_0  macrocell52   4882   5757  12619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell52         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : cy_srff_3/main_2
Capture Clock  : cy_srff_3/clock_0
Path slack     : 12814p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q      macrocell51    875    875  12814  RISE       1
cy_srff_3/main_2  macrocell59   4688   5563  12814  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/clk_en
Capture Clock  : Net_5190_0/clock_0
Path slack     : 12985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     19363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  12592  RISE       1
Net_5190_0/clk_en               macrocell51   5339   6379  12985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 13067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell53    875    875  13067  RISE       1
AMuxHw_Decoder_one_hot_2/main_3  macrocell56   4434   5309  13067  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell56         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 13123p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1040   1040   5432  RISE       1
\UART_RS485:BUART:rx_state_0\/main_10  macrocell33   4213   5253  13123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 13174p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell51    875    875  12814  RISE       1
AMuxHw_Decoder_one_hot_3/main_1  macrocell57   4327   5202  13174  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell57         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 13185p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                  synccell      1040   1040   5432  RISE       1
\UART_RS485:BUART:rx_state_1\/main_6  macrocell32   4151   5191  13185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 13195p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                    macrocell51    875    875  12814  RISE       1
AMuxHw_Decoder_old_id_0/main_0  macrocell53   4307   5182  13195  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell53         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 13198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell52    875    875  13198  RISE       1
AMuxHw_Decoder_one_hot_2/main_2  macrocell56   4304   5179  13198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell56         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 13342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell51    875    875  12814  RISE       1
AMuxHw_Decoder_one_hot_2/main_1  macrocell56   4159   5034  13342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell56         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : Net_5507/main_1
Capture Clock  : Net_5507/clock_0
Path slack     : 13360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell13   1806   1806  13360  RISE       1
Net_5507/main_1                    macrocell58     3211   5017  13360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 13674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell50    875    875  12599  RISE       1
AMuxHw_Decoder_one_hot_1/main_0  macrocell55   3827   4702  13674  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell55         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_0/main_1
Capture Clock  : Net_5190_0/clock_0
Path slack     : 13691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell50    875    875  12599  RISE       1
Net_5190_0/main_1  macrocell51   3810   4685  13691  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 13694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell50    875    875  12599  RISE       1
AMuxHw_Decoder_one_hot_0/main_0  macrocell54   3808   4683  13694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell54         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5507/q
Path End       : Net_5507/main_0
Capture Clock  : Net_5507/clock_0
Path slack     : 13707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5507/q       macrocell58    875    875  13707  RISE       1
Net_5507/main_0  macrocell58   3795   4670  13707  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_1/main_2
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell51    875    875  12814  RISE       1
Net_5190_1/main_2  macrocell50   3760   4635  13741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 13950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell52    875    875  13198  RISE       1
AMuxHw_Decoder_one_hot_0/main_2  macrocell54   3551   4426  13950  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell54         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : cy_srff_3/main_1
Capture Clock  : cy_srff_3/clock_0
Path slack     : 13984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q      macrocell50    875    875  12599  RISE       1
cy_srff_3/main_1  macrocell59   3517   4392  13984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 13985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell53    875    875  13067  RISE       1
AMuxHw_Decoder_one_hot_1/main_3  macrocell55   3516   4391  13985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell55         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 14094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell53    875    875  13067  RISE       1
AMuxHw_Decoder_one_hot_0/main_3  macrocell54   3407   4282  14094  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell54         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 14116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell52    875    875  13198  RISE       1
AMuxHw_Decoder_one_hot_1/main_2  macrocell55   3385   4260  14116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell55         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/main_0
Capture Clock  : Net_5190_1/clock_0
Path slack     : 14208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  12592  RISE       1
Net_5190_1/main_0               macrocell50   3129   4169  14208  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : cy_srff_3/main_0
Capture Clock  : cy_srff_3/clock_0
Path slack     : 14236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell13   1806   1806  13360  RISE       1
cy_srff_3/main_0                   macrocell59     2335   4141  14236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_FF:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 14244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_FF:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\RESET_FF:Sync:ctrl_reg\/control_0  controlcell9   1806   1806  14244  RISE       1
cy_srff_1/main_2                    macrocell49    2326   4132  14244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 14252p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell51    875    875  12814  RISE       1
AMuxHw_Decoder_one_hot_1/main_1  macrocell55   3250   4125  14252  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell55         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_BLINK_EN:Sync:ctrl_reg\/control_0
Path End       : \LED_BLINK:PWMUDB:runmode_enable\/main_1
Capture Clock  : \LED_BLINK:PWMUDB:runmode_enable\/clock_0
Path slack     : 14252p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_1:R#2)   20833
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LED_BLINK_EN:Sync:ctrl_reg\/busclk                         controlcell18       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_BLINK_EN:Sync:ctrl_reg\/control_0    controlcell18   1806   1806  14252  RISE       1
\LED_BLINK:PWMUDB:runmode_enable\/main_1  macrocell60     2318   4124  14252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:runmode_enable\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_0/main_2
Capture Clock  : Net_5190_0/clock_0
Path slack     : 14254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell51    875    875  12814  RISE       1
Net_5190_0/main_2  macrocell51   3248   4123  14254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 14256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell51    875    875  12814  RISE       1
AMuxHw_Decoder_one_hot_0/main_1  macrocell54   3245   4120  14256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell54         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5507/main_2
Capture Clock  : Net_5507/clock_0
Path slack     : 14359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  12592  RISE       1
Net_5507/main_2                 macrocell58   2977   4017  14359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 14868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell52    875    875  13198  RISE       1
AMuxHw_Decoder_one_hot_3/main_2  macrocell57   2633   3508  14868  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell57         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 14887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell53    875    875  13067  RISE       1
AMuxHw_Decoder_one_hot_3/main_3  macrocell57   2614   3489  14887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell57         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 14909p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3467
-------------------------------------   ---- 
End-of-path arrival time (ps)           3467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell50    875    875  12599  RISE       1
AMuxHw_Decoder_one_hot_2/main_0  macrocell56   2592   3467  14909  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell56         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_1/main_1
Capture Clock  : Net_5190_1/clock_0
Path slack     : 14912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3464
-------------------------------------   ---- 
End-of-path arrival time (ps)           3464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell50    875    875  12599  RISE       1
Net_5190_1/main_1  macrocell50   2589   3464  14912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 15019p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3357
-------------------------------------   ---- 
End-of-path arrival time (ps)           3357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1040   1040  15019  RISE       1
cy_srff_1/main_1              macrocell49   2317   3357  15019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_3/q
Path End       : cy_srff_3/main_3
Capture Clock  : cy_srff_3/clock_0
Path slack     : 15205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3171
-------------------------------------   ---- 
End-of-path arrival time (ps)           3171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_3/q       macrocell59    875    875  15205  RISE       1
cy_srff_3/main_3  macrocell59   2296   3171  15205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_0
Capture Clock  : cy_srff_1/clock_0
Path slack     : 15209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3167
-------------------------------------   ---- 
End-of-path arrival time (ps)           3167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell49    875    875  15209  RISE       1
cy_srff_1/main_0  macrocell49   2292   3167  15209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/clk_en
Capture Clock  : Net_5190_1/clock_0
Path slack     : 15217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     19363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  12592  RISE       1
Net_5190_1/clk_en               macrocell50   3106   4146  15217  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 16252p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Recovery time                                               0
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell12       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0       controlcell12   1806   1806   3536  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/reset  statusicell3    2776   4582  16252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 43346p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       59540

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16194
-------------------------------------   ----- 
End-of-path arrival time (ps)           16194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_1  macrocell6   10719  11594  43346  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell6    2345  13939  43346  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    2255  16194  43346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 43509p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -8060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       54440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10931
-------------------------------------   ----- 
End-of-path arrival time (ps)           10931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q                      macrocell30      875    875  43509  RISE       1
\UART_RS485:BUART:counter_load_not\/main_3           macrocell3      5462   6337  43509  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell3      2345   8682  43509  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2249  10931  43509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 45690p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12400
-------------------------------------   ----- 
End-of-path arrival time (ps)           12400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q                macrocell33      875    875  43346  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4  11525  12400  45690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 46735p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13308
-------------------------------------   ----- 
End-of-path arrival time (ps)           13308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q               macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_1  macrocell38  12433  13308  46735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell38         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RS485:BUART:sTX:TxSts\/clock
Path slack     : 46930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14471
-------------------------------------   ----- 
End-of-path arrival time (ps)           14471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3700   3700  46930  RISE       1
\UART_RS485:BUART:tx_status_0\/main_3                 macrocell4      5552   9252  46930  RISE       1
\UART_RS485:BUART:tx_status_0\/q                      macrocell4      2345  11597  46930  RISE       1
\UART_RS485:BUART:sTX:TxSts\/status_0                 statusicell1    2874  14471  46930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_load_fifo\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 47209p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14192
-------------------------------------   ----- 
End-of-path arrival time (ps)           14192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_load_fifo\/q      macrocell34     875    875  47209  RISE       1
\UART_RS485:BUART:rx_status_4\/main_0  macrocell7     6552   7427  47209  RISE       1
\UART_RS485:BUART:rx_status_4\/q       macrocell7     2345   9772  47209  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_4  statusicell2   4420  14192  47209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 47667p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12376
-------------------------------------   ----- 
End-of-path arrival time (ps)           12376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell36    875    875  47667  RISE       1
\UART_RS485:BUART:rx_state_1\/main_4  macrocell32  11501  12376  47667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 47669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12374
-------------------------------------   ----- 
End-of-path arrival time (ps)           12374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell36    875    875  47667  RISE       1
\UART_RS485:BUART:rx_state_0\/main_4  macrocell33  11499  12374  47669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 47919p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12124
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_state_2\/main_1  macrocell36  11249  12124  47919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 47943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12100
-------------------------------------   ----- 
End-of-path arrival time (ps)           12100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell37    875    875  46406  RISE       1
\UART_RS485:BUART:rx_status_3\/main_2  macrocell40  11225  12100  47943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 48072p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q          macrocell37      875    875  46406  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   9143  10018  48072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 48149p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell36    875    875  47667  RISE       1
\UART_RS485:BUART:rx_status_1\/main_4  macrocell39  11019  11894  48149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 48577p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11466
-------------------------------------   ----- 
End-of-path arrival time (ps)           11466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell36    875    875  47667  RISE       1
\UART_RS485:BUART:rx_status_3\/main_4  macrocell40  10591  11466  48577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 48740p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell37    875    875  46406  RISE       1
\UART_RS485:BUART:rx_status_1\/main_2  macrocell39  10428  11303  48740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 48805p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9285
-------------------------------------   ---- 
End-of-path arrival time (ps)           9285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q                macrocell32      875    875  46421  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   8410   9285  48805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_1
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 48881p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11162
-------------------------------------   ----- 
End-of-path arrival time (ps)           11162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_1  macrocell41  10287  11162  48881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 48925p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11118
-------------------------------------   ----- 
End-of-path arrival time (ps)           11118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell32    875    875  46421  RISE       1
\UART_RS485:BUART:rx_status_3\/main_0  macrocell40  10243  11118  48925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49125p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10918
-------------------------------------   ----- 
End-of-path arrival time (ps)           10918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell36    875    875  47667  RISE       1
\UART_RS485:BUART:rx_state_3\/main_4  macrocell35  10043  10918  49125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 49493p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q               macrocell36    875    875  47667  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_3  macrocell38   9675  10550  49493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell38         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 49640p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell37    875    875  46406  RISE       1
\UART_RS485:BUART:rx_state_1\/main_2   macrocell32   9528  10403  49640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49652p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10391
-------------------------------------   ----- 
End-of-path arrival time (ps)           10391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell37    875    875  46406  RISE       1
\UART_RS485:BUART:rx_state_3\/main_2   macrocell35   9516  10391  49652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 49656p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell37    875    875  46406  RISE       1
\UART_RS485:BUART:rx_state_0\/main_2   macrocell33   9512  10387  49656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 49842p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q               macrocell32    875    875  46421  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_0  macrocell38   9326  10201  49842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell38         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 50424p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9619
-------------------------------------   ---- 
End-of-path arrival time (ps)           9619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q         macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_1  macrocell34   8744   9619  50424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 50758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9285
-------------------------------------   ---- 
End-of-path arrival time (ps)           9285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_status_3\/main_1  macrocell40   8410   9285  50758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 50802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9241
-------------------------------------   ---- 
End-of-path arrival time (ps)           9241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell35    875    875  46619  RISE       1
\UART_RS485:BUART:rx_status_3\/main_3  macrocell40   8366   9241  50802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 50954p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9089
-------------------------------------   ---- 
End-of-path arrival time (ps)           9089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell35    875    875  46619  RISE       1
\UART_RS485:BUART:rx_state_2\/main_3  macrocell36   8214   9089  50954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_0
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 50969p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9074
-------------------------------------   ---- 
End-of-path arrival time (ps)           9074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell32    875    875  46421  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_0  macrocell41   8199   9074  50969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 51075p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8968
-------------------------------------   ---- 
End-of-path arrival time (ps)           8968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_status_1\/main_1  macrocell39   8093   8968  51075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_status_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 51080p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8963
-------------------------------------   ---- 
End-of-path arrival time (ps)           8963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  49134  RISE       1
\UART_RS485:BUART:rx_status_1\/main_6        macrocell39   7483   8963  51080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_status_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 51239p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8804
-------------------------------------   ---- 
End-of-path arrival time (ps)           8804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  49279  RISE       1
\UART_RS485:BUART:rx_status_1\/main_5        macrocell39   7324   8804  51239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 51578p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q      macrocell28    875    875  44607  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_0  macrocell31   7590   8465  51578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 51639p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8404
-------------------------------------   ---- 
End-of-path arrival time (ps)           8404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q   macrocell37    875    875  46406  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_2  macrocell34   7529   8404  51639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 51671p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8372
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q               macrocell35    875    875  46619  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_2  macrocell38   7497   8372  51671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell38         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 51742p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8301
-------------------------------------   ---- 
End-of-path arrival time (ps)           8301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell35    875    875  46619  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_3  macrocell41   7426   8301  51742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 51749p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3700   3700  46930  RISE       1
\UART_RS485:BUART:tx_state_0\/main_3                  macrocell29     4594   8294  51749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 51944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell32    875    875  46421  RISE       1
\UART_RS485:BUART:rx_state_2\/main_0  macrocell36   7224   8099  51944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 51970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_state_1\/main_1  macrocell32   7198   8073  51970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51991p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8052
-------------------------------------   ---- 
End-of-path arrival time (ps)           8052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  49134  RISE       1
\UART_RS485:BUART:rx_state_3\/main_6         macrocell35   6572   8052  51991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 51998p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8045
-------------------------------------   ---- 
End-of-path arrival time (ps)           8045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  49134  RISE       1
\UART_RS485:BUART:rx_state_0\/main_6         macrocell33   6565   8045  51998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_9
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52086p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7957
-------------------------------------   ---- 
End-of-path arrival time (ps)           7957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q   macrocell41    875    875  50296  RISE       1
\UART_RS485:BUART:rx_status_1\/main_9  macrocell39   7082   7957  52086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RS485:BUART:txn\/main_3
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52100p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7943
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   5100   5100  52100  RISE       1
\UART_RS485:BUART:txn\/main_3                macrocell27     2843   7943  52100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7903
-------------------------------------   ---- 
End-of-path arrival time (ps)           7903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  49279  RISE       1
\UART_RS485:BUART:rx_state_3\/main_5         macrocell35   6423   7903  52140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52149p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7894
-------------------------------------   ---- 
End-of-path arrival time (ps)           7894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  49279  RISE       1
\UART_RS485:BUART:rx_state_0\/main_5         macrocell33   6414   7894  52149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 52321p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7722
-------------------------------------   ---- 
End-of-path arrival time (ps)           7722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q      macrocell29    875    875  44349  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_1  macrocell31   6847   7722  52321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:txn\/main_2
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52325p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7718
-------------------------------------   ---- 
End-of-path arrival time (ps)           7718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell29    875    875  44349  RISE       1
\UART_RS485:BUART:txn\/main_2    macrocell27   6843   7718  52325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 52339p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell29    875    875  44349  RISE       1
\UART_RS485:BUART:tx_state_2\/main_1  macrocell30   6829   7704  52339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 52418p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell30    875    875  43509  RISE       1
\UART_RS485:BUART:tx_state_1\/main_3  macrocell28   6750   7625  52418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_status_1\/main_7
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52419p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7624
-------------------------------------   ---- 
End-of-path arrival time (ps)           7624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  48839  RISE       1
\UART_RS485:BUART:rx_status_1\/main_7        macrocell39   6144   7624  52419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 52421p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell30    875    875  43509  RISE       1
\UART_RS485:BUART:tx_state_0\/main_4  macrocell29   6747   7622  52421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:txn\/main_1
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52528p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell28    875    875  44607  RISE       1
\UART_RS485:BUART:txn\/main_1    macrocell27   6640   7515  52528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_status_1\/main_8
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52543p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7500
-------------------------------------   ---- 
End-of-path arrival time (ps)           7500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  50042  RISE       1
\UART_RS485:BUART:rx_status_1\/main_8        macrocell39   6020   7500  52543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 52562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell28    875    875  44607  RISE       1
\UART_RS485:BUART:tx_state_2\/main_0  macrocell30   6606   7481  52562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_4
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 52610p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell36    875    875  47667  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_4  macrocell41   6558   7433  52610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 52617p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    700    700  44914  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4783   5483  52617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_2
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 52642p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7401
-------------------------------------   ---- 
End-of-path arrival time (ps)           7401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q      macrocell37    875    875  46406  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_2  macrocell41   6526   7401  52642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 52645p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell37    875    875  46406  RISE       1
\UART_RS485:BUART:rx_state_2\/main_2   macrocell36   6523   7398  52645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52798p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q         macrocell35    875    875  46619  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_3  macrocell34   6370   7245  52798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52924p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q         macrocell36    875    875  47667  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_4  macrocell34   6244   7119  52924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : Net_6020/main_2
Capture Clock  : Net_6020/clock_0
Path slack     : 52946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell30    875    875  43509  RISE       1
Net_6020/main_2                  macrocell23   6222   7097  52946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 52985p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell41    875    875  50296  RISE       1
\UART_RS485:BUART:rx_state_1\/main_5  macrocell32   6183   7058  52985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53000p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell41    875    875  50296  RISE       1
\UART_RS485:BUART:rx_state_0\/main_9  macrocell33   6168   7043  53000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 53151p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell36    875    875  47667  RISE       1
\UART_RS485:BUART:rx_state_2\/main_4  macrocell36   6017   6892  53151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 53247p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                macrocell28      875    875  44607  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3978   4853  53247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 53261p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                macrocell29      875    875  44349  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3964   4839  53261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 53328p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  48839  RISE       1
\UART_RS485:BUART:rx_state_3\/main_7         macrocell35   5235   6715  53328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53328p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  48839  RISE       1
\UART_RS485:BUART:rx_state_0\/main_7         macrocell33   5235   6715  53328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_3\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 53450p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  50042  RISE       1
\UART_RS485:BUART:rx_state_3\/main_8         macrocell35   5113   6593  53450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53453p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  50042  RISE       1
\UART_RS485:BUART:rx_state_0\/main_8         macrocell33   5110   6590  53453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53487p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q         macrocell32    875    875  46421  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_0  macrocell34   5681   6556  53487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53494p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  48839  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_7       macrocell34   5069   6549  53494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 53659p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    700    700  44914  RISE       1
\UART_RS485:BUART:tx_state_2\/main_2               macrocell30     5684   6384  53659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 53698p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    700    700  44914  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_2                macrocell31     5645   6345  53698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 53702p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_state_3\/main_1  macrocell35   5466   6341  53702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_load_fifo\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 53707p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1350
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_load_fifo\/q            macrocell34      875    875  47209  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   6568   7443  53707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : Net_6020/main_1
Capture Clock  : Net_6020/clock_0
Path slack     : 53734p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell29    875    875  44349  RISE       1
Net_6020/main_1                  macrocell23   5434   6309  53734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 53735p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell29    875    875  44349  RISE       1
\UART_RS485:BUART:tx_state_0\/main_1  macrocell29   5433   6308  53735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 53750p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell29    875    875  44349  RISE       1
\UART_RS485:BUART:tx_state_1\/main_1  macrocell28   5418   6293  53750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53791p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  49134  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_6       macrocell34   4772   6252  53791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  49279  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_5       macrocell34   4616   6096  53947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54214p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell33    875    875  43346  RISE       1
\UART_RS485:BUART:rx_state_0\/main_1  macrocell33   4954   5829  54214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 54265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell28    875    875  44607  RISE       1
\UART_RS485:BUART:tx_state_0\/main_0  macrocell29   4903   5778  54265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_1\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 54412p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_1\/q       macrocell39     875    875  54412  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_1  statusicell2   6114   6989  54412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 55006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell35    875    875  46619  RISE       1
\UART_RS485:BUART:rx_status_1\/main_3  macrocell39   4162   5037  55006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55190p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell28    875    875  44607  RISE       1
\UART_RS485:BUART:tx_state_1\/main_0  macrocell28   3978   4853  55190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : Net_6020/main_0
Capture Clock  : Net_6020/clock_0
Path slack     : 55200p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell28    875    875  44607  RISE       1
Net_6020/main_0                  macrocell23   3968   4843  55200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 55280p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  50042  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_8       macrocell34   3283   4763  55280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55326p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell31    875    875  55326  RISE       1
\UART_RS485:BUART:tx_state_1\/main_5  macrocell28   3842   4717  55326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell31    875    875  55326  RISE       1
\UART_RS485:BUART:tx_state_0\/main_5  macrocell29   3831   4706  55337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 55348p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell32    875    875  46421  RISE       1
\UART_RS485:BUART:rx_status_1\/main_0  macrocell39   3820   4695  55348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55510p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    700    700  44914  RISE       1
\UART_RS485:BUART:tx_state_0\/main_2               macrocell29     3833   4533  55510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 55622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q      macrocell30    875    875  43509  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_3  macrocell31   3546   4421  55622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_break_detect\/main_7
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 55714p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  48839  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_7    macrocell41   2849   4329  55714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:txn\/main_4
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55734p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell30    875    875  43509  RISE       1
\UART_RS485:BUART:txn\/main_4    macrocell27   3434   4309  55734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55747p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell30    875    875  43509  RISE       1
\UART_RS485:BUART:tx_state_2\/main_3  macrocell30   3421   4296  55747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 55889p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell35    875    875  46619  RISE       1
\UART_RS485:BUART:rx_state_3\/main_3  macrocell35   3279   4154  55889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 55900p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell35    875    875  46619  RISE       1
\UART_RS485:BUART:rx_state_1\/main_3  macrocell32   3268   4143  55900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55905p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell35    875    875  46619  RISE       1
\UART_RS485:BUART:rx_state_0\/main_3  macrocell33   3263   4138  55905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_break_detect\/main_6
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 56007p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  49134  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_6    macrocell41   2556   4036  56007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 56037p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4006
-------------------------------------   ---- 
End-of-path arrival time (ps)           4006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    700    700  44914  RISE       1
\UART_RS485:BUART:tx_state_1\/main_2               macrocell28     3306   4006  56037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:txn\/main_5
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 56043p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    700    700  56043  RISE       1
\UART_RS485:BUART:txn\/main_5                      macrocell27     3300   4000  56043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 56061p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    700    700  56043  RISE       1
\UART_RS485:BUART:tx_state_2\/main_4               macrocell30     3282   3982  56061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 56084p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell32    875    875  46421  RISE       1
\UART_RS485:BUART:rx_state_1\/main_0  macrocell32   3084   3959  56084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 56086p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell32    875    875  46421  RISE       1
\UART_RS485:BUART:rx_state_0\/main_0  macrocell33   3082   3957  56086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 56236p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell32    875    875  46421  RISE       1
\UART_RS485:BUART:rx_state_3\/main_0  macrocell35   2932   3807  56236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56301p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1480   1480  56301  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_2   macrocell37   2262   3742  56301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3738
-------------------------------------   ---- 
End-of-path arrival time (ps)           3738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1480   1480  56305  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_1   macrocell37   2258   3738  56305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3737
-------------------------------------   ---- 
End-of-path arrival time (ps)           3737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1480   1480  56306  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_0   macrocell37   2257   3737  56306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_break_detect\/main_5
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 56310p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3733
-------------------------------------   ---- 
End-of-path arrival time (ps)           3733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  49279  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_5    macrocell41   2253   3733  56310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_break_detect\/main_8
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 56312p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3731
-------------------------------------   ---- 
End-of-path arrival time (ps)           3731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  50042  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_8    macrocell41   2251   3731  56312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:txn\/main_6
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 56364p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3679
-------------------------------------   ---- 
End-of-path arrival time (ps)           3679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q  macrocell31    875    875  55326  RISE       1
\UART_RS485:BUART:txn\/main_6   macrocell27   2804   3679  56364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:txn\/q
Path End       : \UART_RS485:BUART:txn\/main_0
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 56375p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3668
-------------------------------------   ---- 
End-of-path arrival time (ps)           3668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:txn\/q       macrocell27    875    875  56375  RISE       1
\UART_RS485:BUART:txn\/main_0  macrocell27   2793   3668  56375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 56392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell31    875    875  55326  RISE       1
\UART_RS485:BUART:tx_state_2\/main_5  macrocell30   2776   3651  56392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_9
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 56944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3099
-------------------------------------   ---- 
End-of-path arrival time (ps)           3099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q       macrocell41    875    875  50296  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_9  macrocell41   2224   3099  56944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 57090p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2953
-------------------------------------   ---- 
End-of-path arrival time (ps)           2953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    700    700  56043  RISE       1
\UART_RS485:BUART:tx_state_1\/main_4               macrocell28     2253   2953  57090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_3\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 57596p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_3\/q       macrocell40     875    875  57596  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_3  statusicell2   2930   3805  57596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 484022p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell24      875    875  484022  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   7043   7918  484022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 486955p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2700   2700  486955  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   4985  486955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_3012/main_0
Capture Clock  : Net_3012/clock_0
Path slack     : 489653p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell24    875    875  484022  RISE       1
Net_3012/main_0                       macrocell26   7015   7890  489653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3012/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_2993/main_0
Capture Clock  : Net_2993/clock_0
Path slack     : 489767p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell24    875    875  484022  RISE       1
Net_2993/main_0                       macrocell25   6901   7776  489767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2993/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2993/main_2
Capture Clock  : Net_2993/clock_0
Path slack     : 491270p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   3980   3980  491270  RISE       1
Net_2993/main_2                            macrocell25     2293   6273  491270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2993/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_2993/main_1
Capture Clock  : Net_2993/clock_0
Path slack     : 491702p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   3540   3540  491702  RISE       1
Net_2993/main_1                            macrocell25     2301   5841  491702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2993/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : Net_3012/main_1
Capture Clock  : Net_3012/clock_0
Path slack     : 491707p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   3520   3520  491707  RISE       1
Net_3012/main_1                            macrocell26     2316   5836  491707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3012/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_MOTORS:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_MOTORS:PWMUDB:runmode_enable\/clock_0
Path slack     : 492844p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1806   1806  492844  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/main_0      macrocell24    2893   4699  492844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979711p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16729
-------------------------------------   ----- 
End-of-path arrival time (ps)           16729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   2919   7609  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   6800  14409  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  14409  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell13   2320  16729  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell14      0  16729  979711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 982031p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14409
-------------------------------------   ----- 
End-of-path arrival time (ps)           14409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   2919   7609  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   6800  14409  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  14409  982031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 984192p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7748
-------------------------------------   ---- 
End-of-path arrival time (ps)           7748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell14   3058   7748  984192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 984312p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell13   2938   7628  984312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 984331p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7609
-------------------------------------   ---- 
End-of-path arrival time (ps)           7609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   2919   7609  984331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 984781p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell10       0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    1806   1806  982096  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell13   5353   7159  984781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 984783p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell10       0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    1806   1806  982096  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell14   5351   7157  984783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \MY_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986466p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1099
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12435
-------------------------------------   ----- 
End-of-path arrival time (ps)           12435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0       datapathcell12   1620   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell13      0   1620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0       datapathcell13   1000   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell14      0   2620  979711  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell14   2070   4690  979711  RISE       1
\MY_TIMER:TimerUDB:status_tc\/main_1         macrocell18      3074   7764  986466  RISE       1
\MY_TIMER:TimerUDB:status_tc\/q              macrocell18      2345  10109  986466  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2327  12435  986466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell6        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 986716p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell10       0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    1806   1806  982096  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell12   3418   5224  986716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2488648p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                                   macrocell48     875    875  2488648  RISE       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   9007   9882  2488648  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 2488648p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                          macrocell48     875    875  2488648  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/clk_en  statusicell4   9007   9882  2488648  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell4        0  2500000  FALL       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2488648p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell48      875    875  2488648  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell8   9007   9882  2488648  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2489576p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8954
-------------------------------------   ---- 
End-of-path arrival time (ps)           8954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell48      875    875  2488648  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell7   8079   8954  2489576  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2489577p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8953
-------------------------------------   ---- 
End-of-path arrival time (ps)           8953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell48      875    875  2488648  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell6   8078   8953  2489577  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2489931p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8599
-------------------------------------   ---- 
End-of-path arrival time (ps)           8599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell48      875    875  2488648  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell9   7724   8599  2489931  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2490148p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell48       875    875  2488648  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell15   7507   8382  2490148  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2490695p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell48       875    875  2488648  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell16   6960   7835  2490695  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2490920p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell48       875    875  2488648  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell10   6735   7610  2490920  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2492594p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                   macrocell48      875    875  2488648  RISE       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell11   5061   5936  2492594  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell11       0  2500000  FALL       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 2492594p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                          macrocell48     875    875  2488648  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/clk_en  statusicell7   5061   5936  2492594  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell7        0  2500000  FALL       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2492594p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell48       875    875  2488648  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell17   5061   5936  2492594  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2493522p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                                   macrocell48     875    875  2488648  RISE       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell5   4133   5008  2493522  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 2493522p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                          macrocell48     875    875  2488648  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/clk_en  statusicell5   4133   5008  2493522  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell5        0  2500000  FALL       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2493522p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell48       875    875  2488648  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell11   4133   5008  2493522  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:prevCompare\/q
Path End       : cydff_2/main_1
Capture Clock  : cydff_2/clock_0
Path slack     : 2493880p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:prevCompare\/q  macrocell46    875    875  2493880  RISE       1
cydff_2/main_1                          macrocell43   2788   3663  2493880  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:overflow_reg_i\/q
Path End       : cydff_2/main_0
Capture Clock  : cydff_2/clock_0
Path slack     : 2494060p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell44         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:overflow_reg_i\/q  macrocell44    875    875  2494060  RISE       1
cydff_2/main_0                             macrocell43   2608   3483  2494060  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4977919p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -8070
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4991930

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14011
-------------------------------------   ----- 
End-of-path arrival time (ps)           14011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                           macrocell48      875    875  4977919  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_2         macrocell12     7184   8059  4977919  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell12     2345  10404  4977919  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   3607  14011  4977919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4980894p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         14356
-------------------------------------   ------- 
End-of-path arrival time (ps)           2514356
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1

Data path
pin name                                           model name     delay       AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell8   5710  2505710  4980894  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell9   8646  2514356  4980894  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4984939p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         10311
-------------------------------------   ------- 
End-of-path arrival time (ps)           2510311
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1

Data path
pin name                                           model name      delay       AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell11   5710  2505710  4984939  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell15   4601  2510311  4984939  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 4985221p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         13680
-------------------------------------   ------- 
End-of-path arrival time (ps)           2513680
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell43     875  2500875  4985221  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/status_1  statusicell4  12805  2513680  4985221  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell4        0  2500000  FALL       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4986493p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         12207
-------------------------------------   ------- 
End-of-path arrival time (ps)           2512207
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell43      875  2500875  4985221  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell8  11332  2512207  4986493  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4987922p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   3520   3520  4987922  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/main_0            macrocell10     2789   6309  4987922  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/q                 macrocell10     2345   8654  4987922  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2326  10979  4987922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 4987996p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         10905
-------------------------------------   ------- 
End-of-path arrival time (ps)           2510905
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell43     875  2500875  4985221  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/status_1  statusicell5  10030  2510905  4987996  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell5        0  2500000  FALL       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4988106p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   3540   3540  4981154  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/main_0            macrocell11     2591   6131  4988106  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/q                 macrocell11     2345   8476  4988106  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2318  10795  4988106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4988311p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         10389
-------------------------------------   ------- 
End-of-path arrival time (ps)           2510389
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell43      875  2500875  4985221  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell7   9514  2510389  4988311  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4988312p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         10388
-------------------------------------   ------- 
End-of-path arrival time (ps)           2510388
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell43      875  2500875  4985221  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell6   9513  2510388  4988312  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4988363p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         10337
-------------------------------------   ------- 
End-of-path arrival time (ps)           2510337
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell43       875  2500875  4985221  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell11   9462  2510337  4988363  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4988885p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          9815
-------------------------------------   ------- 
End-of-path arrival time (ps)           2509815
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell43       875  2500875  4985221  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell10   8940  2509815  4988885  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4988912p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          6678
-------------------------------------   ------- 
End-of-path arrival time (ps)           2506678
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1806  2501806  4988912  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell6   4872  2506678  4988912  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4989037p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          9663
-------------------------------------   ------- 
End-of-path arrival time (ps)           2509663
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell43       875  2500875  4985221  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell15   8788  2509663  4989037  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4989039p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          9661
-------------------------------------   ------- 
End-of-path arrival time (ps)           2509661
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell43       875  2500875  4985221  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell16   8786  2509661  4989039  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 4989353p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          9548
-------------------------------------   ------- 
End-of-path arrival time (ps)           2509548
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell43     875  2500875  4985221  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/status_1  statusicell7   8673  2509548  4989353  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell7        0  2500000  FALL       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4989401p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          9299
-------------------------------------   ------- 
End-of-path arrival time (ps)           2509299
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell43      875  2500875  4985221  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell9   8424  2509299  4989401  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4989456p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          6134
-------------------------------------   ------- 
End-of-path arrival time (ps)           2506134
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1806  2501806  4988912  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell7   4328  2506134  4989456  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4989720p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8980
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508980
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell43         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell43       875  2500875  4985221  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell17   8105  2508980  4989720  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990409p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5181
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505181
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell11       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell11    1806  2501806  4990409  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell15   3375  2505181  4990409  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990411p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5179
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505179
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell11       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell11    1806  2501806  4990409  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell16   3373  2505179  4990411  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990430p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5160
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505160
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1806  2501806  4990430  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell9   3354  2505160  4990430  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990432p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5158
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505158
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     1806  2501806  4990430  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell10   3352  2505158  4990432  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \COUNTER_ENC:CounterUDB:count_stored_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:count_stored_i\/clock_0
Path slack     : 4990466p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_3376/q                                      macrocell48    875    875  4977919  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/main_0  macrocell47   6202   7077  4990466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/clock_0            macrocell47         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4990617p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2700   2700  4990617  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    5584   8284  4990617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4991173p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4417
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504417
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1806  2501806  4988912  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell8   2611  2504417  4991173  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:prevCompare\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:prevCompare\/clock_0
Path slack     : 4991244p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   3520   3520  4987922  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/main_0         macrocell46     2779   6299  4991244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell46         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 4991403p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   3540   3540  4981154  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0      macrocell44     2600   6140  4991403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell44         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4991484p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4106
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504106
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     1806  2501806  4990430  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell11   2300  2504106  4991484  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4991484p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4106
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504106
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell11       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell11    1806  2501806  4990409  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell17   2300  2504106  4991484  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell6   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell7      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell7   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell8      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell9    1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell10      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell10   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell11      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell15   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell16      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell16   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell17      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_BLINK:PWMUDB:runmode_enable\/q
Path End       : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1999984302p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLOCK_PWM_1:R#1 vs. CLOCK_PWM_1:R#2)   2000000000
- Setup time                                                -8060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:runmode_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                                   model name      delay     AT       slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ----------  ----  ------
\LED_BLINK:PWMUDB:runmode_enable\/q        macrocell60       875    875  1999984302  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell18   6763   7638  1999984302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell18      0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1999986926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLOCK_PWM_1:R#1 vs. CLOCK_PWM_1:R#2)   2000000000
- Setup time                                                -8060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell18      0      0  RISE       1

Data path
pin name                                   model name      delay     AT       slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ----------  ----  ------
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell18   2700   2700  1999986926  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell18   2314   5014  1999986926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell18      0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_3960/main_2
Capture Clock  : Net_3960/clock_0
Path slack     : 1999987439p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLOCK_PWM_1:R#1 vs. CLOCK_PWM_1:R#2)   2000000000
- Setup time                                                -2457
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10104
-------------------------------------   ----- 
End-of-path arrival time (ps)           10104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell18      0      0  RISE       1

Data path
pin name                                  model name      delay     AT       slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ----------  ----  ------
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell18   3980   3980  1999987439  RISE       1
Net_3960/main_2                           macrocell61      6124  10104  1999987439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_3960/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_BLINK:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \LED_BLINK:PWMUDB:runmode_enable\/main_0
Capture Clock  : \LED_BLINK:PWMUDB:runmode_enable\/clock_0
Path slack     : 1999987486p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLOCK_PWM_1:R#1 vs. CLOCK_PWM_1:R#2)   2000000000
- Setup time                                                -2457
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10057
-------------------------------------   ----- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:genblk1:ctrlreg\/clock                   controlcell16       0      0  RISE       1

Data path
pin name                                      model name     delay     AT       slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ----------  ----  ------
\LED_BLINK:PWMUDB:genblk1:ctrlreg\/control_7  controlcell16   1806   1806  1999987486  RISE       1
\LED_BLINK:PWMUDB:runmode_enable\/main_0      macrocell60     8251  10057  1999987486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:runmode_enable\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_BLINK:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_3960/main_1
Capture Clock  : Net_3960/clock_0
Path slack     : 1999987727p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLOCK_PWM_1:R#1 vs. CLOCK_PWM_1:R#2)   2000000000
- Setup time                                                -2457
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9816
-------------------------------------   ---- 
End-of-path arrival time (ps)           9816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell18      0      0  RISE       1

Data path
pin name                                  model name      delay     AT       slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ----------  ----  ------
\LED_BLINK:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell18   3540   3540  1999987727  RISE       1
Net_3960/main_1                           macrocell61      6276   9816  1999987727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_3960/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_BLINK:PWMUDB:runmode_enable\/q
Path End       : Net_3960/main_0
Capture Clock  : Net_3960/clock_0
Path slack     : 1999993239p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLOCK_PWM_1:R#1 vs. CLOCK_PWM_1:R#2)   2000000000
- Setup time                                                -2457
----------------------------------------------------   ---------- 
End-of-path required time (ps)                         1999997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\LED_BLINK:PWMUDB:runmode_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\LED_BLINK:PWMUDB:runmode_enable\/q  macrocell60    875    875  1999984302  RISE       1
Net_3960/main_0                      macrocell61   3429   4304  1999993239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_3960/clock_0                                           macrocell61         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

