INFO: Loaded existing interconnect file 'C:\JEONGHYUN\LAB\RFSOC_FRONTEND17\allegro\interconn.iml'
INFO: Loaded existing interconnect file 'c:\cadence\orcadx_24.1\share\pcb\signal\cds_interconn.iml'
INFO: Finished loading SigNoise interconnect libraries
