

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_VITIS_LOOP_56_5'
================================================================
* Date:           Thu Feb  1 06:40:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_5  |      153|      153|         5|          1|          1|   150|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      98|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      98|    146|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U11  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_124_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln57_1_fu_134_p2  |         +|   0|  0|  14|           9|           9|
    |add_ln57_2_fu_153_p2  |         +|   0|  0|  14|           9|           9|
    |icmp_ln56_fu_118_p2   |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  60|          35|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |MatC_BRAM_1_0_fu_48                  |   9|          2|   16|         32|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_sig_allocacmp_MatC_BRAM_1_0_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_k_1                 |   9|          2|    8|         16|
    |k_fu_52                              |   9|          2|    8|         16|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  54|         12|   50|        100|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |MatC_BRAM_1_0_fu_48               |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln56_reg_204                 |   1|   0|    1|          0|
    |k_fu_52                           |   8|   0|    8|          0|
    |icmp_ln56_reg_204                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  98|  32|   35|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|mul_ln57_1                |   in|    9|     ap_none|                            mul_ln57_1|        scalar|
|MatA_BRAM_address0        |  out|    9|   ap_memory|                             MatA_BRAM|         array|
|MatA_BRAM_ce0             |  out|    1|   ap_memory|                             MatA_BRAM|         array|
|MatA_BRAM_q0              |   in|   16|   ap_memory|                             MatA_BRAM|         array|
|zext_ln54                 |   in|    2|     ap_none|                             zext_ln54|        scalar|
|MatB_BRAM_address0        |  out|    9|   ap_memory|                             MatB_BRAM|         array|
|MatB_BRAM_ce0             |  out|    1|   ap_memory|                             MatB_BRAM|         array|
|MatB_BRAM_q0              |   in|   16|   ap_memory|                             MatB_BRAM|         array|
|MatC_BRAM_1_0_out         |  out|   16|      ap_vld|                     MatC_BRAM_1_0_out|       pointer|
|MatC_BRAM_1_0_out_ap_vld  |  out|    1|      ap_vld|                     MatC_BRAM_1_0_out|       pointer|
+--------------------------+-----+-----+------------+--------------------------------------+--------------+

