From 2f0bf1cb18d3a1af91f34dd34f712fa614da2a29 Mon Sep 17 00:00:00 2001
From: ckkim <changkon12@gmail.com>
Date: Fri, 8 Apr 2022 16:37:36 +0900
Subject: [PATCH] ODROID-N2L: Introduce new SBC board 'ODROID-N2L'

  N2L U-Boot build :
	# make odroidn2l_defconfig
	# make

Signed-off-by: ckkim <changkon12@gmail.com>
Signed-off-by: Dongjin Kim <tobetter@gmail.com>
Change-Id: I3448786ffa20aaf63b332375dbd7e08665ca4939
---
 .../cpu/armv8/g12b/firmware/scp_task/Makefile |   3 +
 board/amlogic/Kconfig                         |   9 +
 board/hardkernel/odroid-common/board.c        |  17 +-
 .../hardkernel/odroid-common/odroid-common.h  |   4 +-
 .../odroidn2/firmware/scp_task/pwr_ctrl.c     |   5 +
 board/hardkernel/odroidn2/firmware/timing.c   | 169 +++++++++++++++++-
 board/hardkernel/odroidn2/odroidn2.c          |  11 +-
 configs/odroidn2l_defconfig                   |   7 +
 fip/Makefile                                  |  12 ++
 include/configs/odroidn2.h                    |  14 ++
 10 files changed, 244 insertions(+), 7 deletions(-)
 create mode 100755 configs/odroidn2l_defconfig

diff --git a/arch/arm/cpu/armv8/g12b/firmware/scp_task/Makefile b/arch/arm/cpu/armv8/g12b/firmware/scp_task/Makefile
index 82f31b88bb..0ba7577e3f 100644
--- a/arch/arm/cpu/armv8/g12b/firmware/scp_task/Makefile
+++ b/arch/arm/cpu/armv8/g12b/firmware/scp_task/Makefile
@@ -48,6 +48,9 @@ DUMP_FLAGS = -D -x
 ifdef CONFIG_ODROID_COMMON
 CFLAGS += -DCONFIG_ODROID_COMMON
 endif
+ifdef CONFIG_ODROID_N2L
+CFLAGS += -DCONFIG_SYS_LED
+endif
 
 LDFLAGS=-Bstatic
 #LDFLAGS+=$(LD_LIB_PATH_ARM:%=-L%) -lm -lc -lgcc
diff --git a/board/amlogic/Kconfig b/board/amlogic/Kconfig
index cb3c109135..7d29549eb6 100644
--- a/board/amlogic/Kconfig
+++ b/board/amlogic/Kconfig
@@ -274,6 +274,11 @@ config ODROID_N2
 	select ODROID_COMMON
 	default n
 
+config ODROID_N2L
+	bool "Support Hardkernel ODROID-N2L board"
+	select ODROID_COMMON
+	default n
+
 config ODROID_C4
 	bool "Support Hardkernel ODROID-C4 board"
 	select ODROID_COMMON
@@ -550,6 +555,10 @@ if ODROID_N2
 source "board/hardkernel/odroidn2/Kconfig"
 endif
 
+if ODROID_N2L
+source "board/hardkernel/odroidn2/Kconfig"
+endif
+
 if ODROID_C4
 source "board/hardkernel/odroidc4/Kconfig"
 endif
diff --git a/board/hardkernel/odroid-common/board.c b/board/hardkernel/odroid-common/board.c
index 83906e0d82..cdf5ca6833 100644
--- a/board/hardkernel/odroid-common/board.c
+++ b/board/hardkernel/odroid-common/board.c
@@ -70,6 +70,13 @@ static unsigned int get_hw_revision(void)
 		/* ODROID-N2plus */
 		hwrev = BOARD_REVISION(2019, 11, 20);
 	}
+#elif defined(CONFIG_ODROID_N2L)
+	/* ODROID-N2lite rev_0.1 */
+	if (IS_RANGE(adc, 410, 430)) {		/* avg : 419 */
+		hwrev = BOARD_REVISION(2022, 2, 18);
+	} else {
+		hwrev = BOARD_REVISION(2022, 2, 18);
+	}
 #elif defined(CONFIG_ODROID_C4)
 	if (IS_RANGE(adc, 335, 345))		/* avg : 341 */
 		hwrev = BOARD_REVISION(2019, 11, 29);
@@ -101,11 +108,19 @@ void board_set_dtbfile(const char *format)
 	setenv("fdtfile", s);
 }
 
-#if defined(CONFIG_ODROID_N2)
+#if defined(CONFIG_ODROID_N2) || defined(CONFIG_ODROID_N2L)
 int board_is_odroidn2plus(void)
 {
 	return (board_revision() >= 0x20191120);
 }
+
+int board_is_odroidn2l(void)
+{
+	int hwrev = board_revision();
+
+	return ((hwrev >= BOARD_REVISION(2022, 2, 18)) ? 1 : 0);
+}
+
 #elif defined(CONFIG_ODROID_C4)
 int board_is_odroidc4(void)
 {
diff --git a/board/hardkernel/odroid-common/odroid-common.h b/board/hardkernel/odroid-common/odroid-common.h
index 5e0c692d2f..ea6f55ce0b 100644
--- a/board/hardkernel/odroid-common/odroid-common.h
+++ b/board/hardkernel/odroid-common/odroid-common.h
@@ -30,8 +30,10 @@ extern int get_adc_value(int channel);
 int board_revision(void);
 void board_set_dtbfile(const char *format);
 
-#if defined(CONFIG_ODROID_N2)
+#if defined(CONFIG_ODROID_N2) || defined(CONFIG_ODROID_N2L)
+int board_is_odroidn2(void);
 int board_is_odroidn2plus(void);
+int board_is_odroidn2l(void);
 #elif defined(CONFIG_ODROID_C4)
 int board_is_odroidc4(void);
 int board_is_odroidhc4(void);
diff --git a/board/hardkernel/odroidn2/firmware/scp_task/pwr_ctrl.c b/board/hardkernel/odroidn2/firmware/scp_task/pwr_ctrl.c
index 4ab8e25965..667e4305e7 100644
--- a/board/hardkernel/odroidn2/firmware/scp_task/pwr_ctrl.c
+++ b/board/hardkernel/odroidn2/firmware/scp_task/pwr_ctrl.c
@@ -80,6 +80,11 @@ static void power_off_at_24M(unsigned int suspend_from)
 		writel(readl(PREG_PAD_GPIO3_EN_N) ^ (1 << 8), PREG_PAD_GPIO3_EN_N);
 		writel(readl(PERIPHS_PIN_MUX_C) & (~(0xf)), PERIPHS_PIN_MUX_C);
 	}
+#ifdef CONFIG_SYS_LED
+	/*N2-Lite set gpioao_6 low to power off sys_led(red)*/
+	writel(readl(AO_GPIO_O) & (~(1 << 6)), AO_GPIO_O);
+	writel(readl(AO_GPIO_O_EN_N) & (~(1 << 6)), AO_GPIO_O_EN_N);
+#endif
 
 	/*set gpioao_4 low to power off vcck_a*/
 	writel(readl(AO_GPIO_O) & (~(1 << 4)), AO_GPIO_O);
diff --git a/board/hardkernel/odroidn2/firmware/timing.c b/board/hardkernel/odroidn2/firmware/timing.c
index 32cde1680b..0575854dff 100644
--- a/board/hardkernel/odroidn2/firmware/timing.c
+++ b/board/hardkernel/odroidn2/firmware/timing.c
@@ -73,9 +73,160 @@
 #define DDR_RFC_TYPE_LPDDR4_3Gbx1				10
 #define DDR_RFC_TYPE_LPDDR4_4Gbx1				11
 
-#define CONFIG_DDR4_DEFAULT_CLK		1320
+#define DDR4_DEFAULT_CLK	1320
+#define LPDDR4X_DEFAULT_CLK	1608
 
 ddr_set_t __ddr_setting[] __attribute__ ((section(".ddr_settings"))) = {
+#if defined(CONFIG_ODROID_N2L)
+{
+	/*odroid-n2-lite lpddr4x (8Gbitx2)x2(4GB) */
+	.board_id			= CONFIG_BOARD_ID_MASK,
+	.version			= 1,
+	.dram_rank_config		= CONFIG_DDR0_32BIT_RANK01_CH01,
+	.ddr_rfc_type			= DDR_RFC_TYPE_LPDDR4_8Gbx1,
+	.DramType			= CONFIG_DDR_TYPE_LPDDR4,
+	.DRAMFreq			= {LPDDR4X_DEFAULT_CLK, 0, 0, 0},
+	.ddr_base_addr			= CFG_DDR_BASE_ADDR,
+	.ddr_start_offset		= CFG_DDR_START_OFFSET,
+	//.imem_load_addr			= 0xFFFC0000, //sram
+	//.dmem_load_size			= 0x1000, //4K
+
+	.DisabledDbyte			= 0xf0,
+	.Is2Ttiming			= 0,
+	.HdtCtrl			= 0xa,
+	.dram_cs0_size_MB		= 0xffff,//1024,
+	.dram_cs1_size_MB		= 0xffff,//1024,
+	.training_SequenceCtrl		= {0x131f,0x61}, //ddr3 0x21f 0x31f
+	.phy_odt_config_rank		= {0x0,0x0}, //use 0x23 0x13  compatibility with 1rank and 2rank //targeting rank 0. [3:0] is used //for write ODT [7:4] is used for //read ODT
+	.dfi_odt_config			= 0,  //use 0d0d compatibility with 1rank and 2rank  //0808
+	.PllBypassEn			= 0, //bit0-ps0,bit1-ps1
+	.ddr_rdbi_wr_enable		= 0,
+	.clk_drv_ohm			= 40,
+	.cs_drv_ohm			= 40,
+	.ac_drv_ohm			= 40,
+	.soc_data_drv_ohm_p		= 40,
+	.soc_data_drv_ohm_n		= 40,
+	.soc_data_odt_ohm_p		= 40,
+	.soc_data_odt_ohm_n		= 40,	//4layer 40/60;
+	.dram_data_drv_ohm		= 40, //lpddr4 sdram only240/1-6
+	.dram_data_odt_ohm		= 60,
+	.dram_ac_odt_ohm		= 80,//120,// 120,  //take care if use lpddr4x ,rank0 and rank1 both will be enable on die ca odt
+	.lpddr4_dram_vout_voltage_1_3_2_5_setting = 1,///1, 1/3vddq     0 2/5 vddq
+	.soc_clk_slew_rate		= 0x3ff,//0x253,
+	.soc_cs_slew_rate		= 0x100,//0x253,
+	.soc_ac_slew_rate		= 0x100,//0x253,
+	.soc_data_slew_rate		= 0x1ff,
+	.vref_output_permil		= 250,// (5500/2*6)*130/100,// 260,//200,
+	.vref_receiver_permil		= 180,//(250*6/11)*110/100,
+	.vref_dram_permil		= 180,//300,//200,//(250*11/6),
+	//.vref_reverse			= 0,
+	.ac_trace_delay			= {00,0x0,0,0,0,0,0x0,00},
+	.ac_pinmux			= {00,00},
+	.ddr_dmc_remap			= {
+						[0] = ( 5 |  6 << 5 |  7 << 10 |  8 << 15 |  9 << 20 | 10 << 25 ),
+						[1] = ( 11|  0 << 5 |  0 << 10 | 15 << 15 | 16 << 20 | 17 << 25 ),
+						[2] = ( 18| 19 << 5 | 20 << 10 | 21 << 15 | 22 << 20 | 23 << 25 ),
+						[3] = ( 24| 25 << 5 | 26 << 10 | 27 << 15 | 28 << 20 | 29 << 25 ),
+						[4] = ( 30| 12 << 5 | 13 << 10 | 14 << 15 |  0 << 20 |  0 << 25 ),
+	},
+	.ddr_lpddr34_ca_remap		= {00,00},
+	.ddr_lpddr34_dq_remap		= {3,2,0,1,7,6,5,4, 10,9,14,11,8,12,13,15, 20,21,23,22,18,17,19,16, 28,26,25,24,31,30,27,29},
+	.dram_rtt_nom_wr_park		= {00,00},
+
+	/* pll ssc config:
+	 *
+	 *   pll_ssc_mode = (1<<20) | (1<<8) | ([strength] << 4) | [mode],
+	 *      ppm = strength * 500
+	 *      mode: 0=center, 1=up, 2=down
+	 *
+	 *   eg:
+	 *     1. config 1000ppm center ss. then mode=0, strength=2
+	 *        .pll_ssc_mode = (1<<20) | (1<<8) | (2 << 4) | 0,
+	 *     2. config 3000ppm down ss. then mode=2, strength=6
+	 *        .pll_ssc_mode = (1<<20) | (1<<8) | (6 << 4) | 2,
+	 */
+	.pll_ssc_mode		= (1<<20) | (1<<8) | (2<<4) | 0,//center_ssc_1000ppm
+	.ddr_func		= DDR_FUNC,
+	.magic			= DRAM_CFG_MAGIC,
+	.bitTimeControl_2d      = 1,
+	.fast_boot[0]			= 0,
+	.enable_lpddr4x_mode	= 1,
+},
+{
+	/*odroid-n2-lite lpddr4x 8Gbitx2(2GB) */
+	.board_id			= CONFIG_BOARD_ID_MASK,
+	.version			= 1,
+	.dram_rank_config		= CONFIG_DDR0_32BIT_RANK0_CH01,
+	.ddr_rfc_type			= DDR_RFC_TYPE_LPDDR4_8Gbx1,
+	.DramType			= CONFIG_DDR_TYPE_LPDDR4,
+	.DRAMFreq			= {LPDDR4X_DEFAULT_CLK, 0, 0, 0},
+	.ddr_base_addr			= CFG_DDR_BASE_ADDR,
+	.ddr_start_offset		= CFG_DDR_START_OFFSET,
+	//.imem_load_addr			= 0xFFFC0000, //sram
+	//.dmem_load_size			= 0x1000, //4K
+
+	.DisabledDbyte			= 0xf0,
+	.Is2Ttiming			= 0,
+	.HdtCtrl			= 0xa,
+	.dram_cs0_size_MB		= 0xffff,//1024,
+	.dram_cs1_size_MB		= 0x0,//0,
+	.training_SequenceCtrl		= {0x131f,0x61}, //ddr3 0x21f 0x31f
+	.phy_odt_config_rank	= {0x0,0x0}, //use 0x23 0x13  compatibility with 1rank and 2rank //targeting rank 0. [3:0] is used //for write ODT [7:4] is used for //read ODT
+	.dfi_odt_config			= 0,  //use 0d0d compatibility with 1rank and 2rank  //0808
+	.PllBypassEn			= 0, //bit0-ps0,bit1-ps1
+	.ddr_rdbi_wr_enable		= 0,
+	.clk_drv_ohm			= 40,
+	.cs_drv_ohm			= 40,
+	.ac_drv_ohm			= 40,
+	.soc_data_drv_ohm_p		= 40,
+	.soc_data_drv_ohm_n		= 40,
+	.soc_data_odt_ohm_p		= 40,
+	.soc_data_odt_ohm_n		= 40,	//4layer 40/60;
+	.dram_data_drv_ohm		= 40, //lpddr4 sdram only240/1-6
+	.dram_data_odt_ohm		= 60,
+	.dram_ac_odt_ohm		= 80,//120,// 120,  //take care if use lpddr4x ,rank0 and rank1 both will be enable on die ca odt
+	.lpddr4_dram_vout_voltage_1_3_2_5_setting = 1,///1, 1/3vddq     0 2/5 vddq
+	.soc_clk_slew_rate		= 0x3ff,//0x253,
+	.soc_cs_slew_rate		= 0x100,//0x253,
+	.soc_ac_slew_rate		= 0x100,//0x253,
+	.soc_data_slew_rate		= 0x1ff,
+	.vref_output_permil		= 250,// (5500/2*6)*130/100,// 260,//200,
+	.vref_receiver_permil	= 180,//(250*6/11)*110/100,
+	.vref_dram_permil		= 180,//300,//200,//(250*11/6),
+	//.vref_reverse			= 0,
+	.ac_trace_delay			= {00,0x0,0,0,0,0,0x0,00},
+	.ac_pinmux			= {00,00},
+	.ddr_dmc_remap			= {
+						[0] = ( 5 |  6 << 5 |  7 << 10 |  8<< 15 | 9<< 20 | 10 << 25 ),
+						[1] = ( 11|  0 << 5 |  0 << 10 | 15 << 15 | 16 << 20 | 17 << 25 ),
+						[2] = ( 18| 19 << 5 | 20 << 10 | 21 << 15 | 22 << 20 | 23 << 25 ),
+						[3] = ( 24| 25 << 5 | 26 << 10 | 27 << 15 | 28 << 20 | 29 << 25 ),
+						[4] = ( 30| 12 << 5 | 13 << 10 |  14<< 15 |  0 << 20 |  0 << 25 ),
+	},
+	.ddr_lpddr34_ca_remap	= {00,00},
+	.ddr_lpddr34_dq_remap	= {3,2,0,1,7,6,5,4, 10,9,14,11,8,12,13,15, 20,21,23,22,18,17,19,16, 28,26,25,24,31,30,27,29},
+	.dram_rtt_nom_wr_park	= {00,00},
+
+	/* pll ssc config:
+	 *
+	 *   pll_ssc_mode = (1<<20) | (1<<8) | ([strength] << 4) | [mode],
+	 *      ppm = strength * 500
+	 *      mode: 0=center, 1=up, 2=down
+	 *
+	 *   eg:
+	 *     1. config 1000ppm center ss. then mode=0, strength=2
+	 *        .pll_ssc_mode = (1<<20) | (1<<8) | (2 << 4) | 0,
+	 *     2. config 3000ppm down ss. then mode=2, strength=6
+	 *        .pll_ssc_mode = (1<<20) | (1<<8) | (6 << 4) | 2,
+	 */
+	.pll_ssc_mode		= (1<<20) | (1<<8) | (2<<4) | 0,//center_ssc_1000ppm
+	.ddr_func		= DDR_FUNC,
+	.magic			= DRAM_CFG_MAGIC,
+	.bitTimeControl_2d      = 1,
+	.fast_boot[0]			= 0,
+	.enable_lpddr4x_mode	= 1,
+},
+#else
 {
 	/* odroid-n2 ddr4 : (4Gbitx2)x2, (8Gbitx2)x2 */
 	.board_id			= CONFIG_BOARD_ID_MASK,
@@ -83,7 +234,7 @@ ddr_set_t __ddr_setting[] __attribute__ ((section(".ddr_settings"))) = {
 	.dram_rank_config		= CONFIG_DDR0_32BIT_RANK01_CH0, /* bus width 32bit, use cs0 cs1 */
 	.DramType			= CONFIG_DDR_TYPE_DDR4,
 	/* 912 (DDR4-1866) / 1056 (DDR4-2133) / 1200 (DDR4-2400)/ 1320 (DDR4-2666) */
-	.DRAMFreq			= {CONFIG_DDR4_DEFAULT_CLK, 0, 0, 0},
+	.DRAMFreq			= {DDR4_DEFAULT_CLK, 0, 0, 0},
 	.ddr_rfc_type			= DDR_RFC_TYPE_DDR4_2Gbx8,
 	.ddr_base_addr			= CFG_DDR_BASE_ADDR,
 	.ddr_start_offset		= CFG_DDR_START_OFFSET,
@@ -142,7 +293,7 @@ ddr_set_t __ddr_setting[] __attribute__ ((section(".ddr_settings"))) = {
 	.dram_rank_config		= CONFIG_DDR0_32BIT_RANK0_CH0, /* bus width 32bit, use cs0 only */
 	.DramType			= CONFIG_DDR_TYPE_DDR4,
 	/* 912 (DDR4-1866) / 1056 (DDR4-2133) / 1200 (DDR4-2400)/ 1320 (DDR4-2666) */
-	.DRAMFreq			= {CONFIG_DDR4_DEFAULT_CLK, 0, 0, 0},
+	.DRAMFreq			= {DDR4_DEFAULT_CLK, 0, 0, 0},
 	.ddr_rfc_type			= DDR_RFC_TYPE_DDR4_2Gbx8,
 	.ddr_base_addr			= CFG_DDR_BASE_ADDR,
 	.ddr_start_offset		= CFG_DDR_START_OFFSET,
@@ -194,6 +345,7 @@ ddr_set_t __ddr_setting[] __attribute__ ((section(".ddr_settings"))) = {
 	.magic				= DRAM_CFG_MAGIC,
 	.fast_boot[0]			= 1,
 },
+#endif
 };
 
 pll_set_t __pll_setting = {
@@ -270,6 +422,10 @@ ddr_reg_t __ddr_reg[] = {
 	#error "VCCK val out of range\n"
 #endif
 
+#if defined(CONFIG_ODROID_N2L)
+	#define VDDEE_VAL_REG0	0x0002000e
+	#define VDDEE_VAL_REG1	0x0002000e
+#else
 /* VDDEE_VAL_REG0: VDDEE PWM table  0.69v-0.862v*/
 /* VDDEE_VAL_REG1: VDDEE PWM table  0.69v-0.863v*/
 #if    (VDDEE_VAL == 800)
@@ -296,6 +452,7 @@ ddr_reg_t __ddr_reg[] = {
 #else
 	#error "VDDEE val out of range\n"
 #endif
+#endif
 
 /* for PWM use */
 /* PWM driver check http://scgit.amlogic.com:8080/#/c/38093/ */
@@ -342,9 +499,15 @@ bl2_reg_t __bl2_reg[] = {
 	/* Enable 5V_EN */
 	{GPIO_O_EN_N_REG3,    (1 << 8),                (1 << 8),     0, BL2_INIT_STAGE_1, 0},
 	{GPIO_O_REG3,         (1 << 8),                (1 << 8),   0, BL2_INIT_STAGE_1, 0},
+#if defined(CONFIG_ODROID_N2L)
+	/* Enable CPUA ,control by GPIOAO_4 */
+	{AO_GPIO_O_EN_N,    (0 << 4) | (0 << 6),       (0x5 << 4),     0, BL2_INIT_STAGE_1, 0},
+	{AO_GPIO_O,         (0x5 << 4),                (0x5 << 4),   0, BL2_INIT_STAGE_1, 0},
+#else
 	/* Enable CPUA ,control by GPIOAO_4 */
 	{AO_GPIO_O_EN_N,    (0 << 4),                (1 << 4),     0, BL2_INIT_STAGE_1, 0},
 	{AO_GPIO_O,         (1 << 4),                (1 << 4),   0, BL2_INIT_STAGE_1, 0},
+#endif
 	/* Enable VCCK */
 	{AO_SEC_REG0,         (1 << 0),                (1 << 0),     0, BL2_INIT_STAGE_1, 0},
 	{AO_GPIO_O,           (1 << 31),               (1 << 31),    0, BL2_INIT_STAGE_1, 0},
diff --git a/board/hardkernel/odroidn2/odroidn2.c b/board/hardkernel/odroidn2/odroidn2.c
index 8dc5c4f6f9..bc14209217 100644
--- a/board/hardkernel/odroidn2/odroidn2.c
+++ b/board/hardkernel/odroidn2/odroidn2.c
@@ -111,8 +111,10 @@ int board_eth_init(bd_t *bis)
 	dwmac_meson_cfg_drive_strength();
 	setup_net_chip_ext();
 #endif
+#if !defined(CONFIG_ODROID_N2L)
 	udelay(1000);
 	designware_initialize(ETH_BASE, PHY_INTERFACE_MODE_RMII);
+#endif
 	return 0;
 }
 
@@ -262,9 +264,10 @@ static void gpio_set_vbus_power(char is_power_on)
 {
 	int ret;
 
+#if !defined(CONFIG_ODROID_N2L)
 	/* USB Host power enable/disable */
 	usbhost_set_power(is_power_on);
-
+#endif
 	/* usb otg power enable */
 	ret = gpio_request(CONFIG_USB_GPIO_PWR,
 			CONFIG_USB_GPIO_PWR_NAME);
@@ -389,9 +392,13 @@ int board_late_init(void)
 	board_cvbs_probe();
 #endif
 
+#if defined(CONFIG_ODROID_N2L)
+	setenv("variant", board_is_odroidn2l() ? "l" : "");
+	board_set_dtbfile("meson64_odroidn2%s.dtb");
+#else
 	setenv("variant", board_is_odroidn2plus() ? "_plus" : "");
 	board_set_dtbfile("meson64_odroidn2%s.dtb");
-
+#endif
 	/* boot logo display - 1080p60hz */
 	run_command("showlogo 1080p60hz 1920 1080 boot-logo-1080.bmp.gz", 0);
 
diff --git a/configs/odroidn2l_defconfig b/configs/odroidn2l_defconfig
new file mode 100755
index 0000000000..9ee55e271e
--- /dev/null
+++ b/configs/odroidn2l_defconfig
@@ -0,0 +1,7 @@
+CONFIG_ARM=y
+CONFIG_TARGET_MESON_G12B=y
+CONFIG_ODROID_N2L=y
+CONFIG_DM=y
+CONFIG_DM_GPIO=y
+CONFIG_AML_GPIO=y
+CONFIG_OF_LIBFDT_OVERLAY=y
diff --git a/fip/Makefile b/fip/Makefile
index 7d76a6c3ed..3c79371b0c 100644
--- a/fip/Makefile
+++ b/fip/Makefile
@@ -169,6 +169,17 @@ else ifeq ($(CONFIG_RADXA_ZERO2),y)
 			--ddrfw8 $(buildsrc)/fip/$(SOC)/diag_lpddr4.fw \
 			--ddrfw9 $(buildsrc)/fip/$(SOC)/$(DDR_FW_NAME) \
 			--output $(FUSING_FOLDER)/u-boot.bin)
+else ifeq ($(CONFIG_ODROID_N2L),y)
+	$(call encrypt_step,--bootmk $(FIP_BL32_PROCESS) $(V3_PROCESS_FLAG) \
+			--bl2 $(buildtree)/fip/bl2.n.bin.sig \
+			--bl30 $(buildtree)/fip/bl30_new.bin.enc \
+			--bl31 $(buildtree)/fip/bl31.$(BL3X_SUFFIX).enc \
+			--bl33 $(buildtree)/fip/bl33.bin.enc \
+			--ddrfw1 $(buildsrc)/fip/$(SOC)/lpddr4_1d.fw \
+			--ddrfw2 $(buildsrc)/fip/$(SOC)/lpddr4_2d.fw \
+			--ddrfw4 $(buildsrc)/fip/$(SOC)/piei.fw \
+			--ddrfw8 $(buildsrc)/fip/$(SOC)/$(DDR_FW_NAME) \
+			--output $(FUSING_FOLDER)/u-boot.bin)
 else
 	$(call encrypt_step,--bootmk $(FIP_BL32_PROCESS) $(V3_PROCESS_FLAG) \
 		--bl2 $(buildtree)/fip/bl2.n.bin.sig \
@@ -181,6 +192,7 @@ else
 		--ddrfw8 $(buildsrc)/fip/$(SOC)/$(DDR_FW_NAME) \
 		--output $(FUSING_FOLDER)/u-boot.bin)
 endif
+
 ifeq ($(CONFIG_AML_CRYPTO_UBOOT),y)
 	$(call encrypt_step, --efsgen --amluserkey $(AML_USER_KEY) \
 			--output $(buildtree)/fip/u-boot.bin.encrypt.efuse $(V3_PROCESS_FLAG))
diff --git a/include/configs/odroidn2.h b/include/configs/odroidn2.h
index 56f56fd439..381593d0bb 100644
--- a/include/configs/odroidn2.h
+++ b/include/configs/odroidn2.h
@@ -19,4 +19,18 @@
 
 #include "odroid-g12-common.h"
 
+#if defined(CONFIG_CMD_USB)
+	/* USB OTG Power Enable */
+	#define CONFIG_USB_GPIO_PWR		GPIOEE(GPIOH_6)
+	#define CONFIG_USB_GPIO_PWR_NAME	"GPIOH_6"
+#endif
+
+#if defined(CONFIG_ODROID_N2L)
+#define CONFIG_ETHERNET_NONE
+#undef ETHERNET_EXTERNAL_PHY
+#undef ETHERNET_INTERNAL_PHY
+
+#undef CONFIG_AML_CVBS
+#endif
+
 #endif
-- 
2.34.1

