//
// Generated by NVIDIA LLVM Compiler 3.2
//

.version 2.2
.target sm_12, texmode_independent


.const .align 8 .b8 def___internal_i2opi_d[144] = {  0x08, 0x5D, 0x8D, 0x1F, 0xB1, 0x5F, 0xFB, 0x6B, 0xEA, 0x92, 0x52, 0x8A, 0xF7, 0x39, 0x07, 0x3D, 0x7B, 0xF1, 0xE5, 0xEB, 0xC7, 0xBA, 0x27, 0x75, 0x2D, 0xEA, 0x5F, 0x9E, 0x66, 0x3F, 0x46, 0x4F, 0xB7, 0x09, 0xCB, 0x27, 0xCF, 0x7E, 0x36, 0x6D, 0x1F, 0x6D, 0x0A, 0x5A, 0x8B, 0x11, 0x2F, 0xEF, 0x0F, 0x98, 0x05, 0xDE, 0xFF, 0x97, 0xF8, 0x1F, 0x3B, 0x28, 0xF9, 0xBD, 0x8B, 0x5F, 0x84, 0x9C, 0xF4, 0x39, 0x53, 0x83, 0x39, 0xD6, 0x91, 0x39, 0x41, 0x7E, 0x5F, 0xB4, 0x26, 0x70, 0x9C, 0xE9, 0x84, 0x44, 0xBB, 0x2E, 0xF5, 0x35, 0x82, 0xE8, 0x3E, 0xA7, 0x29, 0xB1, 0x1C, 0xEB, 0x1D, 0xFE, 0x1C, 0x92, 0xD1, 0x09, 0xEA, 0x2E, 0x49, 0x06, 0xE0, 0xD2, 0x4D, 0x42, 0x3A, 0x6E, 0x24, 0xB7, 0x61, 0xC5, 0xBB, 0xDE, 0xAB, 0x63, 0x51, 0xFE, 0x41, 0x90, 0x43, 0x3C, 0x99, 0x95, 0x62, 0xDB, 0xC0, 0xDD, 0x34, 0xF5, 0xD1, 0x57, 0x27, 0xFC, 0x29, 0x15, 0x44, 0x4E, 0x6E, 0x83, 0xF9, 0xA2 };
.const .align 4 .b8 def___GPU_i2opi_f[24] = {  0x41, 0x90, 0x43, 0x3C, 0x99, 0x95, 0x62, 0xDB, 0xC0, 0xDD, 0x34, 0xF5, 0xD1, 0x57, 0x27, 0xFC, 0x29, 0x15, 0x44, 0x4E, 0x6E, 0x83, 0xF9, 0xA2 };

.entry cl_orientation(
	.param .u32 .ptr .global .align 4 cl_orientation_param_0,
	.param .u32 .ptr .global .align 4 cl_orientation_param_1,
	.param .u32 .ptr .global .align 4 cl_orientation_param_2
)
{
	.reg .f32 	%f<57>;
	.reg .pred 	%p<16>;
	.reg .s32 	%r<50>;

_cl_orientation:
	mov.u32 	%r11, %tid.y;
	mov.u32 	%r12, %envreg4;
	add.s32 	%r13, %r11, %r12;
	mov.u32 	%r16, %ctaid.y;
	mov.u32 	%r17, %ntid.y;
	mad.lo.s32 	%r5, %r16, %r17, %r13;
	setp.lt.s32 	%p1, %r5, 1;
	@%p1 bra 	BB1_17;

BB1_1:
	mov.u32 	%r20, %envreg7;
	mul.lo.s32 	%r7, %r17, %r20;
	add.s32 	%r28, %r7, 4294967295;
	setp.ge.s32 	%p2, %r5, %r28;
	@%p2 bra 	BB1_17;

BB1_2:
	mov.u32 	%r14, %tid.z;
	mov.u32 	%r15, %envreg5;
	add.s32 	%r21, %r14, %r15;
	mov.u32 	%r24, %ntid.z;
	mov.u32 	%r25, %ctaid.z;
	mad.lo.s32 	%r6, %r25, %r24, %r21;
	setp.lt.s32 	%p3, %r6, 1;
	@%p3 bra 	BB1_17;

BB1_3:
	mov.u32 	%r23, %envreg8;
	mul.lo.s32 	%r8, %r24, %r23;
	add.s32 	%r29, %r8, 4294967295;
	setp.ge.s32 	%p4, %r6, %r29;
	@%p4 bra 	BB1_17;

BB1_4:
	mov.u32 	%r18, %tid.x;
	mov.u32 	%r19, %envreg3;
	add.s32 	%r22, %r18, %r19;
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r27, %ntid.x;
	mad.lo.s32 	%r4, %r26, %r27, %r22;
	ld.param.u32 	%r3, [cl_orientation_param_2];
	ld.param.u32 	%r2, [cl_orientation_param_1];
	ld.param.u32 	%r1, [cl_orientation_param_0];
	mad.lo.s32 	%r30, %r7, %r4, %r5;
	add.s32 	%r31, %r30, 4294967295;
	add.s32 	%r32, %r30, 1;
	mad.lo.s32 	%r9, %r8, %r30, %r6;
	mad.lo.s32 	%r33, %r8, %r31, %r6;
	mad.lo.s32 	%r34, %r8, %r32, %r6;
	shl.b32 	%r35, %r33, 2;
	shl.b32 	%r36, %r34, 2;
	shl.b32 	%r37, %r9, 2;
	add.s32 	%r38, %r37, %r1;
	add.s32 	%r39, %r1, %r35;
	add.s32 	%r40, %r1, %r36;
	ld.global.f32 	%f19, [%r38+4294967292];
	ld.global.f32 	%f20, [%r38+4];
	ld.global.f32 	%f21, [%r39];
	ld.global.f32 	%f22, [%r40];
	sub.rn.f32 	%f23, %f20, %f19;
	sub.rn.f32 	%f24, %f22, %f21;
	mul.rn.f32 	%f2, %f23, 0f3F000000;
	mul.rn.f32 	%f1, %f24, 0f3F000000;
	mul.rn.f32 	%f25, %f2, %f2;
	mul.rn.f32 	%f26, %f1, %f1;
	add.rn.f32 	%f27, %f25, %f26;
	abs.f32 	%f4, %f1;
	sqrt.approx.f32 	%f28, %f27;
	add.s32 	%r41, %r2, %r37;
	abs.f32 	%f3, %f2;
	st.global.f32 	[%r41], %f28;
	setp.neu.f32 	%p5, %f4, 0f00000000;
	@%p5 bra 	BB1_6;

BB1_5:
	setp.eq.f32 	%p6, %f3, 0f00000000;
	@%p6 bra 	BB1_15;

BB1_6:
	setp.neu.f32 	%p7, %f4, 0f7F800000;
	@%p7 bra 	BB1_8;

BB1_7:
	setp.eq.f32 	%p8, %f3, 0f7F800000;
	@%p8 bra 	BB1_14;

BB1_8:                                                      // %._crit_edge20
	setp.lt.f32 	%p9, %f3, %f4;
	selp.f32 	%f55, %f4, %f3, %p9;
	abs.f32 	%f29, %f55;
	selp.f32 	%f54, %f3, %f4, %p9;
	setp.gt.f32 	%p10, %f29, 0f7E800000;
	@%p10 bra 	BB1_9;
	bra.uni 	BB1_10;

BB1_9:
	mov.f32 	%f30, 0f3E800000;
	mul.rn.f32 	%f55, %f55, %f30;
	mul.rn.f32 	%f54, %f54, %f30;

BB1_10:                                                     // %__internal_accurate_fdividef.exit.i
	div.approx.f32 	%f31, %f54, %f55;
	mul.rn.f32 	%f32, %f31, %f31;
	mov.f32 	%f33, 0fBF52C7EA;
	mul.rn.f32 	%f34, %f32, %f33;
	add.rn.f32 	%f35, %f32, 0f41355DC0;
	add.rn.f32 	%f36, %f34, 0fC0B59883;
	mul.rn.f32 	%f37, %f35, %f32;
	mul.rn.f32 	%f38, %f36, %f32;
	add.rn.f32 	%f39, %f37, 0f41E6BD60;
	add.rn.f32 	%f40, %f38, 0fC0D21907;
	mul.rn.f32 	%f41, %f39, %f32;
	mul.rn.f32 	%f42, %f40, %f32;
	add.rn.f32 	%f43, %f41, 0f419D92C8;
	mov.f32 	%f44, 0f3F800000;
	mul.rn.f32 	%f45, %f42, %f31;
	div.full.f32 	%f46, %f44, %f43;
	mul.rn.f32 	%f47, %f45, %f46;
	add.rn.f32 	%f56, %f47, %f31;
	setp.gt.f32 	%p11, %f4, %f3;
	@%p11 bra 	BB1_11;
	bra.uni 	BB1_12;

BB1_11:
	mov.f32 	%f48, 0f3FC90FDB;
	sub.rn.f32 	%f56, %f48, %f56;

BB1_12:                                                     // %__internal_accurate_fdividef.exit.i._crit_edge
	setp.lt.f32 	%p12, %f2, 0f00000000;
	@%p12 bra 	BB1_13;
	bra.uni 	BB1_16;

BB1_13:
	mov.f32 	%f49, 0f40490FDB;
	sub.rn.f32 	%f56, %f49, %f56;
	bra.uni 	BB1_16;

BB1_14:
	mov.b32 	 %r42, %f2;
	setp.lt.s32 	%p13, %r42, 0;
	selp.f32 	%f56, 0f4016CBE4, 0f3F490FDB, %p13;
	bra.uni 	BB1_16;

BB1_15:
	mov.b32 	 %r43, %f2;
	setp.lt.s32 	%p14, %r43, 0;
	selp.f32 	%f56, 0f40490FDB, 0f00000000, %p14;

BB1_16:                                                     // %_Z5atan2ff.exit
	mov.b32 	 %r44, %f56;
	mov.b32 	 %r45, %f1;
	and.b32  	%r46, %r44, 2147483647;
	and.b32  	%r47, %r45, 2147483648;
	or.b32  	%r48, %r46, %r47;
	mov.b32 	 %f50, %r48;
	mul.rn.f32 	%f51, %f50, 0f43340000;
	shl.b32 	%r49, %r9, 2;
	div.full.f32 	%f18, %f51, 0f40490FDB;
	add.s32 	%r10, %r3, %r49;
	st.global.f32 	[%r10], %f18;
	setp.lt.f32 	%p15, %f18, 0f00000000;
	@%p15 bra 	BB1_18;

BB1_17:                                                     // %get_global_id.exit._crit_edge
	ret;

BB1_18:
	mov.f32 	%f52, 0f43B40000;
	sub.rn.f32 	%f53, %f52, %f18;
	st.global.f32 	[%r10], %f53;
	ret;
}
