// Seed: 1471792908
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input uwire id_2
);
  wire id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  tri0  id_7,
    input  uwire id_8,
    input  tri0  id_9,
    input  tri1  id_10,
    input  tri0  id_11,
    input  uwire id_12,
    output wire  id_13
);
  module_0(
      id_8, id_10, id_6
  );
  wire id_15;
endmodule
