// Seed: 4003285707
module module_0;
  wire id_1;
  assign module_2.type_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  xnor primCall (id_1, id_2, id_3, id_4, id_5);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1  id_0,
    output tri   id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  uwire id_4,
    output tri0  id_5
);
  wire id_7;
  nor primCall (id_0, id_2, id_3, id_4, id_7);
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7, id_8;
  assign id_6[1] = id_5;
  wire id_9;
  tri  id_10 = 1'b0;
  module_0 modCall_1 ();
endmodule
