// Seed: 2950379331
`define pp_5 0
`timescale 1ps / 1ps
`define pp_6 0
`define pp_7 0
`define pp_8 0
module module_0 ();
  assign id_0 = 1;
  logic id_1;
  assign id_1 = id_0;
  always @(posedge id_0);
  assign id_0 = 1;
  logic id_2;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4
);
  logic id_5;
endmodule
`default_nettype id_9 `timescale 1ps / 1ps
`define pp_10 0
`timescale 1ps / 1ps
`define pp_11 0
`define pp_12 0
`timescale 1ps / 1 ps
module module_2 (
    input id_0,
    output logic id_1,
    output id_2,
    input id_3,
    output id_4
);
  logic id_5;
endmodule
