<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>inference</TopModelName>
        <TargetClockPeriod>50.00</TargetClockPeriod>
        <ClockUncertainty>13.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>18.087</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>18</DSP>
            <FF>3622</FF>
            <LUT>4934</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_dout</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_empty_n</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_read</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_din</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_full_n</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_write</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_0_address0</name>
            <Object>conv_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_0_ce0</name>
            <Object>conv_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_0_q0</name>
            <Object>conv_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_1_address0</name>
            <Object>conv_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_1_ce0</name>
            <Object>conv_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_1_q0</name>
            <Object>conv_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_2_address0</name>
            <Object>conv_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_2_ce0</name>
            <Object>conv_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_2_q0</name>
            <Object>conv_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_3_address0</name>
            <Object>conv_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_3_ce0</name>
            <Object>conv_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_3_q0</name>
            <Object>conv_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_4_address0</name>
            <Object>conv_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_4_ce0</name>
            <Object>conv_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_4_q0</name>
            <Object>conv_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_5_address0</name>
            <Object>conv_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_5_ce0</name>
            <Object>conv_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_5_q0</name>
            <Object>conv_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_6_address0</name>
            <Object>conv_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_6_ce0</name>
            <Object>conv_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_6_q0</name>
            <Object>conv_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_7_address0</name>
            <Object>conv_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_7_ce0</name>
            <Object>conv_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_7_q0</name>
            <Object>conv_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_8_address0</name>
            <Object>conv_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_8_ce0</name>
            <Object>conv_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_8_q0</name>
            <Object>conv_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_9_address0</name>
            <Object>conv_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_9_ce0</name>
            <Object>conv_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_9_q0</name>
            <Object>conv_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_10_address0</name>
            <Object>conv_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_10_ce0</name>
            <Object>conv_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_10_q0</name>
            <Object>conv_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_11_address0</name>
            <Object>conv_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_11_ce0</name>
            <Object>conv_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_11_q0</name>
            <Object>conv_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_12_address0</name>
            <Object>conv_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_12_ce0</name>
            <Object>conv_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_12_q0</name>
            <Object>conv_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_13_address0</name>
            <Object>conv_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_13_ce0</name>
            <Object>conv_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_13_q0</name>
            <Object>conv_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_14_address0</name>
            <Object>conv_weights_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_14_ce0</name>
            <Object>conv_weights_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_14_q0</name>
            <Object>conv_weights_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_15_address0</name>
            <Object>conv_weights_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_15_ce0</name>
            <Object>conv_weights_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_weights_15_q0</name>
            <Object>conv_weights_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_0</name>
            <Object>conv_biases_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_1</name>
            <Object>conv_biases_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_2</name>
            <Object>conv_biases_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_3</name>
            <Object>conv_biases_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_4</name>
            <Object>conv_biases_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_5</name>
            <Object>conv_biases_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_6</name>
            <Object>conv_biases_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_7</name>
            <Object>conv_biases_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_8</name>
            <Object>conv_biases_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_9</name>
            <Object>conv_biases_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_10</name>
            <Object>conv_biases_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_11</name>
            <Object>conv_biases_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_12</name>
            <Object>conv_biases_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_13</name>
            <Object>conv_biases_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_14</name>
            <Object>conv_biases_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv_biases_15</name>
            <Object>conv_biases_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pool_size</name>
            <Object>pool_size</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pool_stride</name>
            <Object>pool_stride</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_0_address0</name>
            <Object>linear_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_0_ce0</name>
            <Object>linear_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_0_q0</name>
            <Object>linear_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_0_address1</name>
            <Object>linear_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_0_ce1</name>
            <Object>linear_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_0_q1</name>
            <Object>linear_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_1_address0</name>
            <Object>linear_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_1_ce0</name>
            <Object>linear_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_1_q0</name>
            <Object>linear_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_1_address1</name>
            <Object>linear_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_1_ce1</name>
            <Object>linear_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_1_q1</name>
            <Object>linear_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_2_address0</name>
            <Object>linear_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_2_ce0</name>
            <Object>linear_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_2_q0</name>
            <Object>linear_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_2_address1</name>
            <Object>linear_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_2_ce1</name>
            <Object>linear_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_2_q1</name>
            <Object>linear_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_3_address0</name>
            <Object>linear_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_3_ce0</name>
            <Object>linear_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_3_q0</name>
            <Object>linear_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_3_address1</name>
            <Object>linear_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_3_ce1</name>
            <Object>linear_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_3_q1</name>
            <Object>linear_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_4_address0</name>
            <Object>linear_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_4_ce0</name>
            <Object>linear_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_4_q0</name>
            <Object>linear_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_4_address1</name>
            <Object>linear_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_4_ce1</name>
            <Object>linear_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_4_q1</name>
            <Object>linear_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_5_address0</name>
            <Object>linear_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_5_ce0</name>
            <Object>linear_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_5_q0</name>
            <Object>linear_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_5_address1</name>
            <Object>linear_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_5_ce1</name>
            <Object>linear_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_5_q1</name>
            <Object>linear_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_6_address0</name>
            <Object>linear_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_6_ce0</name>
            <Object>linear_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_6_q0</name>
            <Object>linear_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_6_address1</name>
            <Object>linear_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_6_ce1</name>
            <Object>linear_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_6_q1</name>
            <Object>linear_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_7_address0</name>
            <Object>linear_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_7_ce0</name>
            <Object>linear_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_7_q0</name>
            <Object>linear_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_7_address1</name>
            <Object>linear_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_7_ce1</name>
            <Object>linear_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_7_q1</name>
            <Object>linear_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_8_address0</name>
            <Object>linear_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_8_ce0</name>
            <Object>linear_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_8_q0</name>
            <Object>linear_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_8_address1</name>
            <Object>linear_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_8_ce1</name>
            <Object>linear_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_8_q1</name>
            <Object>linear_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_9_address0</name>
            <Object>linear_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_9_ce0</name>
            <Object>linear_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_9_q0</name>
            <Object>linear_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_9_address1</name>
            <Object>linear_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_9_ce1</name>
            <Object>linear_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_9_q1</name>
            <Object>linear_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_10_address0</name>
            <Object>linear_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_10_ce0</name>
            <Object>linear_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_10_q0</name>
            <Object>linear_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_10_address1</name>
            <Object>linear_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_10_ce1</name>
            <Object>linear_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_10_q1</name>
            <Object>linear_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_11_address0</name>
            <Object>linear_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_11_ce0</name>
            <Object>linear_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_11_q0</name>
            <Object>linear_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_11_address1</name>
            <Object>linear_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_11_ce1</name>
            <Object>linear_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_11_q1</name>
            <Object>linear_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_12_address0</name>
            <Object>linear_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_12_ce0</name>
            <Object>linear_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_12_q0</name>
            <Object>linear_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_12_address1</name>
            <Object>linear_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_12_ce1</name>
            <Object>linear_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_12_q1</name>
            <Object>linear_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_13_address0</name>
            <Object>linear_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_13_ce0</name>
            <Object>linear_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_13_q0</name>
            <Object>linear_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_13_address1</name>
            <Object>linear_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_13_ce1</name>
            <Object>linear_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_13_q1</name>
            <Object>linear_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_14_address0</name>
            <Object>linear_weights_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_14_ce0</name>
            <Object>linear_weights_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_14_q0</name>
            <Object>linear_weights_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_14_address1</name>
            <Object>linear_weights_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_14_ce1</name>
            <Object>linear_weights_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_14_q1</name>
            <Object>linear_weights_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_15_address0</name>
            <Object>linear_weights_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_15_ce0</name>
            <Object>linear_weights_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_15_q0</name>
            <Object>linear_weights_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_15_address1</name>
            <Object>linear_weights_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_15_ce1</name>
            <Object>linear_weights_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_weights_15_q1</name>
            <Object>linear_weights_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_0</name>
            <Object>linear_biases_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_1</name>
            <Object>linear_biases_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_2</name>
            <Object>linear_biases_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_3</name>
            <Object>linear_biases_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_4</name>
            <Object>linear_biases_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_5</name>
            <Object>linear_biases_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_6</name>
            <Object>linear_biases_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_7</name>
            <Object>linear_biases_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_8</name>
            <Object>linear_biases_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_9</name>
            <Object>linear_biases_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_10</name>
            <Object>linear_biases_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_11</name>
            <Object>linear_biases_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_12</name>
            <Object>linear_biases_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_13</name>
            <Object>linear_biases_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_14</name>
            <Object>linear_biases_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>linear_biases_15</name>
            <Object>linear_biases_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>inference</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3_fu_394</InstName>
                    <ModuleName>inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>394</ID>
                    <BindInstances>add_ln22_fu_518_p2 add_ln22_1_fu_568_p2 add_ln23_fu_582_p2 add_ln27_fu_640_p2 mul_32s_16s_32_1_1_U3 sum_2_fu_794_p2 add_ln25_fu_652_p2 conv_output_din add_ln23_1_fu_693_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_inference_Pipeline_VITIS_LOOP_54_1_fu_449</InstName>
                    <ModuleName>inference_Pipeline_VITIS_LOOP_54_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>449</ID>
                    <BindInstances>sum_1_fu_126_p2 count_1_fu_132_p2 i_2_fu_105_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_inference_Pipeline_VITIS_LOOP_76_1_fu_457</InstName>
                    <ModuleName>inference_Pipeline_VITIS_LOOP_76_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>457</ID>
                    <BindInstances>add_ln76_fu_2809_p2 mac_muladd_16s_16s_16ns_16_4_1_U52 mul_mul_16s_16s_16_4_1_U49 mul_mul_16s_16s_16_4_1_U50 mac_muladd_16s_16s_16ns_16_4_1_U54 mul_mul_16s_16s_16_4_1_U51 mac_muladd_16s_16s_16ns_16_4_1_U56 mul_mul_16s_16s_16_4_1_U53 mac_muladd_16s_16s_16ns_16_4_1_U58 mul_mul_16s_16s_16_4_1_U55 mac_muladd_16s_16s_16ns_16_4_1_U60 mul_mul_16s_16s_16_4_1_U57 mac_muladd_16s_16s_16ns_16_4_1_U61 mul_mul_16s_16s_16_4_1_U59 mac_muladd_16s_16s_16ns_16_4_1_U63 mul_mul_16s_16s_16_4_1_U62 mac_muladd_16s_16s_16ns_16_4_1_U64 mac_muladd_16s_16s_16ns_16_4_1_U52 mac_muladd_16s_16s_16ns_16_4_1_U54 mac_muladd_16s_16s_16ns_16_4_1_U56 mac_muladd_16s_16s_16ns_16_4_1_U58 add_ln79_5_fu_2930_p2 mac_muladd_16s_16s_16ns_16_4_1_U60 mac_muladd_16s_16s_16ns_16_4_1_U61 mac_muladd_16s_16s_16ns_16_4_1_U63 mac_muladd_16s_16s_16ns_16_4_1_U64 add_ln79_12_fu_2944_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv_output_fifo_U pool_output_fifo_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3</Name>
            <Loops>
                <VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>18.087</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35840003</Best-caseLatency>
                    <Average-caseLatency>35840003</Average-caseLatency>
                    <Worst-caseLatency>35840003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.792 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.792 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.792 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35840003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3>
                        <Name>VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3</Name>
                        <TripCount>35840000</TripCount>
                        <Latency>35840001</Latency>
                        <AbsoluteTimeLatency>1.792 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>147</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>593</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_518_p2" SOURCE="HLS_CNN.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_568_p2" SOURCE="HLS_CNN.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_582_p2" SOURCE="HLS_CNN.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_640_p2" SOURCE="HLS_CNN.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16s_32_1_1_U3" SOURCE="HLS_CNN.cpp:28" URAM="0" VARIABLE="mul_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3" OPTYPE="add" PRAGMA="" RTLNAME="sum_2_fu_794_p2" SOURCE="HLS_CNN.cpp:28" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_652_p2" SOURCE="HLS_CNN.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3" OPTYPE="add" PRAGMA="" RTLNAME="conv_output_din" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:260" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_693_p2" SOURCE="HLS_CNN.cpp:23" URAM="0" VARIABLE="add_ln23_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inference_Pipeline_VITIS_LOOP_54_1</Name>
            <Loops>
                <VITIS_LOOP_54_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>10.522</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_1>
                        <Name>VITIS_LOOP_54_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>37</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_54_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2548</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2001</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_1_fu_126_p2" SOURCE="HLS_CNN.cpp:55" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="count_1_fu_132_p2" SOURCE="HLS_CNN.cpp:56" URAM="0" VARIABLE="count_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_105_p2" SOURCE="HLS_CNN.cpp:54" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inference_Pipeline_VITIS_LOOP_76_1</Name>
            <Loops>
                <VITIS_LOOP_76_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>15.460</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_1>
                        <Name>VITIS_LOOP_76_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>13.150 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>654</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2059</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_2809_p2" SOURCE="HLS_CNN.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U52" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_16_4_1_U49" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_16_4_1_U50" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U54" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_16_4_1_U51" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U56" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_16_4_1_U53" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U58" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_16_4_1_U55" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U60" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_16_4_1_U57" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U61" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_16_4_1_U59" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U63" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_16_4_1_U62" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U64" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="mul_ln79_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U52" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U54" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="add_ln79_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U56" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="add_ln79_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U58" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="add_ln79_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_5_fu_2930_p2" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="add_ln79_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U60" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="add_ln79_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U61" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="add_ln79_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U63" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="add_ln79_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U64" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="add_ln79_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_12_fu_2944_p2" SOURCE="HLS_CNN.cpp:79" URAM="0" VARIABLE="add_ln79_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>inference</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>18.087</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>3622</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4934</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_output_fifo_U" SOURCE="HLS_CNN.cpp:97" URAM="0" VARIABLE="conv_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_output_fifo_U" SOURCE="HLS_CNN.cpp:98" URAM="0" VARIABLE="pool_output"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="input_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="stream&lt;ap_int&lt;16&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="output_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv_weights" index="2" direction="in" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv_weights_0_address0" name="conv_weights_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_0_ce0" name="conv_weights_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_0_q0" name="conv_weights_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_1_address0" name="conv_weights_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_1_ce0" name="conv_weights_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_1_q0" name="conv_weights_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_2_address0" name="conv_weights_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_2_ce0" name="conv_weights_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_2_q0" name="conv_weights_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_3_address0" name="conv_weights_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_3_ce0" name="conv_weights_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_3_q0" name="conv_weights_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_4_address0" name="conv_weights_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_4_ce0" name="conv_weights_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_4_q0" name="conv_weights_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_5_address0" name="conv_weights_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_5_ce0" name="conv_weights_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_5_q0" name="conv_weights_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_6_address0" name="conv_weights_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_6_ce0" name="conv_weights_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_6_q0" name="conv_weights_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_7_address0" name="conv_weights_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_7_ce0" name="conv_weights_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_7_q0" name="conv_weights_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_8_address0" name="conv_weights_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_8_ce0" name="conv_weights_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_8_q0" name="conv_weights_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_9_address0" name="conv_weights_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_9_ce0" name="conv_weights_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_9_q0" name="conv_weights_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_10_address0" name="conv_weights_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_10_ce0" name="conv_weights_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_10_q0" name="conv_weights_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_11_address0" name="conv_weights_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_11_ce0" name="conv_weights_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_11_q0" name="conv_weights_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_12_address0" name="conv_weights_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_12_ce0" name="conv_weights_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_12_q0" name="conv_weights_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_13_address0" name="conv_weights_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_13_ce0" name="conv_weights_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_13_q0" name="conv_weights_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_14_address0" name="conv_weights_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_14_ce0" name="conv_weights_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_14_q0" name="conv_weights_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_weights_15_address0" name="conv_weights_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv_weights_15_ce0" name="conv_weights_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv_weights_15_q0" name="conv_weights_15_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv_biases" index="3" direction="in" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv_biases_0" name="conv_biases_0" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_1" name="conv_biases_1" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_2" name="conv_biases_2" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_3" name="conv_biases_3" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_4" name="conv_biases_4" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_5" name="conv_biases_5" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_6" name="conv_biases_6" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_7" name="conv_biases_7" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_8" name="conv_biases_8" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_9" name="conv_biases_9" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_10" name="conv_biases_10" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_11" name="conv_biases_11" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_12" name="conv_biases_12" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_13" name="conv_biases_13" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_14" name="conv_biases_14" usage="data" direction="in"/>
                <hwRef type="port" interface="conv_biases_15" name="conv_biases_15" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pool_size" index="4" direction="in" srcType="int const " srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="pool_size" name="pool_size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pool_stride" index="5" direction="in" srcType="int const " srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="pool_stride" name="pool_stride" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="linear_weights" index="6" direction="in" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="linear_weights_0_address0" name="linear_weights_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_0_ce0" name="linear_weights_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_0_q0" name="linear_weights_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_0_address1" name="linear_weights_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_0_ce1" name="linear_weights_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_0_q1" name="linear_weights_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_1_address0" name="linear_weights_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_1_ce0" name="linear_weights_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_1_q0" name="linear_weights_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_1_address1" name="linear_weights_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_1_ce1" name="linear_weights_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_1_q1" name="linear_weights_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_2_address0" name="linear_weights_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_2_ce0" name="linear_weights_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_2_q0" name="linear_weights_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_2_address1" name="linear_weights_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_2_ce1" name="linear_weights_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_2_q1" name="linear_weights_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_3_address0" name="linear_weights_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_3_ce0" name="linear_weights_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_3_q0" name="linear_weights_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_3_address1" name="linear_weights_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_3_ce1" name="linear_weights_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_3_q1" name="linear_weights_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_4_address0" name="linear_weights_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_4_ce0" name="linear_weights_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_4_q0" name="linear_weights_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_4_address1" name="linear_weights_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_4_ce1" name="linear_weights_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_4_q1" name="linear_weights_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_5_address0" name="linear_weights_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_5_ce0" name="linear_weights_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_5_q0" name="linear_weights_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_5_address1" name="linear_weights_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_5_ce1" name="linear_weights_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_5_q1" name="linear_weights_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_6_address0" name="linear_weights_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_6_ce0" name="linear_weights_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_6_q0" name="linear_weights_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_6_address1" name="linear_weights_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_6_ce1" name="linear_weights_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_6_q1" name="linear_weights_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_7_address0" name="linear_weights_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_7_ce0" name="linear_weights_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_7_q0" name="linear_weights_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_7_address1" name="linear_weights_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_7_ce1" name="linear_weights_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_7_q1" name="linear_weights_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_8_address0" name="linear_weights_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_8_ce0" name="linear_weights_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_8_q0" name="linear_weights_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_8_address1" name="linear_weights_8_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_8_ce1" name="linear_weights_8_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_8_q1" name="linear_weights_8_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_9_address0" name="linear_weights_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_9_ce0" name="linear_weights_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_9_q0" name="linear_weights_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_9_address1" name="linear_weights_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_9_ce1" name="linear_weights_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_9_q1" name="linear_weights_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_10_address0" name="linear_weights_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_10_ce0" name="linear_weights_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_10_q0" name="linear_weights_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_10_address1" name="linear_weights_10_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_10_ce1" name="linear_weights_10_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_10_q1" name="linear_weights_10_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_11_address0" name="linear_weights_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_11_ce0" name="linear_weights_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_11_q0" name="linear_weights_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_11_address1" name="linear_weights_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_11_ce1" name="linear_weights_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_11_q1" name="linear_weights_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_12_address0" name="linear_weights_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_12_ce0" name="linear_weights_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_12_q0" name="linear_weights_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_12_address1" name="linear_weights_12_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_12_ce1" name="linear_weights_12_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_12_q1" name="linear_weights_12_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_13_address0" name="linear_weights_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_13_ce0" name="linear_weights_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_13_q0" name="linear_weights_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_13_address1" name="linear_weights_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_13_ce1" name="linear_weights_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_13_q1" name="linear_weights_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_14_address0" name="linear_weights_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_14_ce0" name="linear_weights_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_14_q0" name="linear_weights_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_14_address1" name="linear_weights_14_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_14_ce1" name="linear_weights_14_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_14_q1" name="linear_weights_14_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_15_address0" name="linear_weights_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_15_ce0" name="linear_weights_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_15_q0" name="linear_weights_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_weights_15_address1" name="linear_weights_15_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="linear_weights_15_ce1" name="linear_weights_15_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="linear_weights_15_q1" name="linear_weights_15_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="linear_biases" index="7" direction="in" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="linear_biases_0" name="linear_biases_0" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_1" name="linear_biases_1" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_2" name="linear_biases_2" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_3" name="linear_biases_3" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_4" name="linear_biases_4" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_5" name="linear_biases_5" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_6" name="linear_biases_6" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_7" name="linear_biases_7" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_8" name="linear_biases_8" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_9" name="linear_biases_9" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_10" name="linear_biases_10" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_11" name="linear_biases_11" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_12" name="linear_biases_12" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_13" name="linear_biases_13" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_14" name="linear_biases_14" usage="data" direction="in"/>
                <hwRef type="port" interface="linear_biases_15" name="linear_biases_15" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="16" portPrefix="input_r_">
            <portMaps>
                <portMap portMapName="input_r_dout">RD_DATA</portMap>
                <portMap portMapName="input_r_empty_n">EMPTY_N</portMap>
                <portMap portMapName="input_r_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>input_r_dout</port>
                <port>input_r_empty_n</port>
                <port>input_r_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="16" portPrefix="output_r_">
            <portMaps>
                <portMap portMapName="output_r_din">WR_DATA</portMap>
                <portMap portMapName="output_r_full_n">FULL_N</portMap>
                <portMap portMapName="output_r_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>output_r_din</port>
                <port>output_r_full_n</port>
                <port>output_r_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="conv_weights_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_weights_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_weights_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_weights_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_5" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_6" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_7" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_8" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_9" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_10" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_10">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_10</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_11" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_11">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_12" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_12">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_13" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_13">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_14" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_14">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_14</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv_biases_15" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv_biases_15">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv_biases_15</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pool_size" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="pool_size">DATA</portMap>
            </portMaps>
            <ports>
                <port>pool_size</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="pool_size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pool_stride" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="pool_stride">DATA</portMap>
            </portMaps>
            <ports>
                <port>pool_stride</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="pool_stride"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_8_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_8_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_8_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_8_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_8_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_8_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_10_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_10_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_10_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_10_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_10_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_10_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_12_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_12_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_12_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_12_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_12_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_12_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_14_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_14_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_14_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_14_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_14_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_14_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_15_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="linear_weights_15_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_15_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_weights_15_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_weights_15_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_weights_15_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="linear_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_5" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_6" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_7" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_8" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_9" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_10" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_10">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_10</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_11" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_11">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_12" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_12">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_13" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_13">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_14" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_14">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_14</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="linear_biases_15" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="linear_biases_15">DATA</portMap>
            </portMaps>
            <ports>
                <port>linear_biases_15</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="linear_biases"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table isCollapsed="0">
                    <keys size="2">Interface, Data Width</keys>
                    <column name="input_r">16, </column>
                    <column name="output_r">16, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="conv_weights_0_address0">7, , </column>
                    <column name="conv_weights_0_q0">32, , </column>
                    <column name="conv_weights_10_address0">7, , </column>
                    <column name="conv_weights_10_q0">32, , </column>
                    <column name="conv_weights_11_address0">7, , </column>
                    <column name="conv_weights_11_q0">32, , </column>
                    <column name="conv_weights_12_address0">7, , </column>
                    <column name="conv_weights_12_q0">32, , </column>
                    <column name="conv_weights_13_address0">7, , </column>
                    <column name="conv_weights_13_q0">32, , </column>
                    <column name="conv_weights_14_address0">7, , </column>
                    <column name="conv_weights_14_q0">32, , </column>
                    <column name="conv_weights_15_address0">7, , </column>
                    <column name="conv_weights_15_q0">32, , </column>
                    <column name="conv_weights_1_address0">7, , </column>
                    <column name="conv_weights_1_q0">32, , </column>
                    <column name="conv_weights_2_address0">7, , </column>
                    <column name="conv_weights_2_q0">32, , </column>
                    <column name="conv_weights_3_address0">7, , </column>
                    <column name="conv_weights_3_q0">32, , </column>
                    <column name="conv_weights_4_address0">7, , </column>
                    <column name="conv_weights_4_q0">32, , </column>
                    <column name="conv_weights_5_address0">7, , </column>
                    <column name="conv_weights_5_q0">32, , </column>
                    <column name="conv_weights_6_address0">7, , </column>
                    <column name="conv_weights_6_q0">32, , </column>
                    <column name="conv_weights_7_address0">7, , </column>
                    <column name="conv_weights_7_q0">32, , </column>
                    <column name="conv_weights_8_address0">7, , </column>
                    <column name="conv_weights_8_q0">32, , </column>
                    <column name="conv_weights_9_address0">7, , </column>
                    <column name="conv_weights_9_q0">32, , </column>
                    <column name="linear_weights_0_address0">4, , </column>
                    <column name="linear_weights_0_address1">4, , </column>
                    <column name="linear_weights_0_q0">32, , </column>
                    <column name="linear_weights_0_q1">32, , </column>
                    <column name="linear_weights_10_address0">4, , </column>
                    <column name="linear_weights_10_address1">4, , </column>
                    <column name="linear_weights_10_q0">32, , </column>
                    <column name="linear_weights_10_q1">32, , </column>
                    <column name="linear_weights_11_address0">4, , </column>
                    <column name="linear_weights_11_address1">4, , </column>
                    <column name="linear_weights_11_q0">32, , </column>
                    <column name="linear_weights_11_q1">32, , </column>
                    <column name="linear_weights_12_address0">4, , </column>
                    <column name="linear_weights_12_address1">4, , </column>
                    <column name="linear_weights_12_q0">32, , </column>
                    <column name="linear_weights_12_q1">32, , </column>
                    <column name="linear_weights_13_address0">4, , </column>
                    <column name="linear_weights_13_address1">4, , </column>
                    <column name="linear_weights_13_q0">32, , </column>
                    <column name="linear_weights_13_q1">32, , </column>
                    <column name="linear_weights_14_address0">4, , </column>
                    <column name="linear_weights_14_address1">4, , </column>
                    <column name="linear_weights_14_q0">32, , </column>
                    <column name="linear_weights_14_q1">32, , </column>
                    <column name="linear_weights_15_address0">4, , </column>
                    <column name="linear_weights_15_address1">4, , </column>
                    <column name="linear_weights_15_q0">32, , </column>
                    <column name="linear_weights_15_q1">32, , </column>
                    <column name="linear_weights_1_address0">4, , </column>
                    <column name="linear_weights_1_address1">4, , </column>
                    <column name="linear_weights_1_q0">32, , </column>
                    <column name="linear_weights_1_q1">32, , </column>
                    <column name="linear_weights_2_address0">4, , </column>
                    <column name="linear_weights_2_address1">4, , </column>
                    <column name="linear_weights_2_q0">32, , </column>
                    <column name="linear_weights_2_q1">32, , </column>
                    <column name="linear_weights_3_address0">4, , </column>
                    <column name="linear_weights_3_address1">4, , </column>
                    <column name="linear_weights_3_q0">32, , </column>
                    <column name="linear_weights_3_q1">32, , </column>
                    <column name="linear_weights_4_address0">4, , </column>
                    <column name="linear_weights_4_address1">4, , </column>
                    <column name="linear_weights_4_q0">32, , </column>
                    <column name="linear_weights_4_q1">32, , </column>
                    <column name="linear_weights_5_address0">4, , </column>
                    <column name="linear_weights_5_address1">4, , </column>
                    <column name="linear_weights_5_q0">32, , </column>
                    <column name="linear_weights_5_q1">32, , </column>
                    <column name="linear_weights_6_address0">4, , </column>
                    <column name="linear_weights_6_address1">4, , </column>
                    <column name="linear_weights_6_q0">32, , </column>
                    <column name="linear_weights_6_q1">32, , </column>
                    <column name="linear_weights_7_address0">4, , </column>
                    <column name="linear_weights_7_address1">4, , </column>
                    <column name="linear_weights_7_q0">32, , </column>
                    <column name="linear_weights_7_q1">32, , </column>
                    <column name="linear_weights_8_address0">4, , </column>
                    <column name="linear_weights_8_address1">4, , </column>
                    <column name="linear_weights_8_q0">32, , </column>
                    <column name="linear_weights_8_q1">32, , </column>
                    <column name="linear_weights_9_address0">4, , </column>
                    <column name="linear_weights_9_address1">4, , </column>
                    <column name="linear_weights_9_q0">32, , </column>
                    <column name="linear_weights_9_q1">32, , </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="conv_biases_0">ap_none, 32, , </column>
                    <column name="conv_biases_1">ap_none, 32, , </column>
                    <column name="conv_biases_10">ap_none, 32, , </column>
                    <column name="conv_biases_11">ap_none, 32, , </column>
                    <column name="conv_biases_12">ap_none, 32, , </column>
                    <column name="conv_biases_13">ap_none, 32, , </column>
                    <column name="conv_biases_14">ap_none, 32, , </column>
                    <column name="conv_biases_15">ap_none, 32, , </column>
                    <column name="conv_biases_2">ap_none, 32, , </column>
                    <column name="conv_biases_3">ap_none, 32, , </column>
                    <column name="conv_biases_4">ap_none, 32, , </column>
                    <column name="conv_biases_5">ap_none, 32, , </column>
                    <column name="conv_biases_6">ap_none, 32, , </column>
                    <column name="conv_biases_7">ap_none, 32, , </column>
                    <column name="conv_biases_8">ap_none, 32, , </column>
                    <column name="conv_biases_9">ap_none, 32, , </column>
                    <column name="linear_biases_0">ap_none, 32, , </column>
                    <column name="linear_biases_1">ap_none, 32, , </column>
                    <column name="linear_biases_10">ap_none, 32, , </column>
                    <column name="linear_biases_11">ap_none, 32, , </column>
                    <column name="linear_biases_12">ap_none, 32, , </column>
                    <column name="linear_biases_13">ap_none, 32, , </column>
                    <column name="linear_biases_14">ap_none, 32, , </column>
                    <column name="linear_biases_15">ap_none, 32, , </column>
                    <column name="linear_biases_2">ap_none, 32, , </column>
                    <column name="linear_biases_3">ap_none, 32, , </column>
                    <column name="linear_biases_4">ap_none, 32, , </column>
                    <column name="linear_biases_5">ap_none, 32, , </column>
                    <column name="linear_biases_6">ap_none, 32, , </column>
                    <column name="linear_biases_7">ap_none, 32, , </column>
                    <column name="linear_biases_8">ap_none, 32, , </column>
                    <column name="linear_biases_9">ap_none, 32, , </column>
                    <column name="pool_size">ap_none, 32, , </column>
                    <column name="pool_stride">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, stream&lt;ap_int&lt;16&gt; 0&gt;&amp;</column>
                    <column name="output">out, stream&lt;ap_int&lt;16&gt; 0&gt;&amp;</column>
                    <column name="conv_weights">in, int const *</column>
                    <column name="conv_biases">in, int const *</column>
                    <column name="pool_size">in, int const </column>
                    <column name="pool_stride">in, int const </column>
                    <column name="linear_weights">in, int const *</column>
                    <column name="linear_biases">in, int const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_r, interface, , </column>
                    <column name="output">output_r, interface, , </column>
                    <column name="conv_weights">conv_weights_0_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_0_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_0_q0, port, , </column>
                    <column name="conv_weights">conv_weights_1_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_1_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_1_q0, port, , </column>
                    <column name="conv_weights">conv_weights_2_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_2_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_2_q0, port, , </column>
                    <column name="conv_weights">conv_weights_3_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_3_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_3_q0, port, , </column>
                    <column name="conv_weights">conv_weights_4_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_4_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_4_q0, port, , </column>
                    <column name="conv_weights">conv_weights_5_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_5_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_5_q0, port, , </column>
                    <column name="conv_weights">conv_weights_6_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_6_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_6_q0, port, , </column>
                    <column name="conv_weights">conv_weights_7_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_7_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_7_q0, port, , </column>
                    <column name="conv_weights">conv_weights_8_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_8_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_8_q0, port, , </column>
                    <column name="conv_weights">conv_weights_9_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_9_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_9_q0, port, , </column>
                    <column name="conv_weights">conv_weights_10_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_10_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_10_q0, port, , </column>
                    <column name="conv_weights">conv_weights_11_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_11_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_11_q0, port, , </column>
                    <column name="conv_weights">conv_weights_12_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_12_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_12_q0, port, , </column>
                    <column name="conv_weights">conv_weights_13_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_13_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_13_q0, port, , </column>
                    <column name="conv_weights">conv_weights_14_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_14_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_14_q0, port, , </column>
                    <column name="conv_weights">conv_weights_15_address0, port, offset, </column>
                    <column name="conv_weights">conv_weights_15_ce0, port, , </column>
                    <column name="conv_weights">conv_weights_15_q0, port, , </column>
                    <column name="conv_biases">conv_biases_0, port, , </column>
                    <column name="conv_biases">conv_biases_1, port, , </column>
                    <column name="conv_biases">conv_biases_2, port, , </column>
                    <column name="conv_biases">conv_biases_3, port, , </column>
                    <column name="conv_biases">conv_biases_4, port, , </column>
                    <column name="conv_biases">conv_biases_5, port, , </column>
                    <column name="conv_biases">conv_biases_6, port, , </column>
                    <column name="conv_biases">conv_biases_7, port, , </column>
                    <column name="conv_biases">conv_biases_8, port, , </column>
                    <column name="conv_biases">conv_biases_9, port, , </column>
                    <column name="conv_biases">conv_biases_10, port, , </column>
                    <column name="conv_biases">conv_biases_11, port, , </column>
                    <column name="conv_biases">conv_biases_12, port, , </column>
                    <column name="conv_biases">conv_biases_13, port, , </column>
                    <column name="conv_biases">conv_biases_14, port, , </column>
                    <column name="conv_biases">conv_biases_15, port, , </column>
                    <column name="pool_size">pool_size, port, , </column>
                    <column name="pool_stride">pool_stride, port, , </column>
                    <column name="linear_weights">linear_weights_0_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_0_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_0_q0, port, , </column>
                    <column name="linear_weights">linear_weights_0_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_0_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_0_q1, port, , </column>
                    <column name="linear_weights">linear_weights_1_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_1_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_1_q0, port, , </column>
                    <column name="linear_weights">linear_weights_1_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_1_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_1_q1, port, , </column>
                    <column name="linear_weights">linear_weights_2_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_2_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_2_q0, port, , </column>
                    <column name="linear_weights">linear_weights_2_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_2_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_2_q1, port, , </column>
                    <column name="linear_weights">linear_weights_3_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_3_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_3_q0, port, , </column>
                    <column name="linear_weights">linear_weights_3_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_3_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_3_q1, port, , </column>
                    <column name="linear_weights">linear_weights_4_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_4_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_4_q0, port, , </column>
                    <column name="linear_weights">linear_weights_4_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_4_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_4_q1, port, , </column>
                    <column name="linear_weights">linear_weights_5_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_5_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_5_q0, port, , </column>
                    <column name="linear_weights">linear_weights_5_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_5_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_5_q1, port, , </column>
                    <column name="linear_weights">linear_weights_6_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_6_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_6_q0, port, , </column>
                    <column name="linear_weights">linear_weights_6_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_6_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_6_q1, port, , </column>
                    <column name="linear_weights">linear_weights_7_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_7_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_7_q0, port, , </column>
                    <column name="linear_weights">linear_weights_7_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_7_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_7_q1, port, , </column>
                    <column name="linear_weights">linear_weights_8_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_8_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_8_q0, port, , </column>
                    <column name="linear_weights">linear_weights_8_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_8_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_8_q1, port, , </column>
                    <column name="linear_weights">linear_weights_9_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_9_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_9_q0, port, , </column>
                    <column name="linear_weights">linear_weights_9_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_9_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_9_q1, port, , </column>
                    <column name="linear_weights">linear_weights_10_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_10_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_10_q0, port, , </column>
                    <column name="linear_weights">linear_weights_10_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_10_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_10_q1, port, , </column>
                    <column name="linear_weights">linear_weights_11_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_11_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_11_q0, port, , </column>
                    <column name="linear_weights">linear_weights_11_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_11_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_11_q1, port, , </column>
                    <column name="linear_weights">linear_weights_12_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_12_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_12_q0, port, , </column>
                    <column name="linear_weights">linear_weights_12_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_12_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_12_q1, port, , </column>
                    <column name="linear_weights">linear_weights_13_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_13_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_13_q0, port, , </column>
                    <column name="linear_weights">linear_weights_13_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_13_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_13_q1, port, , </column>
                    <column name="linear_weights">linear_weights_14_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_14_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_14_q0, port, , </column>
                    <column name="linear_weights">linear_weights_14_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_14_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_14_q1, port, , </column>
                    <column name="linear_weights">linear_weights_15_address0, port, offset, </column>
                    <column name="linear_weights">linear_weights_15_ce0, port, , </column>
                    <column name="linear_weights">linear_weights_15_q0, port, , </column>
                    <column name="linear_weights">linear_weights_15_address1, port, offset, </column>
                    <column name="linear_weights">linear_weights_15_ce1, port, , </column>
                    <column name="linear_weights">linear_weights_15_q1, port, , </column>
                    <column name="linear_biases">linear_biases_0, port, , </column>
                    <column name="linear_biases">linear_biases_1, port, , </column>
                    <column name="linear_biases">linear_biases_2, port, , </column>
                    <column name="linear_biases">linear_biases_3, port, , </column>
                    <column name="linear_biases">linear_biases_4, port, , </column>
                    <column name="linear_biases">linear_biases_5, port, , </column>
                    <column name="linear_biases">linear_biases_6, port, , </column>
                    <column name="linear_biases">linear_biases_7, port, , </column>
                    <column name="linear_biases">linear_biases_8, port, , </column>
                    <column name="linear_biases">linear_biases_9, port, , </column>
                    <column name="linear_biases">linear_biases_10, port, , </column>
                    <column name="linear_biases">linear_biases_11, port, , </column>
                    <column name="linear_biases">linear_biases_12, port, , </column>
                    <column name="linear_biases">linear_biases_13, port, , </column>
                    <column name="linear_biases">linear_biases_14, port, , </column>
                    <column name="linear_biases">linear_biases_15, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="HLS_CNN.cpp:18" status="valid" parentFunction="conv1d" variable="weights" isDirective="0" options="variable=weights complete dim=1"/>
        <Pragma type="array_partition" location="HLS_CNN.cpp:19" status="valid" parentFunction="conv1d" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="HLS_CNN.cpp:72" status="valid" parentFunction="linear" variable="weights" isDirective="0" options="variable=weights complete dim=1"/>
        <Pragma type="array_partition" location="HLS_CNN.cpp:73" status="valid" parentFunction="linear" variable="biases" isDirective="0" options="variable=biases complete"/>
    </PragmaReport>
</profile>

