# Tiny Tapeout project information
project:
  title:        "AXI4-Lite Master-Slave"
  author:       "geethikavijayarangan"
  discord:      ""      # optional
  description:  "AXI4-Lite master-slave with top module integration"
  language:     "Verilog"
  clock_hz:     0

  # Use 1x2 since your design is larger than the minimal tile
  tiles: "1x2"

  source_files:
    - "tt_um_axi4lite_top.v"
    - "axi4lite_master.v"
    - "axi4lite_slave.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "start_write"
  ui[1]: "write_addr[0]"
  ui[2]: "write_addr[1]"
  ui[3]: "start_read"
  ui[4]: "read_addr[0]"
  ui[5]: "read_addr[1]"
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "data_read[0]"
  uo[1]: "data_read[1]"
  uo[2]: "data_read[2]"
  uo[3]: "data_read[3]"
  uo[4]: "data_read[4]"
  uo[5]: "data_read[5]"
  uo[6]: "data_read[6]"
  uo[7]: "data_read[7]"

  # Bidirectional pins
  uio[0]: "data_write[0]"
  uio[1]: "data_write[1]"
  uio[2]: "data_write[2]"
  uio[3]: "data_write[3]"
  uio[4]: "data_write[4]"
  uio[5]: "data_write[5]"
  uio[6]: "data_write[6]"
  uio[7]: "data_write[7]"

# Do not change!
yaml_version: 6

