
---------- Begin Simulation Statistics ----------
host_inst_rate                                 219414                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323136                       # Number of bytes of host memory used
host_seconds                                    91.15                       # Real time elapsed on the host
host_tick_rate                              386512351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000004                       # Number of instructions simulated
sim_seconds                                  0.035231                       # Number of seconds simulated
sim_ticks                                 35231463500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5551731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 40021.284557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 33585.740696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5090716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    18450412500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.083040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               461015                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            135382                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10936625500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325633                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1472980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 69807.751758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 66702.670446                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1258935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   14942000225                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.145314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              214045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            73297                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9388267460                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         140748                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         2000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 60427.002648                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.740302                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14353                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         2000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    867308769                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7024711                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49465.844110                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 43580.019255                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6349651                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     33392412725                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096098                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                675060                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             208679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  20324892960                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066391                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           466381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996659                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.003244                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.579057                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -3.321417                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7024711                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49465.844110                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 43580.019255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6349651                       # number of overall hits
system.cpu.dcache.overall_miss_latency    33392412725                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096098                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               675060                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            208679                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  20324892960                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          466381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 385737                       # number of replacements
system.cpu.dcache.sampled_refs                 386761                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1018.918417                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6474496                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501862630000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145454                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13375387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14394.555039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11424.163348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13333844                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      597993000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41543                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    461867500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40429                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 329.800742                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13375387                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14394.555039                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11424.163348                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13333844                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       597993000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003106                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41543                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1113                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    461867500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40429                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436121                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.293972                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13375387                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14394.555039                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11424.163348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13333844                       # number of overall hits
system.cpu.icache.overall_miss_latency      597993000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003106                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41543                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1113                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    461867500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40429                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40199                       # number of replacements
system.cpu.icache.sampled_refs                  40430                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.293972                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13333844                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 60810.946515                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     16143786026                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                265475                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69165.324863                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 53808.713921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        16250                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3298978500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.745883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      47697                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     336                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2548434500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.740629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 47361                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     363244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       69856.332506                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  54345.255474                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         243631                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             8355725500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.329291                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       119613                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       422                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        6477411000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.328127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  119190                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81903                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    71546.286461                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 56031.518992                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5859855500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81903                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4589149500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81903                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145454                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145454                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.980654                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      427191                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        69659.338952                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   54192.682722                       # average overall mshr miss latency
system.l2.demand_hits                          259881                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11654704000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.391652                       # miss rate for demand accesses
system.l2.demand_misses                        167310                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        758                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9025845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.389875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   166551                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.614146                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.172399                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10062.170825                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2824.591750                       # Average occupied blocks per context
system.l2.overall_accesses                     427191                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       69659.338952                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  58259.529579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         259881                       # number of overall hits
system.l2.overall_miss_latency            11654704000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.391652                       # miss rate for overall accesses
system.l2.overall_misses                       167310                       # number of overall misses
system.l2.overall_mshr_hits                       758                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       25169631526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.011318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  432026                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.239386                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         63551                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        24842                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       293954                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           268454                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          658                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         374055                       # number of replacements
system.l2.sampled_refs                         387215                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12886.762575                       # Cycle average of tags in use
system.l2.total_refs                           379724                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            82550                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 45073360                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2505684                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3320618                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       293473                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3325893                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3925652                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         180961                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305153                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       339213                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17811884                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.597588                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.498723                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13582598     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2069932     11.62%     87.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       797478      4.48%     92.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       411040      2.31%     94.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       277086      1.56%     96.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       152082      0.85%     97.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       113476      0.64%     97.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        68979      0.39%     98.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       339213      1.90%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17811884                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10644175                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2357338                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3117431                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       293271                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10644175                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13546299                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.538956                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.538956                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4934893                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       408644                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28767296                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7467995                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5316127                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2069417                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          666                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        92868                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4830143                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4665899                       # DTB hits
system.switch_cpus_1.dtb.data_misses           164244                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3909290                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3750055                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           159235                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        920853                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            915844                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            5009                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3925652                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3322783                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8996646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        77357                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30441244                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        572368                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.154617                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3322783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2686645                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.198967                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19881301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.531149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.749086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14207502     71.46%     71.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         484546      2.44%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         327748      1.65%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         467613      2.35%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1363236      6.86%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         259413      1.30%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         262811      1.32%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         495968      2.49%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2012464     10.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19881301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               5508265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2067802                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1552954                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.615148                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4831179                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           920853                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13150905                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14923399                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.732069                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9627370                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.587777                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15156302                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       342504                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3069635                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5838286                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       451788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1852676                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24981235                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3910326                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       395325                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15618333                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       125613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6989                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2069417                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       165291                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       301028                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       110895                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          444                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        23811                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3480932                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1092576                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        23811                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        64534                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       277970                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.393863                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.393863                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10455864     65.29%     65.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        49906      0.31%     65.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       234363      1.46%     67.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7343      0.05%     67.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       207563      1.30%     68.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19983      0.12%     68.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        65832      0.41%     68.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4031378     25.17%     94.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       941427      5.88%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16013659                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       152747                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009539                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        25388     16.62%     16.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           49      0.03%     16.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           90      0.06%     16.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           17      0.01%     16.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74875     49.02%     65.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        46880     30.69%     96.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5448      3.57%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19881301                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.805463                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.346140                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12598200     63.37%     63.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3097538     15.58%     78.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1765872      8.88%     87.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1083945      5.45%     93.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       771587      3.88%     97.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       371520      1.87%     99.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       167072      0.84%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        18374      0.09%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7193      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19881301                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.630718                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23428281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16013659                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13205627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        23303                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11505589                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3322847                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3322783                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2417558                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       818923                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5838286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1852676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               25389566                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4137620                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8006029                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       328201                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7791363                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       435554                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13875                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35804112                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27762537                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20616304                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5078754                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2069417                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       804146                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12610220                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2020343                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 94176                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
