// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2018.3.1" *)
module u_ila_clk_out1_clk_wiz_sysclk(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14);
  input clk;
  input [3:0]probe0;
  input [0:0]probe1;
  input [0:0]probe2;
  input [63:0]probe3;
  input [63:0]probe4;
  input [2:0]probe5;
  input [63:0]probe6;
  input [2:0]probe7;
  input [4:0]probe8;
  input [63:0]probe9;
  input [63:0]probe10;
  input [3:0]probe11;
  input [3:0]probe12;
  input [0:0]probe13;
  input [0:0]probe14;
endmodule
