# SystemVerilog Projects

A showcase of some projects in SystemVerilog. All code in this repo was written without the use of generative AI.

## License

Licensed under the MIT license. See `LICENSE.txt` for more information.

## Acknowlegements

