# SaxoFlow ğŸ”§ğŸ“

**Studentâ€‘friendly RTL design flow for Linux/WSL using open-source tools.**

---

## ğŸ¯ Goals

- âœ… Easy Verilog/SystemVerilog simulation with Icarus or Verilator
- âœ… Formal checking using SymbiYosys
- âœ… Waveform viewing with GTKWave
- âœ… Simple `saxoflow` CLI for all operations
- âœ… Modular setup: students can choose FPGA or ASIC toolchains
- âœ… Beginner-friendly VSCode IDE integration
- âœ… Future-ready: supports LLM-driven design/verification workflows

---

## ğŸ“¦ What Tools Are Supported?

| Stage             | Tools                                                                 |
|------------------|-----------------------------------------------------------------------|
| **IDE**          | VSCode (with Verilog/SystemVerilog extensions)                        |
| **Simulation**   | Icarus Verilog, Verilator (student can choose)                        |
| **Wave Viewer**  | GTKWave                                                               |
| **Synthesis**    | Yosys                                                                 |
| **Formal**       | SymbiYosys                                                            |
| **FPGA Tools**   | nextpnr, openFPGALoader                                               |
| **ASIC Tools**   | Magic, KLayout, Netgen, OpenROAD                                      |

---

## ğŸš€ Quickstart

```bash
git clone https://github.com/your-org/saxoflow-starter.git
cd saxoflow-starter
./scripts/setup.sh       # Creates Python virtualenv + installs saxoflow CLI
saxoflow init-env        # Choose your target flow and tools
```

Then to start a new project:

```bash
saxoflow init myproj     # Sets up a new RTL project
cd myproj
saxoflow sim             # Runs simulation
```

---

## ğŸ›  Project Layout

```
myproj/
â”œâ”€â”€ rtl/                # Your design files (.v, .sv)
â”œâ”€â”€ sim/                # Testbenches
â”œâ”€â”€ formal/             # Formal specs and .sby files
â”œâ”€â”€ build/              # Build artifacts
â”œâ”€â”€ Makefile            # Unified flow entry point (sim, formal, wave)
â””â”€â”€ dump.vcd            # Waveform dump (after sim)
```

---

## ğŸ§  Beginner Concepts

- âœ… **Simulation**: Run your design with a testbench and see results.
- âœ… **Formal**: Prove properties (e.g., no overflow, correctness) using solvers.
- âœ… **Waveform**: See how signals behave over time using GTKWave.
- âœ… **saxoflow CLI**: Use `saxoflow sim`, `saxoflow formal`, `saxoflow wave`.

---

## âœï¸ Customize Your Flow

Run:

```bash
saxoflow init-env
```

Choose:
- ğŸ¯ Target device: **FPGA** or **ASIC**
- ğŸ§ª Tools: iverilog, verilator, openroad, vscode, etc.

Only the tools you select will be installed. Ideal for students with limited space or specific goals.

---

## ğŸ§© VSCode Support

When you open this folder in VSCode:
- ğŸ’¡ Recommended extensions will be suggested (Verilog, Python, etc.)
- âš™ï¸ Auto-configured Python virtualenv
- ğŸ§  `.v` and `.sv` files have syntax highlighting and linting

---

## ğŸ™Œ Contributing / Feedback

If youâ€™re a student, educator, or hardware enthusiast:
- Fork this repo
- Add new Makefile targets
- Extend the CLI
- Suggest better defaults or examples

---

## ğŸ“š Learn More

- [Verilog HDL Tutorial (ASIC World)](https://www.asic-world.com/verilog/)
- [SymbiYosys Guide](https://symbiyosys.readthedocs.io/)
- [OpenROAD Docs](https://openroad.readthedocs.io/)
