// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_dataflow_in_loop_VITIS_LOOP_177_6 (
        ap_clk,
        ap_rst,
        p_read,
        c_ifmap_col_op_st_dout,
        c_ifmap_col_op_st_empty_n,
        c_ifmap_col_op_st_read,
        p_read1,
        c_fft_row_op_st_din,
        c_fft_row_op_st_full_n,
        c_fft_row_op_st_write,
        pny,
        p_read12,
        y_7,
        Row_Buffer_din,
        Row_Buffer_full_n,
        Row_Buffer_write,
        p_read1_ap_vld,
        pny_ap_vld,
        p_read12_ap_vld,
        y_7_ap_vld,
        ap_start,
        p_read_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_clk;
input   ap_rst;
input  [31:0] p_read;
input  [31:0] c_ifmap_col_op_st_dout;
input   c_ifmap_col_op_st_empty_n;
output   c_ifmap_col_op_st_read;
input  [15:0] p_read1;
output  [31:0] c_fft_row_op_st_din;
input   c_fft_row_op_st_full_n;
output   c_fft_row_op_st_write;
input  [7:0] pny;
input  [31:0] p_read12;
input  [31:0] y_7;
output  [31:0] Row_Buffer_din;
input   Row_Buffer_full_n;
output   Row_Buffer_write;
input   p_read1_ap_vld;
input   pny_ap_vld;
input   p_read12_ap_vld;
input   y_7_ap_vld;
input   ap_start;
input   p_read_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [31:0] in_fft_M_value_i_q0;
wire   [31:0] in_fft_M_value_t_q0;
wire   [31:0] in_fft_M_value_1_i_q0;
wire   [31:0] in_fft_M_value_1_t_q0;
wire    entry_proc21_U0_ap_start;
wire    entry_proc21_U0_ap_done;
wire    entry_proc21_U0_ap_continue;
wire    entry_proc21_U0_ap_idle;
wire    entry_proc21_U0_ap_ready;
wire   [7:0] entry_proc21_U0_ap_return_0;
wire   [31:0] entry_proc21_U0_ap_return_1;
wire   [31:0] entry_proc21_U0_ap_return_2;
wire   [15:0] entry_proc21_U0_ap_return_3;
wire    ap_channel_done_fft_config1_data_V_c_channel;
wire    fft_config1_data_V_c_channel_full_n;
reg    ap_sync_reg_channel_write_fft_config1_data_V_c_channel;
wire    ap_sync_channel_write_fft_config1_data_V_c_channel;
wire    ap_channel_done_pny_c_channel;
wire    pny_c_channel_full_n;
reg    ap_sync_reg_channel_write_pny_c_channel;
wire    ap_sync_channel_write_pny_c_channel;
wire    ap_channel_done_ctrl2_reg_c_channel;
wire    ctrl2_reg_c_channel_full_n;
reg    ap_sync_reg_channel_write_ctrl2_reg_c_channel;
wire    ap_sync_channel_write_ctrl2_reg_c_channel;
wire    ap_channel_done_y_7_c_channel;
wire    y_7_c_channel_full_n;
reg    ap_sync_reg_channel_write_y_7_c_channel;
wire    ap_sync_channel_write_y_7_c_channel;
wire    VITIS_LOOP_181_7_proc_U0_ap_start;
wire    VITIS_LOOP_181_7_proc_U0_ap_done;
wire    VITIS_LOOP_181_7_proc_U0_ap_continue;
wire    VITIS_LOOP_181_7_proc_U0_ap_idle;
wire    VITIS_LOOP_181_7_proc_U0_ap_ready;
wire    VITIS_LOOP_181_7_proc_U0_c_ifmap_col_op_st_read;
wire   [5:0] VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_address0;
wire    VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_ce0;
wire    VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_we0;
wire   [31:0] VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_d0;
wire   [5:0] VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_address0;
wire    VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_ce0;
wire    VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_we0;
wire   [31:0] VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_d0;
wire   [31:0] VITIS_LOOP_181_7_proc_U0_ctrl1_reg_c_din;
wire    VITIS_LOOP_181_7_proc_U0_ctrl1_reg_c_write;
wire    ap_channel_done_in_fft_M_value_1;
wire    VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_full_n;
reg    ap_sync_reg_channel_write_in_fft_M_value_1;
wire    ap_sync_channel_write_in_fft_M_value_1;
wire    ap_channel_done_in_fft_M_value;
wire    VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_full_n;
reg    ap_sync_reg_channel_write_in_fft_M_value;
wire    ap_sync_channel_write_in_fft_M_value;
wire   [5:0] fft_param1_15_U0_xn_0_address0;
wire    fft_param1_15_U0_xn_0_ce0;
wire   [31:0] fft_param1_15_U0_xn_0_d0;
wire    fft_param1_15_U0_xn_0_we0;
wire   [5:0] fft_param1_15_U0_xn_0_address1;
wire    fft_param1_15_U0_xn_0_ce1;
wire   [31:0] fft_param1_15_U0_xn_0_d1;
wire    fft_param1_15_U0_xn_0_we1;
wire   [5:0] fft_param1_15_U0_xn_1_address0;
wire    fft_param1_15_U0_xn_1_ce0;
wire   [31:0] fft_param1_15_U0_xn_1_d0;
wire    fft_param1_15_U0_xn_1_we0;
wire   [5:0] fft_param1_15_U0_xn_1_address1;
wire    fft_param1_15_U0_xn_1_ce1;
wire   [31:0] fft_param1_15_U0_xn_1_d1;
wire    fft_param1_15_U0_xn_1_we1;
wire   [63:0] fft_param1_15_U0_out_fft_din;
wire    fft_param1_15_U0_out_fft_write;
wire    fft_param1_15_U0_xn_0_read;
wire    fft_param1_15_U0_xn_1_read;
wire    fft_param1_15_U0_ap_start;
wire    fft_param1_15_U0_ap_done;
wire    fft_param1_15_U0_ap_ready;
wire    fft_param1_15_U0_ap_idle;
wire    fft_param1_15_U0_ap_continue;
wire    VITIS_LOOP_190_8_proc_U0_ap_start;
wire    VITIS_LOOP_190_8_proc_U0_ap_done;
wire    VITIS_LOOP_190_8_proc_U0_ap_continue;
wire    VITIS_LOOP_190_8_proc_U0_ap_idle;
wire    VITIS_LOOP_190_8_proc_U0_ap_ready;
wire    VITIS_LOOP_190_8_proc_U0_ctrl1_reg_read;
wire    VITIS_LOOP_190_8_proc_U0_out_fft3_read;
wire   [31:0] VITIS_LOOP_190_8_proc_U0_c_fft_row_op_st_din;
wire    VITIS_LOOP_190_8_proc_U0_c_fft_row_op_st_write;
wire   [31:0] VITIS_LOOP_190_8_proc_U0_Row_Buffer_din;
wire    VITIS_LOOP_190_8_proc_U0_Row_Buffer_write;
wire    in_fft_M_value_i_full_n;
wire    in_fft_M_value_t_empty_n;
wire    in_fft_M_value_1_i_full_n;
wire    in_fft_M_value_1_t_empty_n;
wire   [31:0] y_7_c_channel_dout;
wire    y_7_c_channel_empty_n;
wire   [31:0] ctrl2_reg_c_channel_dout;
wire    ctrl2_reg_c_channel_empty_n;
wire   [7:0] pny_c_channel_dout;
wire    pny_c_channel_empty_n;
wire   [15:0] fft_config1_data_V_c_channel_dout;
wire    fft_config1_data_V_c_channel_empty_n;
wire    ctrl1_reg_c_full_n;
wire   [31:0] ctrl1_reg_c_dout;
wire    ctrl1_reg_c_empty_n;
wire    out_fft3_full_n;
wire   [63:0] out_fft3_dout;
wire    out_fft3_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc21_U0_ap_ready;
wire    ap_sync_entry_proc21_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_181_7_proc_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_181_7_proc_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_fft_config1_data_V_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_pny_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_ctrl2_reg_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_y_7_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_in_fft_M_value_1 = 1'b0;
#0 ap_sync_reg_channel_write_in_fft_M_value = 1'b0;
#0 ap_sync_reg_entry_proc21_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_181_7_proc_U0_ap_ready = 1'b0;
end

fwd_fft_dataflow_in_loop_VITIS_LOOP_177_6_in_fft_M_value #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
in_fft_M_value_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_address0),
    .i_ce0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_ce0),
    .i_we0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_we0),
    .i_d0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_d0),
    .i_q0(in_fft_M_value_i_q0),
    .t_address0(fft_param1_15_U0_xn_0_address0),
    .t_ce0(fft_param1_15_U0_xn_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(in_fft_M_value_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in_fft_M_value_i_full_n),
    .i_write(ap_channel_done_in_fft_M_value),
    .t_empty_n(in_fft_M_value_t_empty_n),
    .t_read(fft_param1_15_U0_ap_ready)
);

fwd_fft_dataflow_in_loop_VITIS_LOOP_177_6_in_fft_M_value #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
in_fft_M_value_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_address0),
    .i_ce0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_ce0),
    .i_we0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_we0),
    .i_d0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_d0),
    .i_q0(in_fft_M_value_1_i_q0),
    .t_address0(fft_param1_15_U0_xn_1_address0),
    .t_ce0(fft_param1_15_U0_xn_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(in_fft_M_value_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(in_fft_M_value_1_i_full_n),
    .i_write(ap_channel_done_in_fft_M_value_1),
    .t_empty_n(in_fft_M_value_1_t_empty_n),
    .t_read(fft_param1_15_U0_ap_ready)
);

fwd_fft_entry_proc21 entry_proc21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc21_U0_ap_start),
    .ap_done(entry_proc21_U0_ap_done),
    .ap_continue(entry_proc21_U0_ap_continue),
    .ap_idle(entry_proc21_U0_ap_idle),
    .ap_ready(entry_proc21_U0_ap_ready),
    .p_read(p_read1),
    .pny(pny),
    .p_read2(p_read12),
    .y_7(y_7),
    .ap_return_0(entry_proc21_U0_ap_return_0),
    .ap_return_1(entry_proc21_U0_ap_return_1),
    .ap_return_2(entry_proc21_U0_ap_return_2),
    .ap_return_3(entry_proc21_U0_ap_return_3)
);

fwd_fft_VITIS_LOOP_181_7_proc VITIS_LOOP_181_7_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_181_7_proc_U0_ap_start),
    .ap_done(VITIS_LOOP_181_7_proc_U0_ap_done),
    .ap_continue(VITIS_LOOP_181_7_proc_U0_ap_continue),
    .ap_idle(VITIS_LOOP_181_7_proc_U0_ap_idle),
    .ap_ready(VITIS_LOOP_181_7_proc_U0_ap_ready),
    .p_read(p_read),
    .c_ifmap_col_op_st_dout(c_ifmap_col_op_st_dout),
    .c_ifmap_col_op_st_empty_n(c_ifmap_col_op_st_empty_n),
    .c_ifmap_col_op_st_read(VITIS_LOOP_181_7_proc_U0_c_ifmap_col_op_st_read),
    .in_fft_M_value1_address0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_address0),
    .in_fft_M_value1_ce0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_ce0),
    .in_fft_M_value1_we0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_we0),
    .in_fft_M_value1_d0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_d0),
    .in_fft_M_value_22_address0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_address0),
    .in_fft_M_value_22_ce0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_ce0),
    .in_fft_M_value_22_we0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_we0),
    .in_fft_M_value_22_d0(VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_d0),
    .ctrl1_reg_c_din(VITIS_LOOP_181_7_proc_U0_ctrl1_reg_c_din),
    .ctrl1_reg_c_full_n(ctrl1_reg_c_full_n),
    .ctrl1_reg_c_write(VITIS_LOOP_181_7_proc_U0_ctrl1_reg_c_write)
);

fwd_fft_fft_param1_15 fft_param1_15_U0(
    .xn_0_address0(fft_param1_15_U0_xn_0_address0),
    .xn_0_ce0(fft_param1_15_U0_xn_0_ce0),
    .xn_0_d0(fft_param1_15_U0_xn_0_d0),
    .xn_0_q0(in_fft_M_value_t_q0),
    .xn_0_we0(fft_param1_15_U0_xn_0_we0),
    .xn_0_address1(fft_param1_15_U0_xn_0_address1),
    .xn_0_ce1(fft_param1_15_U0_xn_0_ce1),
    .xn_0_d1(fft_param1_15_U0_xn_0_d1),
    .xn_0_q1(32'd0),
    .xn_0_we1(fft_param1_15_U0_xn_0_we1),
    .xn_1_address0(fft_param1_15_U0_xn_1_address0),
    .xn_1_ce0(fft_param1_15_U0_xn_1_ce0),
    .xn_1_d0(fft_param1_15_U0_xn_1_d0),
    .xn_1_q0(in_fft_M_value_1_t_q0),
    .xn_1_we0(fft_param1_15_U0_xn_1_we0),
    .xn_1_address1(fft_param1_15_U0_xn_1_address1),
    .xn_1_ce1(fft_param1_15_U0_xn_1_ce1),
    .xn_1_d1(fft_param1_15_U0_xn_1_d1),
    .xn_1_q1(32'd0),
    .xn_1_we1(fft_param1_15_U0_xn_1_we1),
    .out_fft_din(fft_param1_15_U0_out_fft_din),
    .out_fft_full_n(out_fft3_full_n),
    .out_fft_write(fft_param1_15_U0_out_fft_write),
    .p_read(fft_config1_data_V_c_channel_dout),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .xn_0_empty_n(1'b0),
    .xn_0_read(fft_param1_15_U0_xn_0_read),
    .xn_1_empty_n(1'b0),
    .xn_1_read(fft_param1_15_U0_xn_1_read),
    .p_read_ap_vld(1'b0),
    .ap_start(fft_param1_15_U0_ap_start),
    .ap_done(fft_param1_15_U0_ap_done),
    .ap_ready(fft_param1_15_U0_ap_ready),
    .ap_idle(fft_param1_15_U0_ap_idle),
    .ap_continue(fft_param1_15_U0_ap_continue)
);

fwd_fft_VITIS_LOOP_190_8_proc VITIS_LOOP_190_8_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_190_8_proc_U0_ap_start),
    .ap_done(VITIS_LOOP_190_8_proc_U0_ap_done),
    .ap_continue(VITIS_LOOP_190_8_proc_U0_ap_continue),
    .ap_idle(VITIS_LOOP_190_8_proc_U0_ap_idle),
    .ap_ready(VITIS_LOOP_190_8_proc_U0_ap_ready),
    .ctrl1_reg_dout(ctrl1_reg_c_dout),
    .ctrl1_reg_empty_n(ctrl1_reg_c_empty_n),
    .ctrl1_reg_read(VITIS_LOOP_190_8_proc_U0_ctrl1_reg_read),
    .out_fft3_dout(out_fft3_dout),
    .out_fft3_empty_n(out_fft3_empty_n),
    .out_fft3_read(VITIS_LOOP_190_8_proc_U0_out_fft3_read),
    .c_fft_row_op_st_din(VITIS_LOOP_190_8_proc_U0_c_fft_row_op_st_din),
    .c_fft_row_op_st_full_n(c_fft_row_op_st_full_n),
    .c_fft_row_op_st_write(VITIS_LOOP_190_8_proc_U0_c_fft_row_op_st_write),
    .p_read(pny_c_channel_dout),
    .p_read1(ctrl2_reg_c_channel_dout),
    .p_read2(y_7_c_channel_dout),
    .Row_Buffer_din(VITIS_LOOP_190_8_proc_U0_Row_Buffer_din),
    .Row_Buffer_full_n(Row_Buffer_full_n),
    .Row_Buffer_write(VITIS_LOOP_190_8_proc_U0_Row_Buffer_write)
);

fwd_fft_fifo_w32_d3_S y_7_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc21_U0_ap_return_2),
    .if_full_n(y_7_c_channel_full_n),
    .if_write(ap_channel_done_y_7_c_channel),
    .if_dout(y_7_c_channel_dout),
    .if_empty_n(y_7_c_channel_empty_n),
    .if_read(VITIS_LOOP_190_8_proc_U0_ap_ready)
);

fwd_fft_fifo_w32_d3_S ctrl2_reg_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc21_U0_ap_return_1),
    .if_full_n(ctrl2_reg_c_channel_full_n),
    .if_write(ap_channel_done_ctrl2_reg_c_channel),
    .if_dout(ctrl2_reg_c_channel_dout),
    .if_empty_n(ctrl2_reg_c_channel_empty_n),
    .if_read(VITIS_LOOP_190_8_proc_U0_ap_ready)
);

fwd_fft_fifo_w8_d3_S pny_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc21_U0_ap_return_0),
    .if_full_n(pny_c_channel_full_n),
    .if_write(ap_channel_done_pny_c_channel),
    .if_dout(pny_c_channel_dout),
    .if_empty_n(pny_c_channel_empty_n),
    .if_read(VITIS_LOOP_190_8_proc_U0_ap_ready)
);

fwd_fft_fifo_w16_d2_S_x fft_config1_data_V_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc21_U0_ap_return_3),
    .if_full_n(fft_config1_data_V_c_channel_full_n),
    .if_write(ap_channel_done_fft_config1_data_V_c_channel),
    .if_dout(fft_config1_data_V_c_channel_dout),
    .if_empty_n(fft_config1_data_V_c_channel_empty_n),
    .if_read(fft_param1_15_U0_ap_ready)
);

fwd_fft_fifo_w32_d3_S ctrl1_reg_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(VITIS_LOOP_181_7_proc_U0_ctrl1_reg_c_din),
    .if_full_n(ctrl1_reg_c_full_n),
    .if_write(VITIS_LOOP_181_7_proc_U0_ctrl1_reg_c_write),
    .if_dout(ctrl1_reg_c_dout),
    .if_empty_n(ctrl1_reg_c_empty_n),
    .if_read(VITIS_LOOP_190_8_proc_U0_ctrl1_reg_read)
);

fwd_fft_fifo_w64_d64_A out_fft3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fft_param1_15_U0_out_fft_din),
    .if_full_n(out_fft3_full_n),
    .if_write(fft_param1_15_U0_out_fft_write),
    .if_dout(out_fft3_dout),
    .if_empty_n(out_fft3_empty_n),
    .if_read(VITIS_LOOP_190_8_proc_U0_out_fft3_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_181_7_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_181_7_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_181_7_proc_U0_ap_ready <= ap_sync_VITIS_LOOP_181_7_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ctrl2_reg_c_channel <= 1'b0;
    end else begin
        if (((entry_proc21_U0_ap_done & entry_proc21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ctrl2_reg_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ctrl2_reg_c_channel <= ap_sync_channel_write_ctrl2_reg_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_fft_config1_data_V_c_channel <= 1'b0;
    end else begin
        if (((entry_proc21_U0_ap_done & entry_proc21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_fft_config1_data_V_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_fft_config1_data_V_c_channel <= ap_sync_channel_write_fft_config1_data_V_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in_fft_M_value <= 1'b0;
    end else begin
        if (((VITIS_LOOP_181_7_proc_U0_ap_done & VITIS_LOOP_181_7_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in_fft_M_value <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in_fft_M_value <= ap_sync_channel_write_in_fft_M_value;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_in_fft_M_value_1 <= 1'b0;
    end else begin
        if (((VITIS_LOOP_181_7_proc_U0_ap_done & VITIS_LOOP_181_7_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_in_fft_M_value_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_in_fft_M_value_1 <= ap_sync_channel_write_in_fft_M_value_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_pny_c_channel <= 1'b0;
    end else begin
        if (((entry_proc21_U0_ap_done & entry_proc21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_pny_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_pny_c_channel <= ap_sync_channel_write_pny_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_y_7_c_channel <= 1'b0;
    end else begin
        if (((entry_proc21_U0_ap_done & entry_proc21_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_y_7_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_y_7_c_channel <= ap_sync_channel_write_y_7_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc21_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc21_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc21_U0_ap_ready <= ap_sync_entry_proc21_U0_ap_ready;
        end
    end
end

assign Row_Buffer_din = VITIS_LOOP_190_8_proc_U0_Row_Buffer_din;

assign Row_Buffer_write = VITIS_LOOP_190_8_proc_U0_Row_Buffer_write;

assign VITIS_LOOP_181_7_proc_U0_ap_continue = (ap_sync_channel_write_in_fft_M_value_1 & ap_sync_channel_write_in_fft_M_value);

assign VITIS_LOOP_181_7_proc_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_181_7_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_full_n = in_fft_M_value_i_full_n;

assign VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_full_n = in_fft_M_value_1_i_full_n;

assign VITIS_LOOP_190_8_proc_U0_ap_continue = ap_continue;

assign VITIS_LOOP_190_8_proc_U0_ap_start = (y_7_c_channel_empty_n & pny_c_channel_empty_n & ctrl2_reg_c_channel_empty_n);

assign ap_channel_done_ctrl2_reg_c_channel = ((ap_sync_reg_channel_write_ctrl2_reg_c_channel ^ 1'b1) & entry_proc21_U0_ap_done);

assign ap_channel_done_fft_config1_data_V_c_channel = ((ap_sync_reg_channel_write_fft_config1_data_V_c_channel ^ 1'b1) & entry_proc21_U0_ap_done);

assign ap_channel_done_in_fft_M_value = ((ap_sync_reg_channel_write_in_fft_M_value ^ 1'b1) & VITIS_LOOP_181_7_proc_U0_ap_done);

assign ap_channel_done_in_fft_M_value_1 = ((ap_sync_reg_channel_write_in_fft_M_value_1 ^ 1'b1) & VITIS_LOOP_181_7_proc_U0_ap_done);

assign ap_channel_done_pny_c_channel = ((ap_sync_reg_channel_write_pny_c_channel ^ 1'b1) & entry_proc21_U0_ap_done);

assign ap_channel_done_y_7_c_channel = ((ap_sync_reg_channel_write_y_7_c_channel ^ 1'b1) & entry_proc21_U0_ap_done);

assign ap_done = VITIS_LOOP_190_8_proc_U0_ap_done;

assign ap_idle = (fft_param1_15_U0_ap_idle & (fft_config1_data_V_c_channel_empty_n ^ 1'b1) & (pny_c_channel_empty_n ^ 1'b1) & (ctrl2_reg_c_channel_empty_n ^ 1'b1) & (y_7_c_channel_empty_n ^ 1'b1) & (in_fft_M_value_1_t_empty_n ^ 1'b1) & (in_fft_M_value_t_empty_n ^ 1'b1) & entry_proc21_U0_ap_idle & VITIS_LOOP_190_8_proc_U0_ap_idle & VITIS_LOOP_181_7_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_VITIS_LOOP_181_7_proc_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_181_7_proc_U0_ap_ready | VITIS_LOOP_181_7_proc_U0_ap_ready);

assign ap_sync_channel_write_ctrl2_reg_c_channel = ((ctrl2_reg_c_channel_full_n & ap_channel_done_ctrl2_reg_c_channel) | ap_sync_reg_channel_write_ctrl2_reg_c_channel);

assign ap_sync_channel_write_fft_config1_data_V_c_channel = ((fft_config1_data_V_c_channel_full_n & ap_channel_done_fft_config1_data_V_c_channel) | ap_sync_reg_channel_write_fft_config1_data_V_c_channel);

assign ap_sync_channel_write_in_fft_M_value = ((ap_channel_done_in_fft_M_value & VITIS_LOOP_181_7_proc_U0_in_fft_M_value1_full_n) | ap_sync_reg_channel_write_in_fft_M_value);

assign ap_sync_channel_write_in_fft_M_value_1 = ((ap_channel_done_in_fft_M_value_1 & VITIS_LOOP_181_7_proc_U0_in_fft_M_value_22_full_n) | ap_sync_reg_channel_write_in_fft_M_value_1);

assign ap_sync_channel_write_pny_c_channel = ((pny_c_channel_full_n & ap_channel_done_pny_c_channel) | ap_sync_reg_channel_write_pny_c_channel);

assign ap_sync_channel_write_y_7_c_channel = ((y_7_c_channel_full_n & ap_channel_done_y_7_c_channel) | ap_sync_reg_channel_write_y_7_c_channel);

assign ap_sync_entry_proc21_U0_ap_ready = (entry_proc21_U0_ap_ready | ap_sync_reg_entry_proc21_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc21_U0_ap_ready & ap_sync_VITIS_LOOP_181_7_proc_U0_ap_ready);

assign c_fft_row_op_st_din = VITIS_LOOP_190_8_proc_U0_c_fft_row_op_st_din;

assign c_fft_row_op_st_write = VITIS_LOOP_190_8_proc_U0_c_fft_row_op_st_write;

assign c_ifmap_col_op_st_read = VITIS_LOOP_181_7_proc_U0_c_ifmap_col_op_st_read;

assign entry_proc21_U0_ap_continue = (ap_sync_channel_write_y_7_c_channel & ap_sync_channel_write_pny_c_channel & ap_sync_channel_write_fft_config1_data_V_c_channel & ap_sync_channel_write_ctrl2_reg_c_channel);

assign entry_proc21_U0_ap_start = ((ap_sync_reg_entry_proc21_U0_ap_ready ^ 1'b1) & ap_start);

assign fft_param1_15_U0_ap_continue = 1'b1;

assign fft_param1_15_U0_ap_start = (in_fft_M_value_t_empty_n & in_fft_M_value_1_t_empty_n & fft_config1_data_V_c_channel_empty_n);

endmodule //fwd_fft_dataflow_in_loop_VITIS_LOOP_177_6
