--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml modulated_signal_gen.twx modulated_signal_gen.ncd -o
modulated_signal_gen.twr modulated_signal_gen.pcf

Design file:              modulated_signal_gen.ncd
Physical constraint file: modulated_signal_gen.pcf
Device,package,speed:     xc6slx25t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FREQ_SEL<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DUTY_SEL<0> |   -1.090(R)|      FAST  |    3.795(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<1> |   -1.063(R)|      FAST  |    3.958(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<2> |   -1.067(R)|      FAST  |    4.749(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<3> |   -1.553(R)|      FAST  |    4.303(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<0>|   -1.179(R)|      FAST  |    4.169(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<1>|   -1.090(R)|      FAST  |    3.912(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<2>|   -0.860(R)|      FAST  |    4.756(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<3>|   -1.537(R)|      FAST  |    4.651(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<4>|   -1.329(R)|      FAST  |    3.935(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock FREQ_SEL<1>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DUTY_SEL<0> |   -0.993(R)|      FAST  |    3.582(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<1> |   -0.966(R)|      FAST  |    3.745(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<2> |   -0.970(R)|      FAST  |    4.536(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<3> |   -1.456(R)|      FAST  |    4.090(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<0>|   -1.082(R)|      FAST  |    3.956(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<1>|   -0.993(R)|      FAST  |    3.699(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<2>|   -0.763(R)|      FAST  |    4.543(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<3>|   -1.440(R)|      FAST  |    4.438(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<4>|   -1.232(R)|      FAST  |    3.722(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock FREQ_SEL<2>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DUTY_SEL<0> |   -0.905(R)|      FAST  |    3.323(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<1> |   -0.878(R)|      FAST  |    3.486(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<2> |   -0.882(R)|      FAST  |    4.277(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<3> |   -1.368(R)|      FAST  |    3.831(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<0>|   -0.994(R)|      FAST  |    3.697(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<1>|   -0.905(R)|      FAST  |    3.440(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<2>|   -0.675(R)|      FAST  |    4.284(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<3>|   -1.352(R)|      FAST  |    4.179(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<4>|   -1.144(R)|      FAST  |    3.463(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock USER_CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DUTY_SEL<0> |    0.060(R)|      FAST  |    3.884(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<1> |    0.087(R)|      FAST  |    4.047(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<2> |    0.083(R)|      FAST  |    4.838(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
DUTY_SEL<3> |   -0.403(R)|      FAST  |    4.392(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<0>|   -0.029(R)|      FAST  |    4.258(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<1>|    0.060(R)|      FAST  |    4.001(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<2>|    0.290(R)|      FAST  |    4.845(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<3>|   -0.387(R)|      FAST  |    4.740(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
PHASE_SEL<4>|   -0.179(R)|      FAST  |    4.024(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock FREQ_SEL<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FREQ_SEL<0>    |    2.922|         |         |         |
FREQ_SEL<1>    |    2.922|         |         |         |
FREQ_SEL<2>    |    2.922|         |         |         |
USER_CLOCK     |    2.922|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FREQ_SEL<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FREQ_SEL<0>    |    2.922|         |         |         |
FREQ_SEL<1>    |    2.922|         |         |         |
FREQ_SEL<2>    |    2.922|         |         |         |
USER_CLOCK     |    2.922|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FREQ_SEL<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FREQ_SEL<0>    |    2.922|         |         |         |
FREQ_SEL<1>    |    2.922|         |         |         |
FREQ_SEL<2>    |    2.922|         |         |         |
USER_CLOCK     |    2.922|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FREQ_SEL<0>    |    2.922|         |         |         |
FREQ_SEL<1>    |    2.922|         |         |         |
FREQ_SEL<2>    |    2.922|         |         |         |
USER_CLOCK     |    2.922|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 07 15:26:52 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 237 MB



