 
****************************************
Report : design
Design : fft_chip
Version: D-2010.03-SP5-3
Date   : Fri Mar 22 09:02:48 2019
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    slow (File: /home/student/Desktop/Workspace/SMIC18/db/slow.db)
    SP018W_V1p5_max (File: /home/student/Desktop/Workspace/SMIC18/db/SP018W_V1p5_max.db)

Local Link Library:

    {slow.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : slow
    Library : slow
    Process :   1.00
    Temperature : 125.00
    Voltage :   1.62
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   smic18_wl10
Location       :   slow
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1