# vsim -vopt -voptargs="+acc" -coverage -c -do "coverage save -onexit -codeAll ../sim/covdb_reg.ucdb; log -r /* ;run -all; quit" register_tb -work ../sim -l ../sim/simulation_reg.log -wlf ../sim/reg_wv/waveform_reg.wlf 
# Start time: 10:30:31 on May 15,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.register_tb(fast)
# Loading work.register(fast)
# coverage save -onexit -codeAll ../sim/covdb_reg.ucdb
#  log -r /* 
# run -all
# Time                   50: Wrote aaaaffff to address 00000000
# Time                   65: Read 00000000 from address 00000000
# ** Error: Write/read mismatch for RGPIO_OUT: 00000000
#    Time: 65 ns  Scope: register_tb File: ../src/register_tb.sv Line: 89
# Time                   80: Wrote aaaa5555 to address 00000004
# Time                   95: Read aaaa5555 from address 00000004
# Time                  110: Wrote ffff0000 to address 00000008
# Time                  125: Read ffff0000 from address 00000008
# Time                  140: Wrote 5555aaaa to address 0000000c
# Time                  155: Read 5555aaaa from address 0000000c
# Time                  170: Wrote 5555aaaa to address 00000010
# Time                  185: Read 5555aaaa from address 00000010
# Time                  200: Wrote 5555aaaa to address 00000014
# Time                  215: Read 5555aaaa from address 00000014
# Time                  230: Wrote 00000003 to address 00000018
# Time                  245: Read 00000003 from address 00000018
# Time                  260: Wrote ffff0f0f to address 0000001c
# Time                  275: Read ffff0f0f from address 0000001c
# Time                  290: Wrote ffff0f0f to address 00000020
# Time                  305: Read ffff0f0f from address 00000020
# Time                  320: Wrote ffff0f0f to address 00000024
# Time                  335: Read ffff0f0f from address 00000024
# Time                  370: Wrote ffffffff to address 00000008
# Time                  390: Wrote 12345678 to address 00000004
# Time                  410: Wrote ffffffff to address 00000014
# Time                  430: Wrote 00000000 to address 00000020
# Time                  445: Read 00000000 from address 00000000
# ** Error: Input sampling with sys_clk failed: 00000000
#    Time: 445 ns  Scope: register_tb File: ../src/register_tb.sv Line: 148
# Time                  460: Wrote ffffffff to address 00000020
# Time                  480: Wrote 00000000 to address 00000024
# Time                  495: Read 00000000 from address 00000024
# Time                  505: Read 00000000 from address 00000000
# Verified via waveform
# Time                  520: Wrote ffffffff to address 00000024
# Time                  535: Read ffffffff from address 00000024
# Time                  545: Read ffffffff from address 00000000
# Verified via waveform
# Time                  560: Wrote 00000000 to address 00000008
# Time                  580: Wrote 00000000 to address 00000020
# Time                  600: Wrote 000000ff to address 0000000c
# Time                  620: Wrote 000000ff to address 00000010
# Time                  640: Wrote 00000001 to address 00000018
# Time                  665: Read 00000001 from address 0000001c
# Time                  675: Read 000000ff from address 00000018
# Interrupts verified
# Time                  690: Wrote 00000000 to address 0000001c
# Time                  705: Read 00000000 from address 00000018
# Time                  720: Wrote 00000000 to address 00000010
# Time                  745: Read 00000000 from address 0000001c
# Interrupts working in negedge
# Time                  760: Wrote 0000ffff to address 00000008
# Time                  780: Wrote 0000abcd to address 00000004
# Time                  795: Read 0000abcd from address 00000000
# Time                  805: Read 12340000 from address 0000007a
# All tests completed successfully
# ** Note: $finish    : ../src/register_tb.sv(200)
#    Time: 905 ns  Iteration: 0  Instance: /register_tb
# Saving coverage database on exit...
# End time: 10:30:31 on May 15,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
