Analysis & Synthesis report for Proyecto2
Mon Jun 16 22:30:09 2025
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated
 15. Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_PC
 16. Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_regA1
 17. Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_regA2
 18. Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_ALUInputA
 19. Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_ALUInputB
 20. Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|alu:alu_unit
 21. Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|alu:alu_unit|sum_N:sumN
 22. Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|alu:alu_unit|nBitsSubstractor:subs
 23. Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_WriteData
 24. Parameter Settings for User Entity Instance: DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: DataMemory:video_memory|readMUX:mux_u
 26. Parameter Settings for User Entity Instance: clock_div:clock_divider
 27. Parameter Settings for User Entity Instance: counter:counter_pause
 28. Parameter Settings for User Entity Instance: timer:timer_count|counter:second
 29. Parameter Settings for User Entity Instance: screen_drawer:screen
 30. Parameter Settings for User Entity Instance: screen_drawer:screen|counter:counter_x
 31. Parameter Settings for User Entity Instance: screen_drawer:screen|counter:counter_y
 32. Parameter Settings for User Entity Instance: vga_driver:driver|video_sync_generator:video_sync
 33. Parameter Settings for User Entity Instance: counter:counter_read
 34. Parameter Settings for Inferred Entity Instance: screen_drawer:screen|lpm_mult:Mult1_rtl_0
 35. altsyncram Parameter Settings by Entity Instance
 36. lpm_mult Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "counter:counter_read"
 38. Port Connectivity Checks: "screen_drawer:screen|counter:counter_y"
 39. Port Connectivity Checks: "screen_drawer:screen|counter:counter_x"
 40. Port Connectivity Checks: "timer:timer_count|counter:second"
 41. Port Connectivity Checks: "BinToBCD:res_converter"
 42. Port Connectivity Checks: "counter:counter_pause"
 43. Port Connectivity Checks: "DataMemory:video_memory|ram_vid:mi_ram"
 44. Port Connectivity Checks: "DataMemory:video_memory|Deco:deco_inst"
 45. Port Connectivity Checks: "DataMemory:video_memory"
 46. Port Connectivity Checks: "ProcesadorARMv4:proc|alu:alu_unit|nBitsSubstractor:subs|fullAdder:adder_loop[0].adder"
 47. Port Connectivity Checks: "ProcesadorARMv4:proc|mux2to1:mux_ALUInputA"
 48. Port Connectivity Checks: "ProcesadorARMv4:proc|mux2to1:mux_regA1"
 49. Port Connectivity Checks: "ProcesadorARMv4:proc"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages
 53. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 16 22:30:09 2025       ;
; Quartus Prime Version           ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                   ; Proyecto2                                   ;
; Top-level Entity Name           ; Proyecto2                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 168                                         ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Proyecto2          ; Proyecto2          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; ram_vid.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v                   ;         ;
; sum_N.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/sum_N.sv                    ;         ;
; RegisterFile.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/RegisterFile.sv             ;         ;
; readMUX.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/readMUX.sv                  ;         ;
; Proyecto2.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv                ;         ;
; ProcesadorARMv4.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv          ;         ;
; PCLogic.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/PCLogic.sv                  ;         ;
; nBitsSubstractor.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/nBitsSubstractor.sv         ;         ;
; mux2to1.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/mux2to1.sv                  ;         ;
; MainDecoder.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/MainDecoder.sv              ;         ;
; InstMemory.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv               ;         ;
; fullAdder.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/fullAdder.sv                ;         ;
; extend.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/extend.sv                   ;         ;
; Decoder.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv                  ;         ;
; DataMemory.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv               ;         ;
; ControlUnit.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ControlUnit.sv              ;         ;
; ConditionCheck.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionCheck.sv           ;         ;
; ConditionalLogic.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionalLogic.sv         ;         ;
; ALUDecoder.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ALUDecoder.sv               ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/alu.sv                      ;         ;
; VGA/color_decoder.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/color_decoder.sv        ;         ;
; VGA/video_sync_generator.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv ;         ;
; VGA/vga_driver.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/vga_driver.sv           ;         ;
; VGA/screen_drawer.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv        ;         ;
; VGA/counter.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv              ;         ;
; VGA/clock_div.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv            ;         ;
; Deco.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Deco.sv                     ;         ;
; VGA/sprites.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/sprites.sv              ;         ;
; timer.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/timer.sv                    ;         ;
; seven_segment_driver.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/seven_segment_driver.sv     ;         ;
; BinToBCD.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BinToBCD.sv                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_sen2.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                              ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                              ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                              ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                               ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                              ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                               ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                              ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                            ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                          ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                               ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                              ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                           ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                               ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                              ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                   ;         ;
; db/add_sub_t7h.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/add_sub_t7h.tdf          ;         ;
; db/add_sub_89h.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/add_sub_89h.tdf          ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                              ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2373                                   ;
;                                             ;                                        ;
; Combinational ALUT usage for logic          ; 3014                                   ;
;     -- 7 input functions                    ; 295                                    ;
;     -- 6 input functions                    ; 1435                                   ;
;     -- 5 input functions                    ; 418                                    ;
;     -- 4 input functions                    ; 381                                    ;
;     -- <=3 input functions                  ; 485                                    ;
;                                             ;                                        ;
; Dedicated logic registers                   ; 168                                    ;
;                                             ;                                        ;
; I/O pins                                    ; 68                                     ;
;                                             ;                                        ;
; Total DSP Blocks                            ; 3                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; screen_drawer:screen|closed_address[4] ;
; Maximum fan-out                             ; 798                                    ;
; Total fan-out                               ; 16331                                  ;
; Average fan-out                             ; 4.92                                   ;
+---------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name          ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |Proyecto2                                     ; 3014 (4)            ; 168 (6)                   ; 0                 ; 3          ; 68   ; 0            ; |Proyecto2                                                                                                                              ; Proyecto2            ; work         ;
;    |BinToBCD:res_converter|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|BinToBCD:res_converter                                                                                                       ; BinToBCD             ; work         ;
;    |clock_div:clock_divider|                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|clock_div:clock_divider                                                                                                      ; clock_div            ; work         ;
;    |counter:counter_pause|                     ; 32 (32)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|counter:counter_pause                                                                                                        ; counter              ; work         ;
;    |counter:counter_read|                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|counter:counter_read                                                                                                         ; counter              ; work         ;
;    |screen_drawer:screen|                      ; 2898 (2831)         ; 80 (60)                   ; 0                 ; 3          ; 0    ; 0            ; |Proyecto2|screen_drawer:screen                                                                                                         ; screen_drawer        ; work         ;
;       |color_decoder:decoder|                  ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|screen_drawer:screen|color_decoder:decoder                                                                                   ; color_decoder        ; work         ;
;       |counter:counter_x|                      ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|screen_drawer:screen|counter:counter_x                                                                                       ; counter              ; work         ;
;       |counter:counter_y|                      ; 15 (15)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|screen_drawer:screen|counter:counter_y                                                                                       ; counter              ; work         ;
;       |lpm_mult:Mult1_rtl_0|                   ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|screen_drawer:screen|lpm_mult:Mult1_rtl_0                                                                                    ; lpm_mult             ; work         ;
;          |multcore:mult_core|                  ; 15 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|screen_drawer:screen|lpm_mult:Mult1_rtl_0|multcore:mult_core                                                                 ; multcore             ; work         ;
;             |mpar_add:padder|                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|screen_drawer:screen|lpm_mult:Mult1_rtl_0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add             ; work         ;
;                |lpm_add_sub:adder[0]|          ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|screen_drawer:screen|lpm_mult:Mult1_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub          ; work         ;
;                   |add_sub_t7h:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|screen_drawer:screen|lpm_mult:Mult1_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_t7h:auto_generated ; add_sub_t7h          ; work         ;
;    |seven_segment_driver:seg0|                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|seven_segment_driver:seg0                                                                                                    ; seven_segment_driver ; work         ;
;    |timer:timer_count|                         ; 36 (4)              ; 29 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|timer:timer_count                                                                                                            ; timer                ; work         ;
;       |counter:second|                         ; 32 (32)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|timer:timer_count|counter:second                                                                                             ; counter              ; work         ;
;    |vga_driver:driver|                         ; 33 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|vga_driver:driver                                                                                                            ; vga_driver           ; work         ;
;       |video_sync_generator:video_sync|        ; 33 (33)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Proyecto2|vga_driver:driver|video_sync_generator:video_sync                                                                            ; video_sync_generator ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |Proyecto2|DataMemory:video_memory|ram_vid:mi_ram ; ram_vid.v       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; A[1..11,15..21]                        ; Merged with A[0]                       ;
; screen_drawer:screen|heart_address[0]  ; Lost fanout                            ;
; screen_drawer:screen|p1_address[0]     ; Lost fanout                            ;
; screen_drawer:screen|p2_address[0]     ; Lost fanout                            ;
; correct_door_1[1]                      ; Stuck at GND due to stuck port data_in ;
; p1_lives[0]                            ; Stuck at GND due to stuck port data_in ;
; A[0,12..14]                            ; Lost fanout                            ;
; clock_div:clock_divider|counter[1]     ; Stuck at GND due to stuck port data_in ;
; p2_lives[1]                            ; Merged with p2_lives[0]                ;
; enable                                 ; Merged with time_up                    ;
; Total Number of Removed Registers = 30 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 168   ;
; Number of registers using Synchronous Clear  ; 89    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 25    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 130   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; clock_div:clock_divider|counter[0]     ; 2       ;
; p1_lives[1]                            ; 6       ;
; p2_lives[0]                            ; 7       ;
; correct_door_1[0]                      ; 4       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Proyecto2|screen_drawer:screen|counter:counter_x|q[4] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Proyecto2|counter:counter_read|q[0]                   ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Proyecto2|counter:counter_pause|q[20]                 ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Proyecto2|timer:timer_count|counter:second|q[5]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Proyecto2|screen_drawer:screen|counter:counter_y|q[6] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Proyecto2|screen_drawer:screen|open_address[3]        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Proyecto2|screen_drawer:screen|p2_address[7]          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Proyecto2|screen_drawer:screen|p1_address[3]          ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |Proyecto2|screen_drawer:screen|closed_address[14]     ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |Proyecto2|screen_drawer:screen|open_address[8]        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Proyecto2|screen_drawer:screen|closed_address[3]      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |Proyecto2|screen_drawer:screen|heart_address[3]       ;
; 37:1               ; 4 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |Proyecto2|screen_drawer:screen|color[3]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Proyecto2|screen_drawer:screen|counter:counter_y|q[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto2|screen_drawer:screen|closed_address         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_PC ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; m              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_regA1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; m              ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_regA2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; m              ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_ALUInputA ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; m              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_ALUInputB ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; m              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|alu:alu_unit ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; W              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|alu:alu_unit|sum_N:sumN ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; m              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|alu:alu_unit|nBitsSubstractor:subs ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProcesadorARMv4:proc|mux2to1:mux_WriteData ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; m              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_sen2      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:video_memory|readMUX:mux_u ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_div:clock_divider ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DIV            ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_pause ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 25    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:timer_count|counter:second ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 25    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_drawer:screen ;
+-----------------+-------+-----------------------------------------+
; Parameter Name  ; Value ; Type                                    ;
+-----------------+-------+-----------------------------------------+
; hori_back       ; 144   ; Signed Integer                          ;
; vert_back       ; 34    ; Signed Integer                          ;
; DOOR_WIDTH      ; 112   ; Signed Integer                          ;
; DOOR_HEIGHT     ; 156   ; Signed Integer                          ;
; offset_x        ; 240   ; Signed Integer                          ;
; offset_y        ; 162   ; Signed Integer                          ;
; HEART_WIDTH     ; 22    ; Signed Integer                          ;
; HEART_HEIGHT    ; 20    ; Signed Integer                          ;
; heart_offset_x  ; 240   ; Signed Integer                          ;
; heart_offset_y  ; 100   ; Signed Integer                          ;
; PLAYER_WIDTH    ; 24    ; Signed Integer                          ;
; PLAYER_HEIGHT   ; 30    ; Signed Integer                          ;
; p1_offset_x     ; 256   ; Signed Integer                          ;
; p2_offset_x     ; 312   ; Signed Integer                          ;
; player_offset_y ; 320   ; Signed Integer                          ;
+-----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_drawer:screen|counter:counter_x ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_drawer:screen|counter:counter_y ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:driver|video_sync_generator:video_sync ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                        ;
; hori_back      ; 144   ; Signed Integer                                                        ;
; hori_front     ; 16    ; Signed Integer                                                        ;
; vert_line      ; 525   ; Signed Integer                                                        ;
; vert_back      ; 34    ; Signed Integer                                                        ;
; vert_front     ; 11    ; Signed Integer                                                        ;
; H_sync_cycle   ; 96    ; Signed Integer                                                        ;
; V_sync_cycle   ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_read ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; N              ; 2     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: screen_drawer:screen|lpm_mult:Mult1_rtl_0 ;
+------------------------------------------------+-----------+-------------------------------+
; Parameter Name                                 ; Value     ; Type                          ;
+------------------------------------------------+-----------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 9         ; Untyped                       ;
; LPM_WIDTHB                                     ; 5         ; Untyped                       ;
; LPM_WIDTHP                                     ; 14        ; Untyped                       ;
; LPM_WIDTHR                                     ; 14        ; Untyped                       ;
; LPM_WIDTHS                                     ; 1         ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                       ;
; LPM_PIPELINE                                   ; 0         ; Untyped                       ;
; LATENCY                                        ; 0         ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; YES       ; Untyped                       ;
; USE_EAB                                        ; OFF       ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO        ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                       ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                       ;
+------------------------------------------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                      ;
; Entity Instance                           ; DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                    ;
+---------------------------------------+-------------------------------------------+
; Name                                  ; Value                                     ;
+---------------------------------------+-------------------------------------------+
; Number of entity instances            ; 1                                         ;
; Entity Instance                       ; screen_drawer:screen|lpm_mult:Mult1_rtl_0 ;
;     -- LPM_WIDTHA                     ; 9                                         ;
;     -- LPM_WIDTHB                     ; 5                                         ;
;     -- LPM_WIDTHP                     ; 14                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                       ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
+---------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:counter_read"                                                                                                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; max        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; done       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "screen_drawer:screen|counter:counter_y" ;
+-----------+--------+----------+------------------------------------+
; Port      ; Type   ; Severity ; Details                            ;
+-----------+--------+----------+------------------------------------+
; max[3..2] ; Input  ; Info     ; Stuck at VCC                       ;
; max[8..4] ; Input  ; Info     ; Stuck at GND                       ;
; max[1..0] ; Input  ; Info     ; Stuck at GND                       ;
; max[9]    ; Input  ; Info     ; Stuck at VCC                       ;
; done      ; Output ; Info     ; Explicitly unconnected             ;
+-----------+--------+----------+------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "screen_drawer:screen|counter:counter_x" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; enable    ; Input ; Info     ; Stuck at VCC                        ;
; max[9..8] ; Input ; Info     ; Stuck at VCC                        ;
; max[4..0] ; Input ; Info     ; Stuck at VCC                        ;
; max[7..5] ; Input ; Info     ; Stuck at GND                        ;
+-----------+-------+----------+-------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_count|counter:second" ;
+-------------+--------+----------+----------------------------+
; Port        ; Type   ; Severity ; Details                    ;
+-------------+--------+----------+----------------------------+
; max[22..18] ; Input  ; Info     ; Stuck at VCC               ;
; max[14..11] ; Input  ; Info     ; Stuck at VCC               ;
; max[10..7]  ; Input  ; Info     ; Stuck at GND               ;
; max[5..0]   ; Input  ; Info     ; Stuck at GND               ;
; max[24]     ; Input  ; Info     ; Stuck at VCC               ;
; max[23]     ; Input  ; Info     ; Stuck at GND               ;
; max[17]     ; Input  ; Info     ; Stuck at GND               ;
; max[16]     ; Input  ; Info     ; Stuck at VCC               ;
; max[15]     ; Input  ; Info     ; Stuck at GND               ;
; max[6]      ; Input  ; Info     ; Stuck at VCC               ;
; q           ; Output ; Info     ; Explicitly unconnected     ;
+-------------+--------+----------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinToBCD:res_converter"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bcd[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "counter:counter_pause"        ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; max[22..18] ; Input  ; Info     ; Stuck at VCC           ;
; max[14..11] ; Input  ; Info     ; Stuck at VCC           ;
; max[10..7]  ; Input  ; Info     ; Stuck at GND           ;
; max[5..0]   ; Input  ; Info     ; Stuck at GND           ;
; max[24]     ; Input  ; Info     ; Stuck at VCC           ;
; max[23]     ; Input  ; Info     ; Stuck at GND           ;
; max[17]     ; Input  ; Info     ; Stuck at GND           ;
; max[16]     ; Input  ; Info     ; Stuck at VCC           ;
; max[15]     ; Input  ; Info     ; Stuck at GND           ;
; max[6]      ; Input  ; Info     ; Stuck at VCC           ;
; q           ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:video_memory|ram_vid:mi_ram"                                                                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "address_b[2..1]" will be connected to GND.                                  ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q_b       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q_b[31..1]" have no fanouts                                                           ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:video_memory|Deco:deco_inst"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; wem  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; we1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; we2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:video_memory"                                                                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WE        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcesadorARMv4:proc|alu:alu_unit|nBitsSubstractor:subs|fullAdder:adder_loop[0].adder" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcesadorARMv4:proc|mux2to1:mux_ALUInputA" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "ProcesadorARMv4:proc|mux2to1:mux_regA1" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcesadorARMv4:proc"                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; AddressDataMem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; leds_registers ; Output ; Info     ; Explicitly unconnected                                                              ;
; ALUres         ; Output ; Info     ; Explicitly unconnected                                                              ;
; F32            ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 168                         ;
;     CLR               ; 4                           ;
;     CLR SCLR          ; 11                          ;
;     ENA               ; 54                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 58                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 10                          ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 3041                        ;
;     arith             ; 182                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 124                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 7                           ;
;     extend            ; 295                         ;
;         7 data inputs ; 295                         ;
;     normal            ; 2399                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 115                         ;
;         4 data inputs ; 344                         ;
;         5 data inputs ; 411                         ;
;         6 data inputs ; 1435                        ;
;     shared            ; 165                         ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 32                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 68                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 5.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Mon Jun 16 22:29:44 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram_vid.v
    Info (12023): Found entity 1: ram_vid File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file test_proyecto2.sv
    Info (12023): Found entity 1: test_Proyecto2 File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/test_Proyecto2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sum_n.sv
    Info (12023): Found entity 1: sum_N File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/sum_N.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.sv
    Info (12023): Found entity 1: RegisterFile File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/RegisterFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file readmux.sv
    Info (12023): Found entity 1: readMUX File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/readMUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_gen.sv
    Info (12023): Found entity 1: random_gen File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/random_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file proyecto2.sv
    Info (12023): Found entity 1: Proyecto2 File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file procesadorarmv4.sv
    Info (12023): Found entity 1: ProcesadorARMv4 File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pclogic.sv
    Info (12023): Found entity 1: PCLogic File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/PCLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nbitssubstractor.sv
    Info (12023): Found entity 1: nBitsSubstractor File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/nBitsSubstractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.sv
    Info (12023): Found entity 1: mux2to1 File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/mux2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maindecoder.sv
    Info (12023): Found entity 1: MainDecoder File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/MainDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instmemory.sv
    Info (12023): Found entity 1: InstMemory File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.sv
    Info (12023): Found entity 1: fullAdder File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/fullAdder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file division.sv
    Info (12023): Found entity 1: division File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/division.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.sv
    Info (12023): Found entity 1: DataMemory File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditioncheck.sv
    Info (12023): Found entity 1: ConditionCheck File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionCheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditionallogic.sv
    Info (12023): Found entity 1: ConditionalLogic File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionalLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aludecoder.sv
    Info (12023): Found entity 1: ALUDecoder File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ALUDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/color_decoder.sv
    Info (12023): Found entity 1: color_decoder File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/color_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/video_sync_generator.sv
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_driver.sv
    Info (12023): Found entity 1: vga_driver File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/vga_driver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga/screen_drawer.sv
    Info (12023): Found entity 1: screen_drawer File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/clock_div.sv
    Info (12023): Found entity 1: clock_div File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deco.sv
    Info (12023): Found entity 1: Deco File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Deco.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/sprites.sv
    Info (12023): Found entity 1: sprites File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/sprites.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file baudrate.sv
    Info (12023): Found entity 1: BaudRate File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BaudRate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sec_conx.sv
    Info (12023): Found entity 1: Sec_conx File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Sec_conx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_conx.sv
    Info (12023): Found entity 1: UART_Conx File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/UART_Conx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.sv
    Info (12023): Found entity 1: debounce File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/debounce.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: timer File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/timer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment_driver.sv
    Info (12023): Found entity 1: seven_segment_driver File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/seven_segment_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bintobcd.sv
    Info (12023): Found entity 1: BinToBCD File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BinToBCD.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Proyecto2.sv(21): created implicit net for "instr" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 21
Warning (10236): Verilog HDL Implicit Net warning at Proyecto2.sv(22): created implicit net for "PC_led" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 22
Warning (10236): Verilog HDL Implicit Net warning at Proyecto2.sv(50): created implicit net for "mem" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 50
Warning (10236): Verilog HDL Implicit Net warning at DataMemory.sv(33): created implicit net for "addr_b" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv Line: 33
Warning (10236): Verilog HDL Implicit Net warning at DataMemory.sv(40): created implicit net for "q_b" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv Line: 40
Warning (10236): Verilog HDL Implicit Net warning at main.sv(31): created implicit net for "reset" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv Line: 31
Info (12127): Elaborating entity "Proyecto2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Proyecto2.sv(21): object "instr" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 21
Warning (10036): Verilog HDL or VHDL warning at Proyecto2.sv(22): object "PC_led" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 22
Warning (10036): Verilog HDL or VHDL warning at Proyecto2.sv(50): object "mem" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 50
Warning (10036): Verilog HDL or VHDL warning at Proyecto2.sv(92): object "correct_door_2" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 92
Warning (10036): Verilog HDL or VHDL warning at Proyecto2.sv(108): object "max_time" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 108
Warning (10230): Verilog HDL assignment warning at Proyecto2.sv(21): truncated value with size 32 to match size of target (1) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 21
Warning (10230): Verilog HDL assignment warning at Proyecto2.sv(22): truncated value with size 32 to match size of target (1) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 22
Warning (10230): Verilog HDL assignment warning at Proyecto2.sv(50): truncated value with size 32 to match size of target (1) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 50
Warning (10034): Output port "LEDR[9..2]" at Proyecto2.sv(9) has no driver File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 9
Info (12128): Elaborating entity "InstMemory" for hierarchy "InstMemory:inst_mem" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 30
Warning (10030): Net "instructionMemory.data_a" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv Line: 6
Warning (10030): Net "instructionMemory.waddr_a" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv Line: 6
Warning (10030): Net "instructionMemory.we_a" at InstMemory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv Line: 6
Info (12128): Elaborating entity "ProcesadorARMv4" for hierarchy "ProcesadorARMv4:proc" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 66
Warning (10036): Verilog HDL or VHDL warning at ProcesadorARMv4.sv(26): object "PCPlus8" assigned a value but never read File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv Line: 26
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ProcesadorARMv4:proc|ControlUnit:ctrl_unit" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv Line: 51
Info (12128): Elaborating entity "Decoder" for hierarchy "ProcesadorARMv4:proc|ControlUnit:ctrl_unit|Decoder:decoder" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ControlUnit.sv Line: 43
Info (12128): Elaborating entity "MainDecoder" for hierarchy "ProcesadorARMv4:proc|ControlUnit:ctrl_unit|Decoder:decoder|MainDecoder:main_decoder" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv Line: 31
Info (12128): Elaborating entity "PCLogic" for hierarchy "ProcesadorARMv4:proc|ControlUnit:ctrl_unit|Decoder:decoder|PCLogic:pc_logic" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv Line: 38
Info (12128): Elaborating entity "ALUDecoder" for hierarchy "ProcesadorARMv4:proc|ControlUnit:ctrl_unit|Decoder:decoder|ALUDecoder:alu_decoder" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv Line: 47
Warning (10270): Verilog HDL Case Statement warning at ALUDecoder.sv(20): incomplete case statement has no default case item File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ALUDecoder.sv Line: 20
Info (12128): Elaborating entity "ConditionalLogic" for hierarchy "ProcesadorARMv4:proc|ControlUnit:ctrl_unit|ConditionalLogic:conditional_logic" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ControlUnit.sv Line: 59
Info (12128): Elaborating entity "ConditionCheck" for hierarchy "ProcesadorARMv4:proc|ControlUnit:ctrl_unit|ConditionalLogic:conditional_logic|ConditionCheck:condition_check" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionalLogic.sv Line: 46
Info (12128): Elaborating entity "mux2to1" for hierarchy "ProcesadorARMv4:proc|mux2to1:mux_PC" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv Line: 66
Info (12128): Elaborating entity "mux2to1" for hierarchy "ProcesadorARMv4:proc|mux2to1:mux_regA1" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv Line: 83
Info (12128): Elaborating entity "RegisterFile" for hierarchy "ProcesadorARMv4:proc|RegisterFile:reg_file" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv Line: 107
Critical Warning (10237): Verilog HDL warning at RegisterFile.sv(21): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/RegisterFile.sv Line: 21
Info (12128): Elaborating entity "extend" for hierarchy "ProcesadorARMv4:proc|extend:ext_unit" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv Line: 115
Info (12128): Elaborating entity "alu" for hierarchy "ProcesadorARMv4:proc|alu:alu_unit" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv Line: 145
Info (12128): Elaborating entity "sum_N" for hierarchy "ProcesadorARMv4:proc|alu:alu_unit|sum_N:sumN" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/alu.sv Line: 26
Info (12128): Elaborating entity "nBitsSubstractor" for hierarchy "ProcesadorARMv4:proc|alu:alu_unit|nBitsSubstractor:subs" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/alu.sv Line: 37
Info (12128): Elaborating entity "fullAdder" for hierarchy "ProcesadorARMv4:proc|alu:alu_unit|nBitsSubstractor:subs|fullAdder:adder_loop[0].adder" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/nBitsSubstractor.sv Line: 37
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:video_memory" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 80
Info (12128): Elaborating entity "Deco" for hierarchy "DataMemory:video_memory|Deco:deco_inst" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv Line: 23
Info (12128): Elaborating entity "ram_vid" for hierarchy "DataMemory:video_memory|ram_vid:mi_ram" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v Line: 98
Info (12130): Elaborated megafunction instantiation "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v Line: 98
Info (12133): Instantiated megafunction "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sen2.tdf
    Info (12023): Found entity 1: altsyncram_sen2 File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sen2" for hierarchy "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "readMUX" for hierarchy "DataMemory:video_memory|readMUX:mux_u" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv Line: 50
Info (12128): Elaborating entity "clock_div" for hierarchy "clock_div:clock_divider" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 87
Warning (10230): Verilog HDL assignment warning at clock_div.sv(5): truncated value with size 32 to match size of target (2) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv Line: 5
Warning (10230): Verilog HDL assignment warning at clock_div.sv(9): truncated value with size 32 to match size of target (2) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv Line: 9
Info (12128): Elaborating entity "counter" for hierarchy "counter:counter_pause" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 101
Warning (10230): Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (25) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv Line: 18
Info (12128): Elaborating entity "seven_segment_driver" for hierarchy "seven_segment_driver:seg0" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 112
Info (12128): Elaborating entity "BinToBCD" for hierarchy "BinToBCD:res_converter" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 115
Warning (10230): Verilog HDL assignment warning at BinToBCD.sv(24): truncated value with size 32 to match size of target (4) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BinToBCD.sv Line: 24
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer_count" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 125
Info (12128): Elaborating entity "screen_drawer" for hierarchy "screen_drawer:screen" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 138
Info (12128): Elaborating entity "counter" for hierarchy "screen_drawer:screen|counter:counter_x" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv Line: 14
Warning (10230): Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (10) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv Line: 18
Info (12128): Elaborating entity "sprites" for hierarchy "screen_drawer:screen|sprites:sprites" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv Line: 55
Info (12128): Elaborating entity "color_decoder" for hierarchy "screen_drawer:screen|color_decoder:decoder" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv Line: 62
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:driver" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 150
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_driver:driver|video_sync_generator:video_sync" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/vga_driver.sv Line: 19
Warning (10230): Verilog HDL assignment warning at video_sync_generator.sv(38): truncated value with size 32 to match size of target (10) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv Line: 38
Warning (10230): Verilog HDL assignment warning at video_sync_generator.sv(41): truncated value with size 32 to match size of target (11) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv Line: 41
Info (12128): Elaborating entity "counter" for hierarchy "counter:counter_read" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 170
Warning (10230): Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (2) File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv Line: 18
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "WD[31]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[30]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[29]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[28]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[27]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[26]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[25]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[24]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[23]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[22]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[21]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[20]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[19]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[18]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[17]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[16]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[15]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[14]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[13]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[12]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[11]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[10]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[9]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[8]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[7]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[6]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[5]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[4]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[3]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[2]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[1]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[0]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "WD[31]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[30]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[29]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[28]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[27]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[26]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[25]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[24]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[23]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[22]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[21]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[20]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[19]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[18]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[17]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[16]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[15]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[14]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[13]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[12]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[11]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[10]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[9]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[8]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[7]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[6]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[5]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[4]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[3]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[2]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[1]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[0]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "WD[31]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[30]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[29]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[28]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[27]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[26]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[25]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[24]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[23]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[22]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[21]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[20]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[19]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[18]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[17]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[16]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[15]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[14]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[13]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[12]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[11]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[10]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[9]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[8]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[7]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[6]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[5]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[4]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[3]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[2]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[1]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
    Warning (12110): Net "WD[0]" is missing source, defaulting to GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 69
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[2]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 107
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[3]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 140
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[4]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 173
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[5]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 206
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[6]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 239
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[7]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 272
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[8]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 305
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[9]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 338
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[10]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 371
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[11]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 404
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[12]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 437
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[13]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 470
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[14]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 503
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[15]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 536
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[16]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 569
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[17]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 602
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[18]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 635
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[19]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 668
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[20]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 701
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[21]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 734
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[22]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 767
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[23]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 800
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[24]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 833
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[25]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 866
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[26]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 899
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[27]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 932
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[28]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 965
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[29]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 998
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[30]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 1031
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[31]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 1064
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[0]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 41
        Warning (14320): Synthesized away node "DataMemory:video_memory|ram_vid:mi_ram|altsyncram:altsyncram_component|altsyncram_sen2:auto_generated|q_a[1]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf Line: 74
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "screen_drawer:screen|Mult1~mult_l_macmult" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv Line: 81
Info (12130): Elaborated megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0"
Info (12133): Instantiated megafunction "screen_drawer:screen|lpm_mult:Mult1_rtl_0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0|multcore:mult_core", which is child of megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t7h.tdf
    Info (12023): Found entity 1: add_sub_t7h File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/add_sub_t7h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf
    Info (12023): Found entity 1: add_sub_89h File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/add_sub_89h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0|altshift:external_latency_ffs", which is child of megafunction instantiation "screen_drawer:screen|lpm_mult:Mult1_rtl_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 8
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 8
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 8
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 9
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 9
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/output_files/Proyecto2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 4
    Warning (15610): No output dependent on input pin "serial_in" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv Line: 6
Info (21057): Implemented 3092 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 3021 logic cells
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings
    Info: Peak virtual memory: 5274 megabytes
    Info: Processing ended: Mon Jun 16 22:30:09 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/output_files/Proyecto2.map.smsg.


