Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9be5c7ac2f574e16863700781e18d199 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port First_data [D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/main.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.Add1
Compiling module xil_defaultlib.FI_ID
Compiling module xil_defaultlib.FI_ID_D
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SigExt16_32
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ID_EX_D
Compiling module xil_defaultlib.SHL2_1
Compiling module xil_defaultlib.Add2
Compiling module xil_defaultlib.SHL2_2
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUCU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MA
Compiling module xil_defaultlib.Cause
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.Or
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MA_WB
Compiling module xil_defaultlib.MA_WB_D
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
