                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Mon Apr  3 22:23:35 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/ICer/ic_prjs/open_mips/cbb/mips_clz.v'
Parsing design file '/home/ICer/ic_prjs/open_mips/cbb/mips_div.v'
Parsing design file '/home/ICer/ic_prjs/open_mips/module/defines.v'
Parsing design file '/home/ICer/ic_prjs/open_mips/module/ex_mem.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/ex_mem.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/ex.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/ex.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/id_ex.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/id_ex.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/id.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/id.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/if_id.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/if_id.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/inst_rom.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/inst_rom.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/mem.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/mem.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/mem_wb.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/mem_wb.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/pc_reg.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/pc_reg.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/regfile.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/regfile.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/hilo_reg.v'
Parsing design file '/home/ICer/ic_prjs/open_mips/module/stall_ctrl.v'
Parsing design file '/home/ICer/ic_prjs/open_mips/module/openmips.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/openmips.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/module/openmips_min_scop.v'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/module/openmips_min_scop.v'.
Parsing design file '/home/ICer/ic_prjs/open_mips/tb/openmips_min_scop_tb.sv'
Parsing included file '/home/ICer/ic_prjs/open_mips/module/defines.v'.
Back to file '/home/ICer/ic_prjs/open_mips/tb/openmips_min_scop_tb.sv'.
Top Level Modules:
       openmips_min_scop_tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
8 modules and 0 UDP read.
recompiling module openmips_min_scop_tb
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory '/home/ICer/ic_prjs/open_mips/verification/csrc'
make[1]: Leaving directory '/home/ICer/ic_prjs/open_mips/verification/csrc'
make[1]: Entering directory '/home/ICer/ic_prjs/open_mips/verification/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs/O-2018.09-SP2/linux64/lib -L/home/synopsys/vcs/O-2018.09-SP2/linux64/lib     _48763_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/ICer/ic_prjs/open_mips/verification/csrc'
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Apr  3 22:23 2023
3402ffff
00021400
3442fff1
34030011
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'tb.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
$finish called from file "/home/ICer/ic_prjs/open_mips/tb/openmips_min_scop_tb.sv", line 18.
$finish at simulation time              5195000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5195000 ps
CPU Time:      0.490 seconds;       Data structure size:   2.0Mb
Mon Apr  3 22:23:37 2023
CPU time: .441 seconds to compile + .292 seconds to elab + .245 seconds to link + .524 seconds in simulation
