m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Work/Codes/FPGALearning/key_filter/quartus_prj/simulation/modelsim
T_opt
Z1 !s110 1720437245
VULTZ]c9YQ5nRF0Hc`C<Y_0
04 13 4 work tb_key_filter fast 0
=1-08bfb8749d21-668bc9fd-372-3150
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vkey_filter
R1
!i10b 1
!s100 4Dz8<eE<F6Tda2U<HFWMh1
IIlmj]V0e:Lo[5kZYad^l<0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1720436575
8C:/Work/Codes/FPGALearning/key_filter/rtl/key_filter.v
FC:/Work/Codes/FPGALearning/key_filter/rtl/key_filter.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1720437245.642000
!s107 C:/Work/Codes/FPGALearning/key_filter/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Work/Codes/FPGALearning/key_filter/rtl|C:/Work/Codes/FPGALearning/key_filter/rtl/key_filter.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Work/Codes/FPGALearning/key_filter/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vtb_key_filter
R1
!i10b 1
!s100 ]_97U=9lM:;<a[1z3a5TC1
I:KbC<`gIC[fC2Q4j6Lnba2
R2
R0
w1720436475
8C:/Work/Codes/FPGALearning/key_filter/quartus_prj/../sim/tb_key_filter.v
FC:/Work/Codes/FPGALearning/key_filter/quartus_prj/../sim/tb_key_filter.v
L0 2
R3
r1
!s85 0
31
!s108 1720437245.678000
!s107 C:/Work/Codes/FPGALearning/key_filter/quartus_prj/../sim/tb_key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Work/Codes/FPGALearning/key_filter/quartus_prj/../sim|C:/Work/Codes/FPGALearning/key_filter/quartus_prj/../sim/tb_key_filter.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+C:/Work/Codes/FPGALearning/key_filter/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
