
STM32F767IGT6_OS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b08  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  08008d08  08008d08  00018d08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091dc  080091dc  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  080091dc  080091dc  000191dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091e4  080091e4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091e4  080091e4  000191e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091e8  080091e8  000191e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080091ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  200001ec  080093d8  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  080093d8  00020388  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013068  00000000  00000000  0002021a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c4c  00000000  00000000  00033282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f50  00000000  00000000  00035ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e08  00000000  00000000  00036e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029cec  00000000  00000000  00037c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000144b6  00000000  00000000  00061914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd53c  00000000  00000000  00075dca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00173306  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005220  00000000  00000000  00173358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001ec 	.word	0x200001ec
 800021c:	00000000 	.word	0x00000000
 8000220:	08008cf0 	.word	0x08008cf0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f0 	.word	0x200001f0
 800023c:	08008cf0 	.word	0x08008cf0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	6039      	str	r1, [r7, #0]
 80009e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	db0a      	blt.n	8000a06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	b2da      	uxtb	r2, r3
 80009f4:	490c      	ldr	r1, [pc, #48]	; (8000a28 <__NVIC_SetPriority+0x4c>)
 80009f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fa:	0112      	lsls	r2, r2, #4
 80009fc:	b2d2      	uxtb	r2, r2
 80009fe:	440b      	add	r3, r1
 8000a00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a04:	e00a      	b.n	8000a1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	b2da      	uxtb	r2, r3
 8000a0a:	4908      	ldr	r1, [pc, #32]	; (8000a2c <__NVIC_SetPriority+0x50>)
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	f003 030f 	and.w	r3, r3, #15
 8000a12:	3b04      	subs	r3, #4
 8000a14:	0112      	lsls	r2, r2, #4
 8000a16:	b2d2      	uxtb	r2, r2
 8000a18:	440b      	add	r3, r1
 8000a1a:	761a      	strb	r2, [r3, #24]
}
 8000a1c:	bf00      	nop
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	e000e100 	.word	0xe000e100
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	3b01      	subs	r3, #1
 8000a3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a40:	d301      	bcc.n	8000a46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a42:	2301      	movs	r3, #1
 8000a44:	e00f      	b.n	8000a66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a46:	4a0a      	ldr	r2, [pc, #40]	; (8000a70 <SysTick_Config+0x40>)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	3b01      	subs	r3, #1
 8000a4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a4e:	210f      	movs	r1, #15
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	f7ff ffc2 	bl	80009dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a58:	4b05      	ldr	r3, [pc, #20]	; (8000a70 <SysTick_Config+0x40>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a5e:	4b04      	ldr	r3, [pc, #16]	; (8000a70 <SysTick_Config+0x40>)
 8000a60:	2207      	movs	r2, #7
 8000a62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a64:	2300      	movs	r3, #0
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	e000e010 	.word	0xe000e010

08000a74 <hal_CPUInit>:
 * Input         : None
 * Output        : None
 * Return        : None
 * Attention     : None
 */
void hal_CPUInit(void) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  hal_CoreClockInit();
 8000a78:	f000 f808 	bl	8000a8c <hal_CoreClockInit>
  OS_CPUInterruptCBSRegister(hal_CPU_Critical_Control);
 8000a7c:	4802      	ldr	r0, [pc, #8]	; (8000a88 <hal_CPUInit+0x14>)
 8000a7e:	f003 fb99 	bl	80041b4 <OS_CPUInterruptCBSRegister>
}
 8000a82:	bf00      	nop
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	08000ad5 	.word	0x08000ad5

08000a8c <hal_CoreClockInit>:
 * Output        : None
 * Return        : None
 * Attention     :
 * 这个时钟决定任务调度的Tick值，为了保证实时性，一般设置为10ms
 */
static void hal_CoreClockInit(void) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  SysTick_Config(SystemCoreClock / 100); //嘀嗒计数：72MHZ，计数值：72000000
 8000a90:	4b05      	ldr	r3, [pc, #20]	; (8000aa8 <hal_CoreClockInit+0x1c>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a05      	ldr	r2, [pc, #20]	; (8000aac <hal_CoreClockInit+0x20>)
 8000a96:	fba2 2303 	umull	r2, r3, r2, r3
 8000a9a:	095b      	lsrs	r3, r3, #5
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ffc7 	bl	8000a30 <SysTick_Config>
  // STM32固件库函数
  //系统时钟使用72、48、216MHZ,计数器-1=1/SystemCoreClock ms,
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000000 	.word	0x20000000
 8000aac:	51eb851f 	.word	0x51eb851f

08000ab0 <hal_getprimask>:
 * Input         : None
 * Output        : 0-总中断关闭 1-总中断打开
 * Return        : None
 * Attention     : STM32固件库系统函数
 */
static unsigned char hal_getprimask(void) {
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000ab6:	f3ef 8310 	mrs	r3, PRIMASK
 8000aba:	607b      	str	r3, [r7, #4]
  return(result);
 8000abc:	687b      	ldr	r3, [r7, #4]
  //此函数是STM32固件库的库函数__get_PRIMASK()
  return (!__get_PRIMASK()); // 0-总中断打开 1-总中断关闭  所以此处取反
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2301      	moveq	r3, #1
 8000ac4:	2300      	movne	r3, #0
 8000ac6:	b2db      	uxtb	r3, r3
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <hal_CPU_Critical_Control>:
 * Input         : cmd - 控制命令  *pSta - 总中断状态
 * Output        : None
 * Return        : None
 * Attention     : None
 */
void hal_CPU_Critical_Control(CPU_EA_TYPEDEF cmd, unsigned char *pSta) {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	4603      	mov	r3, r0
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	71fb      	strb	r3, [r7, #7]
  if (cmd == CPU_ENTER_CRITICAL) {
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d107      	bne.n	8000af6 <hal_CPU_Critical_Control+0x22>
    *pSta = hal_getprimask(); //保存中断状态
 8000ae6:	f7ff ffe3 	bl	8000ab0 <hal_getprimask>
 8000aea:	4603      	mov	r3, r0
 8000aec:	461a      	mov	r2, r3
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000af2:	b672      	cpsid	i
}
 8000af4:	e00a      	b.n	8000b0c <hal_CPU_Critical_Control+0x38>
    __disable_irq();          //关闭CPU中断
  } else if (cmd == CPU_EXIT_CRITICAL) {
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d107      	bne.n	8000b0c <hal_CPU_Critical_Control+0x38>
    if (*pSta) {
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <hal_CPU_Critical_Control+0x34>
  __ASM volatile ("cpsie i" : : : "memory");
 8000b04:	b662      	cpsie	i
}
 8000b06:	e001      	b.n	8000b0c <hal_CPU_Critical_Control+0x38>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b08:	b672      	cpsid	i
}
 8000b0a:	bf00      	nop
      __enable_irq(); //打开CPU总中断
    } else {
      __disable_irq(); //关闭CPU总中断
    }
  }
}
 8000b0c:	bf00      	nop
 8000b0e:	3708      	adds	r7, #8
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	f003 fbe2 	bl	80042e0 <OS_ClockInterruptHandle>
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08a      	sub	sp, #40	; 0x28
 8000b24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	f107 0314 	add.w	r3, r7, #20
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
 8000b34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b36:	4b30      	ldr	r3, [pc, #192]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3a:	4a2f      	ldr	r2, [pc, #188]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b3c:	f043 0304 	orr.w	r3, r3, #4
 8000b40:	6313      	str	r3, [r2, #48]	; 0x30
 8000b42:	4b2d      	ldr	r3, [pc, #180]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b46:	f003 0304 	and.w	r3, r3, #4
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b4e:	4b2a      	ldr	r3, [pc, #168]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b52:	4a29      	ldr	r2, [pc, #164]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b58:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5a:	4b27      	ldr	r3, [pc, #156]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b66:	4b24      	ldr	r3, [pc, #144]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6a:	4a23      	ldr	r2, [pc, #140]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b6c:	f043 0302 	orr.w	r3, r3, #2
 8000b70:	6313      	str	r3, [r2, #48]	; 0x30
 8000b72:	4b21      	ldr	r3, [pc, #132]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b76:	f003 0302 	and.w	r3, r3, #2
 8000b7a:	60bb      	str	r3, [r7, #8]
 8000b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7e:	4b1e      	ldr	r3, [pc, #120]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	4a1d      	ldr	r2, [pc, #116]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b84:	f043 0301 	orr.w	r3, r3, #1
 8000b88:	6313      	str	r3, [r2, #48]	; 0x30
 8000b8a:	4b1b      	ldr	r3, [pc, #108]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	f003 0301 	and.w	r3, r3, #1
 8000b92:	607b      	str	r3, [r7, #4]
 8000b94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin, GPIO_PIN_SET);
 8000b96:	2201      	movs	r2, #1
 8000b98:	2103      	movs	r1, #3
 8000b9a:	4818      	ldr	r0, [pc, #96]	; (8000bfc <MX_GPIO_Init+0xdc>)
 8000b9c:	f000 fe8a 	bl	80018b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY2_Pin;
 8000ba0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ba4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000baa:	2301      	movs	r3, #1
 8000bac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 8000bae:	f107 0314 	add.w	r3, r7, #20
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4812      	ldr	r0, [pc, #72]	; (8000c00 <MX_GPIO_Init+0xe0>)
 8000bb6:	f000 fcb9 	bl	800152c <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin;
 8000bba:	230c      	movs	r3, #12
 8000bbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bc6:	f107 0314 	add.w	r3, r7, #20
 8000bca:	4619      	mov	r1, r3
 8000bcc:	480d      	ldr	r0, [pc, #52]	; (8000c04 <MX_GPIO_Init+0xe4>)
 8000bce:	f000 fcad 	bl	800152c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 8000bd2:	2303      	movs	r3, #3
 8000bd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bde:	2302      	movs	r3, #2
 8000be0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be2:	f107 0314 	add.w	r3, r7, #20
 8000be6:	4619      	mov	r1, r3
 8000be8:	4804      	ldr	r0, [pc, #16]	; (8000bfc <MX_GPIO_Init+0xdc>)
 8000bea:	f000 fc9f 	bl	800152c <HAL_GPIO_Init>

}
 8000bee:	bf00      	nop
 8000bf0:	3728      	adds	r7, #40	; 0x28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40023800 	.word	0x40023800
 8000bfc:	40020400 	.word	0x40020400
 8000c00:	40020800 	.word	0x40020800
 8000c04:	40021c00 	.word	0x40021c00

08000c08 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8000c0c:	f000 fb7f 	bl	800130e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c10:	f000 f81e 	bl	8000c50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c14:	f7ff ff84 	bl	8000b20 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000c18:	f000 fac2 	bl	80011a0 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000c1c:	f000 fa3a 	bl	8001094 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 8000c20:	4809      	ldr	r0, [pc, #36]	; (8000c48 <main+0x40>)
 8000c22:	f001 fff7 	bl	8002c14 <HAL_TIM_Base_Start_IT>
  hal_CPUInit();
 8000c26:	f7ff ff25 	bl	8000a74 <hal_CPUInit>
  OS_TaskInit();
 8000c2a:	f003 fad7 	bl	80041dc <OS_TaskInit>
  hal_TimeInit();
 8000c2e:	f003 fbe3 	bl	80043f8 <hal_TimeInit>
  // hal_CreatTimer(T_LED, hal_ledProc, 20000, T_STA_START); /* 锟斤拷时锟斤拷锟叫断诧拷锟皆癸拷锟斤拷
  // */

  //  OS_CreatTask(OS_TASK1, hal_ledProc, 10, OS_RUN); /* OS 锟斤拷锟斤拷锟斤拷锟斤拷 */

  hal_KeyInit();
 8000c32:	f003 f94b 	bl	8003ecc <hal_KeyInit>
  OS_CreatTask(OS_TASK2, hal_KeyProc, 1, OS_RUN);
 8000c36:	2301      	movs	r3, #1
 8000c38:	2201      	movs	r2, #1
 8000c3a:	4904      	ldr	r1, [pc, #16]	; (8000c4c <main+0x44>)
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	f003 fb09 	bl	8004254 <OS_CreatTask>

  // UserInit();
  // OS_CreatTask(OS_TASK2, UserProc, 10, OS_RUN);

  OS_Start();
 8000c42:	f003 fbab 	bl	800439c <OS_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8000c46:	e7fe      	b.n	8000c46 <main+0x3e>
 8000c48:	20000258 	.word	0x20000258
 8000c4c:	08003f39 	.word	0x08003f39

08000c50 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b094      	sub	sp, #80	; 0x50
 8000c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c56:	f107 031c 	add.w	r3, r7, #28
 8000c5a:	2234      	movs	r2, #52	; 0x34
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f003 fcbe 	bl	80045e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c64:	f107 0308 	add.w	r3, r7, #8
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c74:	4b2b      	ldr	r3, [pc, #172]	; (8000d24 <SystemClock_Config+0xd4>)
 8000c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c78:	4a2a      	ldr	r2, [pc, #168]	; (8000d24 <SystemClock_Config+0xd4>)
 8000c7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c7e:	6413      	str	r3, [r2, #64]	; 0x40
 8000c80:	4b28      	ldr	r3, [pc, #160]	; (8000d24 <SystemClock_Config+0xd4>)
 8000c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c8c:	4b26      	ldr	r3, [pc, #152]	; (8000d28 <SystemClock_Config+0xd8>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a25      	ldr	r2, [pc, #148]	; (8000d28 <SystemClock_Config+0xd8>)
 8000c92:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c96:	6013      	str	r3, [r2, #0]
 8000c98:	4b23      	ldr	r3, [pc, #140]	; (8000d28 <SystemClock_Config+0xd8>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ca0:	603b      	str	r3, [r7, #0]
 8000ca2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cac:	2310      	movs	r3, #16
 8000cae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000cb8:	2308      	movs	r3, #8
 8000cba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000cbc:	23d8      	movs	r3, #216	; 0xd8
 8000cbe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ccc:	f107 031c 	add.w	r3, r7, #28
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f000 fe59 	bl	8001988 <HAL_RCC_OscConfig>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <SystemClock_Config+0x90>
    Error_Handler();
 8000cdc:	f000 f838 	bl	8000d50 <Error_Handler>
  }

  /** Activate the Over-Drive mode
   */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8000ce0:	f000 fe02 	bl	80018e8 <HAL_PWREx_EnableOverDrive>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SystemClock_Config+0x9e>
    Error_Handler();
 8000cea:	f000 f831 	bl	8000d50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8000cee:	230f      	movs	r3, #15
 8000cf0:	60bb      	str	r3, [r7, #8]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000cfa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000cfe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d04:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 8000d06:	f107 0308 	add.w	r3, r7, #8
 8000d0a:	2107      	movs	r1, #7
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f001 f8e9 	bl	8001ee4 <HAL_RCC_ClockConfig>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <SystemClock_Config+0xcc>
    Error_Handler();
 8000d18:	f000 f81a 	bl	8000d50 <Error_Handler>
  }
}
 8000d1c:	bf00      	nop
 8000d1e:	3750      	adds	r7, #80	; 0x50
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40023800 	.word	0x40023800
 8000d28:	40007000 	.word	0x40007000

08000d2c <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a04      	ldr	r2, [pc, #16]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d101      	bne.n	8000d42 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d3e:	f000 faf3 	bl	8001328 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d42:	bf00      	nop
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40010000 	.word	0x40010000

08000d50 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d54:	b672      	cpsid	i
}
 8000d56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8000d58:	e7fe      	b.n	8000d58 <Error_Handler+0x8>
	...

08000d5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d62:	4b0f      	ldr	r3, [pc, #60]	; (8000da0 <HAL_MspInit+0x44>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d66:	4a0e      	ldr	r2, [pc, #56]	; (8000da0 <HAL_MspInit+0x44>)
 8000d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <HAL_MspInit+0x44>)
 8000d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d76:	607b      	str	r3, [r7, #4]
 8000d78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7a:	4b09      	ldr	r3, [pc, #36]	; (8000da0 <HAL_MspInit+0x44>)
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	4a08      	ldr	r2, [pc, #32]	; (8000da0 <HAL_MspInit+0x44>)
 8000d80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d84:	6453      	str	r3, [r2, #68]	; 0x44
 8000d86:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <HAL_MspInit+0x44>)
 8000d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d8e:	603b      	str	r3, [r7, #0]
 8000d90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d92:	bf00      	nop
 8000d94:	370c      	adds	r7, #12
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	40023800 	.word	0x40023800

08000da4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08c      	sub	sp, #48	; 0x30
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000db0:	2300      	movs	r3, #0
 8000db2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000db4:	4b2f      	ldr	r3, [pc, #188]	; (8000e74 <HAL_InitTick+0xd0>)
 8000db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000db8:	4a2e      	ldr	r2, [pc, #184]	; (8000e74 <HAL_InitTick+0xd0>)
 8000dba:	f043 0301 	orr.w	r3, r3, #1
 8000dbe:	6453      	str	r3, [r2, #68]	; 0x44
 8000dc0:	4b2c      	ldr	r3, [pc, #176]	; (8000e74 <HAL_InitTick+0xd0>)
 8000dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dc4:	f003 0301 	and.w	r3, r3, #1
 8000dc8:	60bb      	str	r3, [r7, #8]
 8000dca:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000dcc:	f107 020c 	add.w	r2, r7, #12
 8000dd0:	f107 0310 	add.w	r3, r7, #16
 8000dd4:	4611      	mov	r1, r2
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f001 fa6a 	bl	80022b0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000ddc:	f001 fa54 	bl	8002288 <HAL_RCC_GetPCLK2Freq>
 8000de0:	4603      	mov	r3, r0
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000de8:	4a23      	ldr	r2, [pc, #140]	; (8000e78 <HAL_InitTick+0xd4>)
 8000dea:	fba2 2303 	umull	r2, r3, r2, r3
 8000dee:	0c9b      	lsrs	r3, r3, #18
 8000df0:	3b01      	subs	r3, #1
 8000df2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000df4:	4b21      	ldr	r3, [pc, #132]	; (8000e7c <HAL_InitTick+0xd8>)
 8000df6:	4a22      	ldr	r2, [pc, #136]	; (8000e80 <HAL_InitTick+0xdc>)
 8000df8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000dfa:	4b20      	ldr	r3, [pc, #128]	; (8000e7c <HAL_InitTick+0xd8>)
 8000dfc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e00:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e02:	4a1e      	ldr	r2, [pc, #120]	; (8000e7c <HAL_InitTick+0xd8>)
 8000e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e06:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e08:	4b1c      	ldr	r3, [pc, #112]	; (8000e7c <HAL_InitTick+0xd8>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e0e:	4b1b      	ldr	r3, [pc, #108]	; (8000e7c <HAL_InitTick+0xd8>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e14:	4b19      	ldr	r3, [pc, #100]	; (8000e7c <HAL_InitTick+0xd8>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e1a:	4818      	ldr	r0, [pc, #96]	; (8000e7c <HAL_InitTick+0xd8>)
 8000e1c:	f001 fea2 	bl	8002b64 <HAL_TIM_Base_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000e26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d11b      	bne.n	8000e66 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e2e:	4813      	ldr	r0, [pc, #76]	; (8000e7c <HAL_InitTick+0xd8>)
 8000e30:	f001 fef0 	bl	8002c14 <HAL_TIM_Base_Start_IT>
 8000e34:	4603      	mov	r3, r0
 8000e36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000e3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d111      	bne.n	8000e66 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000e42:	2019      	movs	r0, #25
 8000e44:	f000 fb64 	bl	8001510 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b0f      	cmp	r3, #15
 8000e4c:	d808      	bhi.n	8000e60 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	6879      	ldr	r1, [r7, #4]
 8000e52:	2019      	movs	r0, #25
 8000e54:	f000 fb40 	bl	80014d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e58:	4a0a      	ldr	r2, [pc, #40]	; (8000e84 <HAL_InitTick+0xe0>)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6013      	str	r3, [r2, #0]
 8000e5e:	e002      	b.n	8000e66 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000e60:	2301      	movs	r3, #1
 8000e62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3730      	adds	r7, #48	; 0x30
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40023800 	.word	0x40023800
 8000e78:	431bde83 	.word	0x431bde83
 8000e7c:	20000208 	.word	0x20000208
 8000e80:	40010000 	.word	0x40010000
 8000e84:	20000004 	.word	0x20000004

08000e88 <NMI_Handler>:
/*           Cortex-M7 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1) {
 8000e8c:	e7fe      	b.n	8000e8c <NMI_Handler+0x4>

08000e8e <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8000e8e:	b480      	push	{r7}
 8000e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1) {
 8000e92:	e7fe      	b.n	8000e92 <HardFault_Handler+0x4>

08000e94 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1) {
 8000e98:	e7fe      	b.n	8000e98 <MemManage_Handler+0x4>

08000e9a <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8000e9a:	b480      	push	{r7}
 8000e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1) {
 8000e9e:	e7fe      	b.n	8000e9e <BusFault_Handler+0x4>

08000ea0 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1) {
 8000ea4:	e7fe      	b.n	8000ea4 <UsageFault_Handler+0x4>

08000ea6 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <TIM1_UP_TIM10_IRQHandler>:

/**
 * @brief This function handles TIM1 update interrupt and TIM10 global
 * interrupt.
 */
void TIM1_UP_TIM10_IRQHandler(void) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ed4:	4802      	ldr	r0, [pc, #8]	; (8000ee0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ed6:	f001 ff15 	bl	8002d04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000208 	.word	0x20000208

08000ee4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
	return 1;
 8000ee8:	2301      	movs	r3, #1
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <_kill>:

int _kill(int pid, int sig)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000efe:	f003 fb45 	bl	800458c <__errno>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2216      	movs	r2, #22
 8000f06:	601a      	str	r2, [r3, #0]
	return -1;
 8000f08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <_exit>:

void _exit (int status)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff ffe7 	bl	8000ef4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f26:	e7fe      	b.n	8000f26 <_exit+0x12>

08000f28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	e00a      	b.n	8000f50 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f3a:	f3af 8000 	nop.w
 8000f3e:	4601      	mov	r1, r0
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	1c5a      	adds	r2, r3, #1
 8000f44:	60ba      	str	r2, [r7, #8]
 8000f46:	b2ca      	uxtb	r2, r1
 8000f48:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	617b      	str	r3, [r7, #20]
 8000f50:	697a      	ldr	r2, [r7, #20]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	dbf0      	blt.n	8000f3a <_read+0x12>
	}

return len;
 8000f58:	687b      	ldr	r3, [r7, #4]
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3718      	adds	r7, #24
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b086      	sub	sp, #24
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	60f8      	str	r0, [r7, #12]
 8000f6a:	60b9      	str	r1, [r7, #8]
 8000f6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
 8000f72:	e009      	b.n	8000f88 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	60ba      	str	r2, [r7, #8]
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 f8fd 	bl	800117c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	3301      	adds	r3, #1
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	697a      	ldr	r2, [r7, #20]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	dbf1      	blt.n	8000f74 <_write+0x12>
	}
	return len;
 8000f90:	687b      	ldr	r3, [r7, #4]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <_close>:

int _close(int file)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	b083      	sub	sp, #12
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
	return -1;
 8000fa2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b083      	sub	sp, #12
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
 8000fba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fc2:	605a      	str	r2, [r3, #4]
	return 0;
 8000fc4:	2300      	movs	r3, #0
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <_isatty>:

int _isatty(int file)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	b083      	sub	sp, #12
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
	return 1;
 8000fda:	2301      	movs	r3, #1
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
	return 0;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
	...

08001004 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800100c:	4a14      	ldr	r2, [pc, #80]	; (8001060 <_sbrk+0x5c>)
 800100e:	4b15      	ldr	r3, [pc, #84]	; (8001064 <_sbrk+0x60>)
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001018:	4b13      	ldr	r3, [pc, #76]	; (8001068 <_sbrk+0x64>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d102      	bne.n	8001026 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001020:	4b11      	ldr	r3, [pc, #68]	; (8001068 <_sbrk+0x64>)
 8001022:	4a12      	ldr	r2, [pc, #72]	; (800106c <_sbrk+0x68>)
 8001024:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001026:	4b10      	ldr	r3, [pc, #64]	; (8001068 <_sbrk+0x64>)
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4413      	add	r3, r2
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	429a      	cmp	r2, r3
 8001032:	d207      	bcs.n	8001044 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001034:	f003 faaa 	bl	800458c <__errno>
 8001038:	4603      	mov	r3, r0
 800103a:	220c      	movs	r2, #12
 800103c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800103e:	f04f 33ff 	mov.w	r3, #4294967295
 8001042:	e009      	b.n	8001058 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001044:	4b08      	ldr	r3, [pc, #32]	; (8001068 <_sbrk+0x64>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800104a:	4b07      	ldr	r3, [pc, #28]	; (8001068 <_sbrk+0x64>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4413      	add	r3, r2
 8001052:	4a05      	ldr	r2, [pc, #20]	; (8001068 <_sbrk+0x64>)
 8001054:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001056:	68fb      	ldr	r3, [r7, #12]
}
 8001058:	4618      	mov	r0, r3
 800105a:	3718      	adds	r7, #24
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20080000 	.word	0x20080000
 8001064:	00000400 	.word	0x00000400
 8001068:	20000254 	.word	0x20000254
 800106c:	20000388 	.word	0x20000388

08001070 <SystemInit>:
 *         Initialize the Embedded Flash Interface, the PLL and update the
 *         SystemFrequency variable.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |=
 8001074:	4b06      	ldr	r3, [pc, #24]	; (8001090 <SystemInit+0x20>)
 8001076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800107a:	4a05      	ldr	r2, [pc, #20]	; (8001090 <SystemInit+0x20>)
 800107c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001080:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS |
              VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif                         /* USER_VECT_TAB_ADDRESS */
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800109a:	f107 0310 	add.w	r3, r7, #16
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010a8:	1d3b      	adds	r3, r7, #4
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	605a      	str	r2, [r3, #4]
 80010b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80010b2:	4b1d      	ldr	r3, [pc, #116]	; (8001128 <MX_TIM4_Init+0x94>)
 80010b4:	4a1d      	ldr	r2, [pc, #116]	; (800112c <MX_TIM4_Init+0x98>)
 80010b6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 108-1;
 80010b8:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <MX_TIM4_Init+0x94>)
 80010ba:	226b      	movs	r2, #107	; 0x6b
 80010bc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010be:	4b1a      	ldr	r3, [pc, #104]	; (8001128 <MX_TIM4_Init+0x94>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50;
 80010c4:	4b18      	ldr	r3, [pc, #96]	; (8001128 <MX_TIM4_Init+0x94>)
 80010c6:	2232      	movs	r2, #50	; 0x32
 80010c8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010ca:	4b17      	ldr	r3, [pc, #92]	; (8001128 <MX_TIM4_Init+0x94>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010d0:	4b15      	ldr	r3, [pc, #84]	; (8001128 <MX_TIM4_Init+0x94>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80010d6:	4814      	ldr	r0, [pc, #80]	; (8001128 <MX_TIM4_Init+0x94>)
 80010d8:	f001 fd44 	bl	8002b64 <HAL_TIM_Base_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80010e2:	f7ff fe35 	bl	8000d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80010ec:	f107 0310 	add.w	r3, r7, #16
 80010f0:	4619      	mov	r1, r3
 80010f2:	480d      	ldr	r0, [pc, #52]	; (8001128 <MX_TIM4_Init+0x94>)
 80010f4:	f001 ff26 	bl	8002f44 <HAL_TIM_ConfigClockSource>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80010fe:	f7ff fe27 	bl	8000d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001102:	2300      	movs	r3, #0
 8001104:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	4619      	mov	r1, r3
 800110e:	4806      	ldr	r0, [pc, #24]	; (8001128 <MX_TIM4_Init+0x94>)
 8001110:	f002 f944 	bl	800339c <HAL_TIMEx_MasterConfigSynchronization>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800111a:	f7ff fe19 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800111e:	bf00      	nop
 8001120:	3720      	adds	r7, #32
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000258 	.word	0x20000258
 800112c:	40000800 	.word	0x40000800

08001130 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a0d      	ldr	r2, [pc, #52]	; (8001174 <HAL_TIM_Base_MspInit+0x44>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d113      	bne.n	800116a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001142:	4b0d      	ldr	r3, [pc, #52]	; (8001178 <HAL_TIM_Base_MspInit+0x48>)
 8001144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001146:	4a0c      	ldr	r2, [pc, #48]	; (8001178 <HAL_TIM_Base_MspInit+0x48>)
 8001148:	f043 0304 	orr.w	r3, r3, #4
 800114c:	6413      	str	r3, [r2, #64]	; 0x40
 800114e:	4b0a      	ldr	r3, [pc, #40]	; (8001178 <HAL_TIM_Base_MspInit+0x48>)
 8001150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800115a:	2200      	movs	r2, #0
 800115c:	2100      	movs	r1, #0
 800115e:	201e      	movs	r0, #30
 8001160:	f000 f9ba 	bl	80014d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001164:	201e      	movs	r0, #30
 8001166:	f000 f9d3 	bl	8001510 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800116a:	bf00      	nop
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40000800 	.word	0x40000800
 8001178:	40023800 	.word	0x40023800

0800117c <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE* f)
#endif
PUTCHAR_PROTOTYPE {
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 8001184:	1d39      	adds	r1, r7, #4
 8001186:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800118a:	2201      	movs	r2, #1
 800118c:	4803      	ldr	r0, [pc, #12]	; (800119c <__io_putchar+0x20>)
 800118e:	f002 f9ff 	bl	8003590 <HAL_UART_Transmit>
  return ch;
 8001192:	687b      	ldr	r3, [r7, #4]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200002a4 	.word	0x200002a4

080011a0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011a4:	4b14      	ldr	r3, [pc, #80]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011a6:	4a15      	ldr	r2, [pc, #84]	; (80011fc <MX_USART1_UART_Init+0x5c>)
 80011a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011aa:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011b2:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011b8:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011be:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011c4:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011c6:	220c      	movs	r2, #12
 80011c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ca:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011d6:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011d8:	2200      	movs	r2, #0
 80011da:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011de:	2200      	movs	r2, #0
 80011e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011e2:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_USART1_UART_Init+0x58>)
 80011e4:	f002 f986 	bl	80034f4 <HAL_UART_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80011ee:	f7ff fdaf 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	200002a4 	.word	0x200002a4
 80011fc:	40011000 	.word	0x40011000

08001200 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b0ae      	sub	sp, #184	; 0xb8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001218:	f107 0314 	add.w	r3, r7, #20
 800121c:	2290      	movs	r2, #144	; 0x90
 800121e:	2100      	movs	r1, #0
 8001220:	4618      	mov	r0, r3
 8001222:	f003 f9dd 	bl	80045e0 <memset>
  if(uartHandle->Instance==USART1)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a21      	ldr	r2, [pc, #132]	; (80012b0 <HAL_UART_MspInit+0xb0>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d13b      	bne.n	80012a8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001230:	2340      	movs	r3, #64	; 0x40
 8001232:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001234:	2300      	movs	r3, #0
 8001236:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4618      	mov	r0, r3
 800123e:	f001 f869 	bl	8002314 <HAL_RCCEx_PeriphCLKConfig>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001248:	f7ff fd82 	bl	8000d50 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800124c:	4b19      	ldr	r3, [pc, #100]	; (80012b4 <HAL_UART_MspInit+0xb4>)
 800124e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001250:	4a18      	ldr	r2, [pc, #96]	; (80012b4 <HAL_UART_MspInit+0xb4>)
 8001252:	f043 0310 	orr.w	r3, r3, #16
 8001256:	6453      	str	r3, [r2, #68]	; 0x44
 8001258:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <HAL_UART_MspInit+0xb4>)
 800125a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125c:	f003 0310 	and.w	r3, r3, #16
 8001260:	613b      	str	r3, [r7, #16]
 8001262:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001264:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <HAL_UART_MspInit+0xb4>)
 8001266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001268:	4a12      	ldr	r2, [pc, #72]	; (80012b4 <HAL_UART_MspInit+0xb4>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	6313      	str	r3, [r2, #48]	; 0x30
 8001270:	4b10      	ldr	r3, [pc, #64]	; (80012b4 <HAL_UART_MspInit+0xb4>)
 8001272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800127c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001280:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001284:	2302      	movs	r3, #2
 8001286:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001290:	2303      	movs	r3, #3
 8001292:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001296:	2307      	movs	r3, #7
 8001298:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80012a0:	4619      	mov	r1, r3
 80012a2:	4805      	ldr	r0, [pc, #20]	; (80012b8 <HAL_UART_MspInit+0xb8>)
 80012a4:	f000 f942 	bl	800152c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80012a8:	bf00      	nop
 80012aa:	37b8      	adds	r7, #184	; 0xb8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40011000 	.word	0x40011000
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40020000 	.word	0x40020000

080012bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012c0:	480d      	ldr	r0, [pc, #52]	; (80012f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012c2:	490e      	ldr	r1, [pc, #56]	; (80012fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012c4:	4a0e      	ldr	r2, [pc, #56]	; (8001300 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012c8:	e002      	b.n	80012d0 <LoopCopyDataInit>

080012ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ce:	3304      	adds	r3, #4

080012d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012d4:	d3f9      	bcc.n	80012ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012d6:	4a0b      	ldr	r2, [pc, #44]	; (8001304 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012d8:	4c0b      	ldr	r4, [pc, #44]	; (8001308 <LoopFillZerobss+0x26>)
  movs r3, #0
 80012da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012dc:	e001      	b.n	80012e2 <LoopFillZerobss>

080012de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e0:	3204      	adds	r2, #4

080012e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012e4:	d3fb      	bcc.n	80012de <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012e6:	f7ff fec3 	bl	8001070 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012ea:	f003 f955 	bl	8004598 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ee:	f7ff fc8b 	bl	8000c08 <main>
  bx  lr    
 80012f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012f4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80012f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012fc:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001300:	080091ec 	.word	0x080091ec
  ldr r2, =_sbss
 8001304:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001308:	20000388 	.word	0x20000388

0800130c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800130c:	e7fe      	b.n	800130c <ADC_IRQHandler>

0800130e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001312:	2003      	movs	r0, #3
 8001314:	f000 f8d5 	bl	80014c2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001318:	2000      	movs	r0, #0
 800131a:	f7ff fd43 	bl	8000da4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800131e:	f7ff fd1d 	bl	8000d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	bd80      	pop	{r7, pc}

08001328 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800132c:	4b06      	ldr	r3, [pc, #24]	; (8001348 <HAL_IncTick+0x20>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	461a      	mov	r2, r3
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <HAL_IncTick+0x24>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4413      	add	r3, r2
 8001338:	4a04      	ldr	r2, [pc, #16]	; (800134c <HAL_IncTick+0x24>)
 800133a:	6013      	str	r3, [r2, #0]
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	20000008 	.word	0x20000008
 800134c:	2000032c 	.word	0x2000032c

08001350 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  return uwTick;
 8001354:	4b03      	ldr	r3, [pc, #12]	; (8001364 <HAL_GetTick+0x14>)
 8001356:	681b      	ldr	r3, [r3, #0]
}
 8001358:	4618      	mov	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	2000032c 	.word	0x2000032c

08001368 <__NVIC_SetPriorityGrouping>:
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f003 0307 	and.w	r3, r3, #7
 8001376:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001378:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <__NVIC_SetPriorityGrouping+0x40>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001384:	4013      	ands	r3, r2
 8001386:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <__NVIC_SetPriorityGrouping+0x44>)
 8001392:	4313      	orrs	r3, r2
 8001394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001396:	4a04      	ldr	r2, [pc, #16]	; (80013a8 <__NVIC_SetPriorityGrouping+0x40>)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	60d3      	str	r3, [r2, #12]
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000ed00 	.word	0xe000ed00
 80013ac:	05fa0000 	.word	0x05fa0000

080013b0 <__NVIC_GetPriorityGrouping>:
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b4:	4b04      	ldr	r3, [pc, #16]	; (80013c8 <__NVIC_GetPriorityGrouping+0x18>)
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	0a1b      	lsrs	r3, r3, #8
 80013ba:	f003 0307 	and.w	r3, r3, #7
}
 80013be:	4618      	mov	r0, r3
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <__NVIC_EnableIRQ>:
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	db0b      	blt.n	80013f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	f003 021f 	and.w	r2, r3, #31
 80013e4:	4907      	ldr	r1, [pc, #28]	; (8001404 <__NVIC_EnableIRQ+0x38>)
 80013e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ea:	095b      	lsrs	r3, r3, #5
 80013ec:	2001      	movs	r0, #1
 80013ee:	fa00 f202 	lsl.w	r2, r0, r2
 80013f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	e000e100 	.word	0xe000e100

08001408 <__NVIC_SetPriority>:
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	6039      	str	r1, [r7, #0]
 8001412:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001418:	2b00      	cmp	r3, #0
 800141a:	db0a      	blt.n	8001432 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	b2da      	uxtb	r2, r3
 8001420:	490c      	ldr	r1, [pc, #48]	; (8001454 <__NVIC_SetPriority+0x4c>)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	0112      	lsls	r2, r2, #4
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	440b      	add	r3, r1
 800142c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001430:	e00a      	b.n	8001448 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	b2da      	uxtb	r2, r3
 8001436:	4908      	ldr	r1, [pc, #32]	; (8001458 <__NVIC_SetPriority+0x50>)
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	f003 030f 	and.w	r3, r3, #15
 800143e:	3b04      	subs	r3, #4
 8001440:	0112      	lsls	r2, r2, #4
 8001442:	b2d2      	uxtb	r2, r2
 8001444:	440b      	add	r3, r1
 8001446:	761a      	strb	r2, [r3, #24]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	e000e100 	.word	0xe000e100
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <NVIC_EncodePriority>:
{
 800145c:	b480      	push	{r7}
 800145e:	b089      	sub	sp, #36	; 0x24
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	f1c3 0307 	rsb	r3, r3, #7
 8001476:	2b04      	cmp	r3, #4
 8001478:	bf28      	it	cs
 800147a:	2304      	movcs	r3, #4
 800147c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	3304      	adds	r3, #4
 8001482:	2b06      	cmp	r3, #6
 8001484:	d902      	bls.n	800148c <NVIC_EncodePriority+0x30>
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	3b03      	subs	r3, #3
 800148a:	e000      	b.n	800148e <NVIC_EncodePriority+0x32>
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001490:	f04f 32ff 	mov.w	r2, #4294967295
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	43da      	mvns	r2, r3
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	401a      	ands	r2, r3
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a4:	f04f 31ff 	mov.w	r1, #4294967295
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	fa01 f303 	lsl.w	r3, r1, r3
 80014ae:	43d9      	mvns	r1, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b4:	4313      	orrs	r3, r2
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3724      	adds	r7, #36	; 0x24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b082      	sub	sp, #8
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff ff4c 	bl	8001368 <__NVIC_SetPriorityGrouping>
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014ea:	f7ff ff61 	bl	80013b0 <__NVIC_GetPriorityGrouping>
 80014ee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	68b9      	ldr	r1, [r7, #8]
 80014f4:	6978      	ldr	r0, [r7, #20]
 80014f6:	f7ff ffb1 	bl	800145c <NVIC_EncodePriority>
 80014fa:	4602      	mov	r2, r0
 80014fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001500:	4611      	mov	r1, r2
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff ff80 	bl	8001408 <__NVIC_SetPriority>
}
 8001508:	bf00      	nop
 800150a:	3718      	adds	r7, #24
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800151a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff ff54 	bl	80013cc <__NVIC_EnableIRQ>
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800152c:	b480      	push	{r7}
 800152e:	b089      	sub	sp, #36	; 0x24
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800153a:	2300      	movs	r3, #0
 800153c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800153e:	2300      	movs	r3, #0
 8001540:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001542:	2300      	movs	r3, #0
 8001544:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001546:	2300      	movs	r3, #0
 8001548:	61fb      	str	r3, [r7, #28]
 800154a:	e175      	b.n	8001838 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800154c:	2201      	movs	r2, #1
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	697a      	ldr	r2, [r7, #20]
 800155c:	4013      	ands	r3, r2
 800155e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	429a      	cmp	r2, r3
 8001566:	f040 8164 	bne.w	8001832 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 0303 	and.w	r3, r3, #3
 8001572:	2b01      	cmp	r3, #1
 8001574:	d005      	beq.n	8001582 <HAL_GPIO_Init+0x56>
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f003 0303 	and.w	r3, r3, #3
 800157e:	2b02      	cmp	r3, #2
 8001580:	d130      	bne.n	80015e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	2203      	movs	r2, #3
 800158e:	fa02 f303 	lsl.w	r3, r2, r3
 8001592:	43db      	mvns	r3, r3
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	4013      	ands	r3, r2
 8001598:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	68da      	ldr	r2, [r3, #12]
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	69ba      	ldr	r2, [r7, #24]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015b8:	2201      	movs	r2, #1
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	43db      	mvns	r3, r3
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	4013      	ands	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	091b      	lsrs	r3, r3, #4
 80015ce:	f003 0201 	and.w	r2, r3, #1
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	69ba      	ldr	r2, [r7, #24]
 80015da:	4313      	orrs	r3, r2
 80015dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f003 0303 	and.w	r3, r3, #3
 80015ec:	2b03      	cmp	r3, #3
 80015ee:	d017      	beq.n	8001620 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	2203      	movs	r2, #3
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	43db      	mvns	r3, r3
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	4013      	ands	r3, r2
 8001606:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	69ba      	ldr	r2, [r7, #24]
 8001616:	4313      	orrs	r3, r2
 8001618:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f003 0303 	and.w	r3, r3, #3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d123      	bne.n	8001674 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	08da      	lsrs	r2, r3, #3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	3208      	adds	r2, #8
 8001634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001638:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	f003 0307 	and.w	r3, r3, #7
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	220f      	movs	r2, #15
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	43db      	mvns	r3, r3
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4013      	ands	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	691a      	ldr	r2, [r3, #16]
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4313      	orrs	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	08da      	lsrs	r2, r3, #3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	3208      	adds	r2, #8
 800166e:	69b9      	ldr	r1, [r7, #24]
 8001670:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	2203      	movs	r2, #3
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	43db      	mvns	r3, r3
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	4013      	ands	r3, r2
 800168a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f003 0203 	and.w	r2, r3, #3
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4313      	orrs	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	f000 80be 	beq.w	8001832 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b6:	4b66      	ldr	r3, [pc, #408]	; (8001850 <HAL_GPIO_Init+0x324>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ba:	4a65      	ldr	r2, [pc, #404]	; (8001850 <HAL_GPIO_Init+0x324>)
 80016bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016c0:	6453      	str	r3, [r2, #68]	; 0x44
 80016c2:	4b63      	ldr	r3, [pc, #396]	; (8001850 <HAL_GPIO_Init+0x324>)
 80016c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80016ce:	4a61      	ldr	r2, [pc, #388]	; (8001854 <HAL_GPIO_Init+0x328>)
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	089b      	lsrs	r3, r3, #2
 80016d4:	3302      	adds	r3, #2
 80016d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	f003 0303 	and.w	r3, r3, #3
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	220f      	movs	r2, #15
 80016e6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ea:	43db      	mvns	r3, r3
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	4013      	ands	r3, r2
 80016f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a58      	ldr	r2, [pc, #352]	; (8001858 <HAL_GPIO_Init+0x32c>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d037      	beq.n	800176a <HAL_GPIO_Init+0x23e>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a57      	ldr	r2, [pc, #348]	; (800185c <HAL_GPIO_Init+0x330>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d031      	beq.n	8001766 <HAL_GPIO_Init+0x23a>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a56      	ldr	r2, [pc, #344]	; (8001860 <HAL_GPIO_Init+0x334>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d02b      	beq.n	8001762 <HAL_GPIO_Init+0x236>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a55      	ldr	r2, [pc, #340]	; (8001864 <HAL_GPIO_Init+0x338>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d025      	beq.n	800175e <HAL_GPIO_Init+0x232>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a54      	ldr	r2, [pc, #336]	; (8001868 <HAL_GPIO_Init+0x33c>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d01f      	beq.n	800175a <HAL_GPIO_Init+0x22e>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a53      	ldr	r2, [pc, #332]	; (800186c <HAL_GPIO_Init+0x340>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d019      	beq.n	8001756 <HAL_GPIO_Init+0x22a>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a52      	ldr	r2, [pc, #328]	; (8001870 <HAL_GPIO_Init+0x344>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d013      	beq.n	8001752 <HAL_GPIO_Init+0x226>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a51      	ldr	r2, [pc, #324]	; (8001874 <HAL_GPIO_Init+0x348>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d00d      	beq.n	800174e <HAL_GPIO_Init+0x222>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a50      	ldr	r2, [pc, #320]	; (8001878 <HAL_GPIO_Init+0x34c>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d007      	beq.n	800174a <HAL_GPIO_Init+0x21e>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a4f      	ldr	r2, [pc, #316]	; (800187c <HAL_GPIO_Init+0x350>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d101      	bne.n	8001746 <HAL_GPIO_Init+0x21a>
 8001742:	2309      	movs	r3, #9
 8001744:	e012      	b.n	800176c <HAL_GPIO_Init+0x240>
 8001746:	230a      	movs	r3, #10
 8001748:	e010      	b.n	800176c <HAL_GPIO_Init+0x240>
 800174a:	2308      	movs	r3, #8
 800174c:	e00e      	b.n	800176c <HAL_GPIO_Init+0x240>
 800174e:	2307      	movs	r3, #7
 8001750:	e00c      	b.n	800176c <HAL_GPIO_Init+0x240>
 8001752:	2306      	movs	r3, #6
 8001754:	e00a      	b.n	800176c <HAL_GPIO_Init+0x240>
 8001756:	2305      	movs	r3, #5
 8001758:	e008      	b.n	800176c <HAL_GPIO_Init+0x240>
 800175a:	2304      	movs	r3, #4
 800175c:	e006      	b.n	800176c <HAL_GPIO_Init+0x240>
 800175e:	2303      	movs	r3, #3
 8001760:	e004      	b.n	800176c <HAL_GPIO_Init+0x240>
 8001762:	2302      	movs	r3, #2
 8001764:	e002      	b.n	800176c <HAL_GPIO_Init+0x240>
 8001766:	2301      	movs	r3, #1
 8001768:	e000      	b.n	800176c <HAL_GPIO_Init+0x240>
 800176a:	2300      	movs	r3, #0
 800176c:	69fa      	ldr	r2, [r7, #28]
 800176e:	f002 0203 	and.w	r2, r2, #3
 8001772:	0092      	lsls	r2, r2, #2
 8001774:	4093      	lsls	r3, r2
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	4313      	orrs	r3, r2
 800177a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800177c:	4935      	ldr	r1, [pc, #212]	; (8001854 <HAL_GPIO_Init+0x328>)
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	089b      	lsrs	r3, r3, #2
 8001782:	3302      	adds	r3, #2
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800178a:	4b3d      	ldr	r3, [pc, #244]	; (8001880 <HAL_GPIO_Init+0x354>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	43db      	mvns	r3, r3
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4013      	ands	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d003      	beq.n	80017ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017ae:	4a34      	ldr	r2, [pc, #208]	; (8001880 <HAL_GPIO_Init+0x354>)
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017b4:	4b32      	ldr	r3, [pc, #200]	; (8001880 <HAL_GPIO_Init+0x354>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	43db      	mvns	r3, r3
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	4013      	ands	r3, r2
 80017c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d003      	beq.n	80017d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017d8:	4a29      	ldr	r2, [pc, #164]	; (8001880 <HAL_GPIO_Init+0x354>)
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017de:	4b28      	ldr	r3, [pc, #160]	; (8001880 <HAL_GPIO_Init+0x354>)
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	43db      	mvns	r3, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4013      	ands	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d003      	beq.n	8001802 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	4313      	orrs	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001802:	4a1f      	ldr	r2, [pc, #124]	; (8001880 <HAL_GPIO_Init+0x354>)
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001808:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <HAL_GPIO_Init+0x354>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	43db      	mvns	r3, r3
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	4013      	ands	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d003      	beq.n	800182c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	4313      	orrs	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800182c:	4a14      	ldr	r2, [pc, #80]	; (8001880 <HAL_GPIO_Init+0x354>)
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	3301      	adds	r3, #1
 8001836:	61fb      	str	r3, [r7, #28]
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	2b0f      	cmp	r3, #15
 800183c:	f67f ae86 	bls.w	800154c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001840:	bf00      	nop
 8001842:	bf00      	nop
 8001844:	3724      	adds	r7, #36	; 0x24
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	40023800 	.word	0x40023800
 8001854:	40013800 	.word	0x40013800
 8001858:	40020000 	.word	0x40020000
 800185c:	40020400 	.word	0x40020400
 8001860:	40020800 	.word	0x40020800
 8001864:	40020c00 	.word	0x40020c00
 8001868:	40021000 	.word	0x40021000
 800186c:	40021400 	.word	0x40021400
 8001870:	40021800 	.word	0x40021800
 8001874:	40021c00 	.word	0x40021c00
 8001878:	40022000 	.word	0x40022000
 800187c:	40022400 	.word	0x40022400
 8001880:	40013c00 	.word	0x40013c00

08001884 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	691a      	ldr	r2, [r3, #16]
 8001894:	887b      	ldrh	r3, [r7, #2]
 8001896:	4013      	ands	r3, r2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d002      	beq.n	80018a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800189c:	2301      	movs	r3, #1
 800189e:	73fb      	strb	r3, [r7, #15]
 80018a0:	e001      	b.n	80018a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018a2:	2300      	movs	r3, #0
 80018a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3714      	adds	r7, #20
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	460b      	mov	r3, r1
 80018be:	807b      	strh	r3, [r7, #2]
 80018c0:	4613      	mov	r3, r2
 80018c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018c4:	787b      	ldrb	r3, [r7, #1]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d003      	beq.n	80018d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ca:	887a      	ldrh	r2, [r7, #2]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80018d0:	e003      	b.n	80018da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	041a      	lsls	r2, r3, #16
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	619a      	str	r2, [r3, #24]
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80018f2:	4b23      	ldr	r3, [pc, #140]	; (8001980 <HAL_PWREx_EnableOverDrive+0x98>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	4a22      	ldr	r2, [pc, #136]	; (8001980 <HAL_PWREx_EnableOverDrive+0x98>)
 80018f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018fc:	6413      	str	r3, [r2, #64]	; 0x40
 80018fe:	4b20      	ldr	r3, [pc, #128]	; (8001980 <HAL_PWREx_EnableOverDrive+0x98>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800190a:	4b1e      	ldr	r3, [pc, #120]	; (8001984 <HAL_PWREx_EnableOverDrive+0x9c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a1d      	ldr	r2, [pc, #116]	; (8001984 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001914:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001916:	f7ff fd1b 	bl	8001350 <HAL_GetTick>
 800191a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800191c:	e009      	b.n	8001932 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800191e:	f7ff fd17 	bl	8001350 <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800192c:	d901      	bls.n	8001932 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e022      	b.n	8001978 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001932:	4b14      	ldr	r3, [pc, #80]	; (8001984 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800193a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800193e:	d1ee      	bne.n	800191e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001940:	4b10      	ldr	r3, [pc, #64]	; (8001984 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a0f      	ldr	r2, [pc, #60]	; (8001984 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001946:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800194a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800194c:	f7ff fd00 	bl	8001350 <HAL_GetTick>
 8001950:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001952:	e009      	b.n	8001968 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001954:	f7ff fcfc 	bl	8001350 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001962:	d901      	bls.n	8001968 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e007      	b.n	8001978 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <HAL_PWREx_EnableOverDrive+0x9c>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001970:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001974:	d1ee      	bne.n	8001954 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40023800 	.word	0x40023800
 8001984:	40007000 	.word	0x40007000

08001988 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001990:	2300      	movs	r3, #0
 8001992:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e29b      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	f000 8087 	beq.w	8001aba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019ac:	4b96      	ldr	r3, [pc, #600]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 030c 	and.w	r3, r3, #12
 80019b4:	2b04      	cmp	r3, #4
 80019b6:	d00c      	beq.n	80019d2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019b8:	4b93      	ldr	r3, [pc, #588]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f003 030c 	and.w	r3, r3, #12
 80019c0:	2b08      	cmp	r3, #8
 80019c2:	d112      	bne.n	80019ea <HAL_RCC_OscConfig+0x62>
 80019c4:	4b90      	ldr	r3, [pc, #576]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019d0:	d10b      	bne.n	80019ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019d2:	4b8d      	ldr	r3, [pc, #564]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d06c      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x130>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d168      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e275      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019f2:	d106      	bne.n	8001a02 <HAL_RCC_OscConfig+0x7a>
 80019f4:	4b84      	ldr	r3, [pc, #528]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a83      	ldr	r2, [pc, #524]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 80019fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019fe:	6013      	str	r3, [r2, #0]
 8001a00:	e02e      	b.n	8001a60 <HAL_RCC_OscConfig+0xd8>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d10c      	bne.n	8001a24 <HAL_RCC_OscConfig+0x9c>
 8001a0a:	4b7f      	ldr	r3, [pc, #508]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a7e      	ldr	r2, [pc, #504]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a14:	6013      	str	r3, [r2, #0]
 8001a16:	4b7c      	ldr	r3, [pc, #496]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a7b      	ldr	r2, [pc, #492]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a20:	6013      	str	r3, [r2, #0]
 8001a22:	e01d      	b.n	8001a60 <HAL_RCC_OscConfig+0xd8>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a2c:	d10c      	bne.n	8001a48 <HAL_RCC_OscConfig+0xc0>
 8001a2e:	4b76      	ldr	r3, [pc, #472]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a75      	ldr	r2, [pc, #468]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a38:	6013      	str	r3, [r2, #0]
 8001a3a:	4b73      	ldr	r3, [pc, #460]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a72      	ldr	r2, [pc, #456]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a44:	6013      	str	r3, [r2, #0]
 8001a46:	e00b      	b.n	8001a60 <HAL_RCC_OscConfig+0xd8>
 8001a48:	4b6f      	ldr	r3, [pc, #444]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a6e      	ldr	r2, [pc, #440]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a52:	6013      	str	r3, [r2, #0]
 8001a54:	4b6c      	ldr	r3, [pc, #432]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a6b      	ldr	r2, [pc, #428]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d013      	beq.n	8001a90 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a68:	f7ff fc72 	bl	8001350 <HAL_GetTick>
 8001a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6e:	e008      	b.n	8001a82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a70:	f7ff fc6e 	bl	8001350 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b64      	cmp	r3, #100	; 0x64
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e229      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a82:	4b61      	ldr	r3, [pc, #388]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d0f0      	beq.n	8001a70 <HAL_RCC_OscConfig+0xe8>
 8001a8e:	e014      	b.n	8001aba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a90:	f7ff fc5e 	bl	8001350 <HAL_GetTick>
 8001a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a98:	f7ff fc5a 	bl	8001350 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b64      	cmp	r3, #100	; 0x64
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e215      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aaa:	4b57      	ldr	r3, [pc, #348]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f0      	bne.n	8001a98 <HAL_RCC_OscConfig+0x110>
 8001ab6:	e000      	b.n	8001aba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d069      	beq.n	8001b9a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ac6:	4b50      	ldr	r3, [pc, #320]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 030c 	and.w	r3, r3, #12
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d00b      	beq.n	8001aea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ad2:	4b4d      	ldr	r3, [pc, #308]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f003 030c 	and.w	r3, r3, #12
 8001ada:	2b08      	cmp	r3, #8
 8001adc:	d11c      	bne.n	8001b18 <HAL_RCC_OscConfig+0x190>
 8001ade:	4b4a      	ldr	r3, [pc, #296]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d116      	bne.n	8001b18 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aea:	4b47      	ldr	r3, [pc, #284]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d005      	beq.n	8001b02 <HAL_RCC_OscConfig+0x17a>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d001      	beq.n	8001b02 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e1e9      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b02:	4b41      	ldr	r3, [pc, #260]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	493d      	ldr	r1, [pc, #244]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001b12:	4313      	orrs	r3, r2
 8001b14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b16:	e040      	b.n	8001b9a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d023      	beq.n	8001b68 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b20:	4b39      	ldr	r3, [pc, #228]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a38      	ldr	r2, [pc, #224]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001b26:	f043 0301 	orr.w	r3, r3, #1
 8001b2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fc10 	bl	8001350 <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b34:	f7ff fc0c 	bl	8001350 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e1c7      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b46:	4b30      	ldr	r3, [pc, #192]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d0f0      	beq.n	8001b34 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b52:	4b2d      	ldr	r3, [pc, #180]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	691b      	ldr	r3, [r3, #16]
 8001b5e:	00db      	lsls	r3, r3, #3
 8001b60:	4929      	ldr	r1, [pc, #164]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001b62:	4313      	orrs	r3, r2
 8001b64:	600b      	str	r3, [r1, #0]
 8001b66:	e018      	b.n	8001b9a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b68:	4b27      	ldr	r3, [pc, #156]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a26      	ldr	r2, [pc, #152]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001b6e:	f023 0301 	bic.w	r3, r3, #1
 8001b72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b74:	f7ff fbec 	bl	8001350 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b7c:	f7ff fbe8 	bl	8001350 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e1a3      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b8e:	4b1e      	ldr	r3, [pc, #120]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1f0      	bne.n	8001b7c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d038      	beq.n	8001c18 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d019      	beq.n	8001be2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bae:	4b16      	ldr	r3, [pc, #88]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001bb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bb2:	4a15      	ldr	r2, [pc, #84]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bba:	f7ff fbc9 	bl	8001350 <HAL_GetTick>
 8001bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bc2:	f7ff fbc5 	bl	8001350 <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e180      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bd4:	4b0c      	ldr	r3, [pc, #48]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001bd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bd8:	f003 0302 	and.w	r3, r3, #2
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d0f0      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x23a>
 8001be0:	e01a      	b.n	8001c18 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001be2:	4b09      	ldr	r3, [pc, #36]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001be6:	4a08      	ldr	r2, [pc, #32]	; (8001c08 <HAL_RCC_OscConfig+0x280>)
 8001be8:	f023 0301 	bic.w	r3, r3, #1
 8001bec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bee:	f7ff fbaf 	bl	8001350 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf4:	e00a      	b.n	8001c0c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf6:	f7ff fbab 	bl	8001350 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d903      	bls.n	8001c0c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e166      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
 8001c08:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c0c:	4b92      	ldr	r3, [pc, #584]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001c0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1ee      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f000 80a4 	beq.w	8001d6e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c26:	4b8c      	ldr	r3, [pc, #560]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d10d      	bne.n	8001c4e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c32:	4b89      	ldr	r3, [pc, #548]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	4a88      	ldr	r2, [pc, #544]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001c38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c3e:	4b86      	ldr	r3, [pc, #536]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c4e:	4b83      	ldr	r3, [pc, #524]	; (8001e5c <HAL_RCC_OscConfig+0x4d4>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d118      	bne.n	8001c8c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001c5a:	4b80      	ldr	r3, [pc, #512]	; (8001e5c <HAL_RCC_OscConfig+0x4d4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a7f      	ldr	r2, [pc, #508]	; (8001e5c <HAL_RCC_OscConfig+0x4d4>)
 8001c60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c66:	f7ff fb73 	bl	8001350 <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c6c:	e008      	b.n	8001c80 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c6e:	f7ff fb6f 	bl	8001350 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b64      	cmp	r3, #100	; 0x64
 8001c7a:	d901      	bls.n	8001c80 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e12a      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c80:	4b76      	ldr	r3, [pc, #472]	; (8001e5c <HAL_RCC_OscConfig+0x4d4>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0f0      	beq.n	8001c6e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d106      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x31a>
 8001c94:	4b70      	ldr	r3, [pc, #448]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c98:	4a6f      	ldr	r2, [pc, #444]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001c9a:	f043 0301 	orr.w	r3, r3, #1
 8001c9e:	6713      	str	r3, [r2, #112]	; 0x70
 8001ca0:	e02d      	b.n	8001cfe <HAL_RCC_OscConfig+0x376>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d10c      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x33c>
 8001caa:	4b6b      	ldr	r3, [pc, #428]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cae:	4a6a      	ldr	r2, [pc, #424]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cb0:	f023 0301 	bic.w	r3, r3, #1
 8001cb4:	6713      	str	r3, [r2, #112]	; 0x70
 8001cb6:	4b68      	ldr	r3, [pc, #416]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cba:	4a67      	ldr	r2, [pc, #412]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cbc:	f023 0304 	bic.w	r3, r3, #4
 8001cc0:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc2:	e01c      	b.n	8001cfe <HAL_RCC_OscConfig+0x376>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	2b05      	cmp	r3, #5
 8001cca:	d10c      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x35e>
 8001ccc:	4b62      	ldr	r3, [pc, #392]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cd0:	4a61      	ldr	r2, [pc, #388]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cd2:	f043 0304 	orr.w	r3, r3, #4
 8001cd6:	6713      	str	r3, [r2, #112]	; 0x70
 8001cd8:	4b5f      	ldr	r3, [pc, #380]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cdc:	4a5e      	ldr	r2, [pc, #376]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cde:	f043 0301 	orr.w	r3, r3, #1
 8001ce2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ce4:	e00b      	b.n	8001cfe <HAL_RCC_OscConfig+0x376>
 8001ce6:	4b5c      	ldr	r3, [pc, #368]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cea:	4a5b      	ldr	r2, [pc, #364]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cec:	f023 0301 	bic.w	r3, r3, #1
 8001cf0:	6713      	str	r3, [r2, #112]	; 0x70
 8001cf2:	4b59      	ldr	r3, [pc, #356]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cf6:	4a58      	ldr	r2, [pc, #352]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001cf8:	f023 0304 	bic.w	r3, r3, #4
 8001cfc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d015      	beq.n	8001d32 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d06:	f7ff fb23 	bl	8001350 <HAL_GetTick>
 8001d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d0c:	e00a      	b.n	8001d24 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d0e:	f7ff fb1f 	bl	8001350 <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e0d8      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d24:	4b4c      	ldr	r3, [pc, #304]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0ee      	beq.n	8001d0e <HAL_RCC_OscConfig+0x386>
 8001d30:	e014      	b.n	8001d5c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d32:	f7ff fb0d 	bl	8001350 <HAL_GetTick>
 8001d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d38:	e00a      	b.n	8001d50 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d3a:	f7ff fb09 	bl	8001350 <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e0c2      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d50:	4b41      	ldr	r3, [pc, #260]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d54:	f003 0302 	and.w	r3, r3, #2
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d1ee      	bne.n	8001d3a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d5c:	7dfb      	ldrb	r3, [r7, #23]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d105      	bne.n	8001d6e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d62:	4b3d      	ldr	r3, [pc, #244]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	4a3c      	ldr	r2, [pc, #240]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001d68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d6c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 80ae 	beq.w	8001ed4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d78:	4b37      	ldr	r3, [pc, #220]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 030c 	and.w	r3, r3, #12
 8001d80:	2b08      	cmp	r3, #8
 8001d82:	d06d      	beq.n	8001e60 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d14b      	bne.n	8001e24 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d8c:	4b32      	ldr	r3, [pc, #200]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a31      	ldr	r2, [pc, #196]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001d92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d98:	f7ff fada 	bl	8001350 <HAL_GetTick>
 8001d9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d9e:	e008      	b.n	8001db2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da0:	f7ff fad6 	bl	8001350 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d901      	bls.n	8001db2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e091      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001db2:	4b29      	ldr	r3, [pc, #164]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d1f0      	bne.n	8001da0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69da      	ldr	r2, [r3, #28]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a1b      	ldr	r3, [r3, #32]
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dcc:	019b      	lsls	r3, r3, #6
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd4:	085b      	lsrs	r3, r3, #1
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	041b      	lsls	r3, r3, #16
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de0:	061b      	lsls	r3, r3, #24
 8001de2:	431a      	orrs	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de8:	071b      	lsls	r3, r3, #28
 8001dea:	491b      	ldr	r1, [pc, #108]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001dec:	4313      	orrs	r3, r2
 8001dee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001df0:	4b19      	ldr	r3, [pc, #100]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a18      	ldr	r2, [pc, #96]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001df6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfc:	f7ff faa8 	bl	8001350 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e04:	f7ff faa4 	bl	8001350 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e05f      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e16:	4b10      	ldr	r3, [pc, #64]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f0      	beq.n	8001e04 <HAL_RCC_OscConfig+0x47c>
 8001e22:	e057      	b.n	8001ed4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e24:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a0b      	ldr	r2, [pc, #44]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001e2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e30:	f7ff fa8e 	bl	8001350 <HAL_GetTick>
 8001e34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e38:	f7ff fa8a 	bl	8001350 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e045      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e4a:	4b03      	ldr	r3, [pc, #12]	; (8001e58 <HAL_RCC_OscConfig+0x4d0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1f0      	bne.n	8001e38 <HAL_RCC_OscConfig+0x4b0>
 8001e56:	e03d      	b.n	8001ed4 <HAL_RCC_OscConfig+0x54c>
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001e60:	4b1f      	ldr	r3, [pc, #124]	; (8001ee0 <HAL_RCC_OscConfig+0x558>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d030      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d129      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d122      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e90:	4013      	ands	r3, r2
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e96:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d119      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea6:	085b      	lsrs	r3, r3, #1
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d10f      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eba:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d107      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d001      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40023800 	.word	0x40023800

08001ee4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d101      	bne.n	8001efc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e0d0      	b.n	800209e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001efc:	4b6a      	ldr	r3, [pc, #424]	; (80020a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 030f 	and.w	r3, r3, #15
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d910      	bls.n	8001f2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f0a:	4b67      	ldr	r3, [pc, #412]	; (80020a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f023 020f 	bic.w	r2, r3, #15
 8001f12:	4965      	ldr	r1, [pc, #404]	; (80020a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f1a:	4b63      	ldr	r3, [pc, #396]	; (80020a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d001      	beq.n	8001f2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0b8      	b.n	800209e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d020      	beq.n	8001f7a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d005      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f44:	4b59      	ldr	r3, [pc, #356]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	4a58      	ldr	r2, [pc, #352]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001f4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0308 	and.w	r3, r3, #8
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d005      	beq.n	8001f68 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f5c:	4b53      	ldr	r3, [pc, #332]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	4a52      	ldr	r2, [pc, #328]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001f62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f68:	4b50      	ldr	r3, [pc, #320]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	494d      	ldr	r1, [pc, #308]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001f76:	4313      	orrs	r3, r2
 8001f78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d040      	beq.n	8002008 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d107      	bne.n	8001f9e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f8e:	4b47      	ldr	r3, [pc, #284]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d115      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e07f      	b.n	800209e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d107      	bne.n	8001fb6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fa6:	4b41      	ldr	r3, [pc, #260]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d109      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e073      	b.n	800209e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb6:	4b3d      	ldr	r3, [pc, #244]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e06b      	b.n	800209e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fc6:	4b39      	ldr	r3, [pc, #228]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f023 0203 	bic.w	r2, r3, #3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	4936      	ldr	r1, [pc, #216]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fd8:	f7ff f9ba 	bl	8001350 <HAL_GetTick>
 8001fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fde:	e00a      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fe0:	f7ff f9b6 	bl	8001350 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e053      	b.n	800209e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff6:	4b2d      	ldr	r3, [pc, #180]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f003 020c 	and.w	r2, r3, #12
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	429a      	cmp	r2, r3
 8002006:	d1eb      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002008:	4b27      	ldr	r3, [pc, #156]	; (80020a8 <HAL_RCC_ClockConfig+0x1c4>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 030f 	and.w	r3, r3, #15
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	429a      	cmp	r2, r3
 8002014:	d210      	bcs.n	8002038 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002016:	4b24      	ldr	r3, [pc, #144]	; (80020a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f023 020f 	bic.w	r2, r3, #15
 800201e:	4922      	ldr	r1, [pc, #136]	; (80020a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	4313      	orrs	r3, r2
 8002024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002026:	4b20      	ldr	r3, [pc, #128]	; (80020a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	429a      	cmp	r2, r3
 8002032:	d001      	beq.n	8002038 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e032      	b.n	800209e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	d008      	beq.n	8002056 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002044:	4b19      	ldr	r3, [pc, #100]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	4916      	ldr	r1, [pc, #88]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8002052:	4313      	orrs	r3, r2
 8002054:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d009      	beq.n	8002076 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002062:	4b12      	ldr	r3, [pc, #72]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	490e      	ldr	r1, [pc, #56]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 8002072:	4313      	orrs	r3, r2
 8002074:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002076:	f000 f821 	bl	80020bc <HAL_RCC_GetSysClockFreq>
 800207a:	4602      	mov	r2, r0
 800207c:	4b0b      	ldr	r3, [pc, #44]	; (80020ac <HAL_RCC_ClockConfig+0x1c8>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	091b      	lsrs	r3, r3, #4
 8002082:	f003 030f 	and.w	r3, r3, #15
 8002086:	490a      	ldr	r1, [pc, #40]	; (80020b0 <HAL_RCC_ClockConfig+0x1cc>)
 8002088:	5ccb      	ldrb	r3, [r1, r3]
 800208a:	fa22 f303 	lsr.w	r3, r2, r3
 800208e:	4a09      	ldr	r2, [pc, #36]	; (80020b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002092:	4b09      	ldr	r3, [pc, #36]	; (80020b8 <HAL_RCC_ClockConfig+0x1d4>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f7fe fe84 	bl	8000da4 <HAL_InitTick>

  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40023c00 	.word	0x40023c00
 80020ac:	40023800 	.word	0x40023800
 80020b0:	08008d18 	.word	0x08008d18
 80020b4:	20000000 	.word	0x20000000
 80020b8:	20000004 	.word	0x20000004

080020bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020c0:	b090      	sub	sp, #64	; 0x40
 80020c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	637b      	str	r3, [r7, #52]	; 0x34
 80020c8:	2300      	movs	r3, #0
 80020ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020cc:	2300      	movs	r3, #0
 80020ce:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80020d0:	2300      	movs	r3, #0
 80020d2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020d4:	4b59      	ldr	r3, [pc, #356]	; (800223c <HAL_RCC_GetSysClockFreq+0x180>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f003 030c 	and.w	r3, r3, #12
 80020dc:	2b08      	cmp	r3, #8
 80020de:	d00d      	beq.n	80020fc <HAL_RCC_GetSysClockFreq+0x40>
 80020e0:	2b08      	cmp	r3, #8
 80020e2:	f200 80a1 	bhi.w	8002228 <HAL_RCC_GetSysClockFreq+0x16c>
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d002      	beq.n	80020f0 <HAL_RCC_GetSysClockFreq+0x34>
 80020ea:	2b04      	cmp	r3, #4
 80020ec:	d003      	beq.n	80020f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80020ee:	e09b      	b.n	8002228 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020f0:	4b53      	ldr	r3, [pc, #332]	; (8002240 <HAL_RCC_GetSysClockFreq+0x184>)
 80020f2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80020f4:	e09b      	b.n	800222e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020f6:	4b53      	ldr	r3, [pc, #332]	; (8002244 <HAL_RCC_GetSysClockFreq+0x188>)
 80020f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80020fa:	e098      	b.n	800222e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020fc:	4b4f      	ldr	r3, [pc, #316]	; (800223c <HAL_RCC_GetSysClockFreq+0x180>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002104:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002106:	4b4d      	ldr	r3, [pc, #308]	; (800223c <HAL_RCC_GetSysClockFreq+0x180>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d028      	beq.n	8002164 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002112:	4b4a      	ldr	r3, [pc, #296]	; (800223c <HAL_RCC_GetSysClockFreq+0x180>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	099b      	lsrs	r3, r3, #6
 8002118:	2200      	movs	r2, #0
 800211a:	623b      	str	r3, [r7, #32]
 800211c:	627a      	str	r2, [r7, #36]	; 0x24
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002124:	2100      	movs	r1, #0
 8002126:	4b47      	ldr	r3, [pc, #284]	; (8002244 <HAL_RCC_GetSysClockFreq+0x188>)
 8002128:	fb03 f201 	mul.w	r2, r3, r1
 800212c:	2300      	movs	r3, #0
 800212e:	fb00 f303 	mul.w	r3, r0, r3
 8002132:	4413      	add	r3, r2
 8002134:	4a43      	ldr	r2, [pc, #268]	; (8002244 <HAL_RCC_GetSysClockFreq+0x188>)
 8002136:	fba0 1202 	umull	r1, r2, r0, r2
 800213a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800213c:	460a      	mov	r2, r1
 800213e:	62ba      	str	r2, [r7, #40]	; 0x28
 8002140:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002142:	4413      	add	r3, r2
 8002144:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002146:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002148:	2200      	movs	r2, #0
 800214a:	61bb      	str	r3, [r7, #24]
 800214c:	61fa      	str	r2, [r7, #28]
 800214e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002152:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002156:	f7fe fa87 	bl	8000668 <__aeabi_uldivmod>
 800215a:	4602      	mov	r2, r0
 800215c:	460b      	mov	r3, r1
 800215e:	4613      	mov	r3, r2
 8002160:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002162:	e053      	b.n	800220c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002164:	4b35      	ldr	r3, [pc, #212]	; (800223c <HAL_RCC_GetSysClockFreq+0x180>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	099b      	lsrs	r3, r3, #6
 800216a:	2200      	movs	r2, #0
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	617a      	str	r2, [r7, #20]
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002176:	f04f 0b00 	mov.w	fp, #0
 800217a:	4652      	mov	r2, sl
 800217c:	465b      	mov	r3, fp
 800217e:	f04f 0000 	mov.w	r0, #0
 8002182:	f04f 0100 	mov.w	r1, #0
 8002186:	0159      	lsls	r1, r3, #5
 8002188:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800218c:	0150      	lsls	r0, r2, #5
 800218e:	4602      	mov	r2, r0
 8002190:	460b      	mov	r3, r1
 8002192:	ebb2 080a 	subs.w	r8, r2, sl
 8002196:	eb63 090b 	sbc.w	r9, r3, fp
 800219a:	f04f 0200 	mov.w	r2, #0
 800219e:	f04f 0300 	mov.w	r3, #0
 80021a2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80021a6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80021aa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80021ae:	ebb2 0408 	subs.w	r4, r2, r8
 80021b2:	eb63 0509 	sbc.w	r5, r3, r9
 80021b6:	f04f 0200 	mov.w	r2, #0
 80021ba:	f04f 0300 	mov.w	r3, #0
 80021be:	00eb      	lsls	r3, r5, #3
 80021c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021c4:	00e2      	lsls	r2, r4, #3
 80021c6:	4614      	mov	r4, r2
 80021c8:	461d      	mov	r5, r3
 80021ca:	eb14 030a 	adds.w	r3, r4, sl
 80021ce:	603b      	str	r3, [r7, #0]
 80021d0:	eb45 030b 	adc.w	r3, r5, fp
 80021d4:	607b      	str	r3, [r7, #4]
 80021d6:	f04f 0200 	mov.w	r2, #0
 80021da:	f04f 0300 	mov.w	r3, #0
 80021de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021e2:	4629      	mov	r1, r5
 80021e4:	028b      	lsls	r3, r1, #10
 80021e6:	4621      	mov	r1, r4
 80021e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021ec:	4621      	mov	r1, r4
 80021ee:	028a      	lsls	r2, r1, #10
 80021f0:	4610      	mov	r0, r2
 80021f2:	4619      	mov	r1, r3
 80021f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021f6:	2200      	movs	r2, #0
 80021f8:	60bb      	str	r3, [r7, #8]
 80021fa:	60fa      	str	r2, [r7, #12]
 80021fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002200:	f7fe fa32 	bl	8000668 <__aeabi_uldivmod>
 8002204:	4602      	mov	r2, r0
 8002206:	460b      	mov	r3, r1
 8002208:	4613      	mov	r3, r2
 800220a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800220c:	4b0b      	ldr	r3, [pc, #44]	; (800223c <HAL_RCC_GetSysClockFreq+0x180>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	0c1b      	lsrs	r3, r3, #16
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	3301      	adds	r3, #1
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 800221c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800221e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002220:	fbb2 f3f3 	udiv	r3, r2, r3
 8002224:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002226:	e002      	b.n	800222e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002228:	4b05      	ldr	r3, [pc, #20]	; (8002240 <HAL_RCC_GetSysClockFreq+0x184>)
 800222a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800222c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800222e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002230:	4618      	mov	r0, r3
 8002232:	3740      	adds	r7, #64	; 0x40
 8002234:	46bd      	mov	sp, r7
 8002236:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800223a:	bf00      	nop
 800223c:	40023800 	.word	0x40023800
 8002240:	00f42400 	.word	0x00f42400
 8002244:	017d7840 	.word	0x017d7840

08002248 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800224c:	4b03      	ldr	r3, [pc, #12]	; (800225c <HAL_RCC_GetHCLKFreq+0x14>)
 800224e:	681b      	ldr	r3, [r3, #0]
}
 8002250:	4618      	mov	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	20000000 	.word	0x20000000

08002260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002264:	f7ff fff0 	bl	8002248 <HAL_RCC_GetHCLKFreq>
 8002268:	4602      	mov	r2, r0
 800226a:	4b05      	ldr	r3, [pc, #20]	; (8002280 <HAL_RCC_GetPCLK1Freq+0x20>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	0a9b      	lsrs	r3, r3, #10
 8002270:	f003 0307 	and.w	r3, r3, #7
 8002274:	4903      	ldr	r1, [pc, #12]	; (8002284 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002276:	5ccb      	ldrb	r3, [r1, r3]
 8002278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800227c:	4618      	mov	r0, r3
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40023800 	.word	0x40023800
 8002284:	08008d28 	.word	0x08008d28

08002288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800228c:	f7ff ffdc 	bl	8002248 <HAL_RCC_GetHCLKFreq>
 8002290:	4602      	mov	r2, r0
 8002292:	4b05      	ldr	r3, [pc, #20]	; (80022a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	0b5b      	lsrs	r3, r3, #13
 8002298:	f003 0307 	and.w	r3, r3, #7
 800229c:	4903      	ldr	r1, [pc, #12]	; (80022ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800229e:	5ccb      	ldrb	r3, [r1, r3]
 80022a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40023800 	.word	0x40023800
 80022ac:	08008d28 	.word	0x08008d28

080022b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	220f      	movs	r2, #15
 80022be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80022c0:	4b12      	ldr	r3, [pc, #72]	; (800230c <HAL_RCC_GetClockConfig+0x5c>)
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f003 0203 	and.w	r2, r3, #3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80022cc:	4b0f      	ldr	r3, [pc, #60]	; (800230c <HAL_RCC_GetClockConfig+0x5c>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80022d8:	4b0c      	ldr	r3, [pc, #48]	; (800230c <HAL_RCC_GetClockConfig+0x5c>)
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80022e4:	4b09      	ldr	r3, [pc, #36]	; (800230c <HAL_RCC_GetClockConfig+0x5c>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	08db      	lsrs	r3, r3, #3
 80022ea:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80022f2:	4b07      	ldr	r3, [pc, #28]	; (8002310 <HAL_RCC_GetClockConfig+0x60>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 020f 	and.w	r2, r3, #15
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	601a      	str	r2, [r3, #0]
}
 80022fe:	bf00      	nop
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	40023800 	.word	0x40023800
 8002310:	40023c00 	.word	0x40023c00

08002314 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b088      	sub	sp, #32
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800231c:	2300      	movs	r3, #0
 800231e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002320:	2300      	movs	r3, #0
 8002322:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002324:	2300      	movs	r3, #0
 8002326:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002328:	2300      	movs	r3, #0
 800232a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800232c:	2300      	movs	r3, #0
 800232e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	2b00      	cmp	r3, #0
 800233a:	d012      	beq.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800233c:	4b69      	ldr	r3, [pc, #420]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	4a68      	ldr	r2, [pc, #416]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002342:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002346:	6093      	str	r3, [r2, #8]
 8002348:	4b66      	ldr	r3, [pc, #408]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002350:	4964      	ldr	r1, [pc, #400]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002352:	4313      	orrs	r3, r2
 8002354:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800235a:	2b00      	cmp	r3, #0
 800235c:	d101      	bne.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800235e:	2301      	movs	r3, #1
 8002360:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d017      	beq.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800236e:	4b5d      	ldr	r3, [pc, #372]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002370:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002374:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800237c:	4959      	ldr	r1, [pc, #356]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800237e:	4313      	orrs	r3, r2
 8002380:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002388:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800238c:	d101      	bne.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800238e:	2301      	movs	r3, #1
 8002390:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002396:	2b00      	cmp	r3, #0
 8002398:	d101      	bne.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800239a:	2301      	movs	r3, #1
 800239c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d017      	beq.n	80023da <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80023aa:	4b4e      	ldr	r3, [pc, #312]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b8:	494a      	ldr	r1, [pc, #296]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023ba:	4313      	orrs	r3, r2
 80023bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023c8:	d101      	bne.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80023ca:	2301      	movs	r3, #1
 80023cc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80023d6:	2301      	movs	r3, #1
 80023d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80023e6:	2301      	movs	r3, #1
 80023e8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0320 	and.w	r3, r3, #32
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 808b 	beq.w	800250e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80023f8:	4b3a      	ldr	r3, [pc, #232]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	4a39      	ldr	r2, [pc, #228]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002402:	6413      	str	r3, [r2, #64]	; 0x40
 8002404:	4b37      	ldr	r3, [pc, #220]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240c:	60bb      	str	r3, [r7, #8]
 800240e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002410:	4b35      	ldr	r3, [pc, #212]	; (80024e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a34      	ldr	r2, [pc, #208]	; (80024e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800241a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800241c:	f7fe ff98 	bl	8001350 <HAL_GetTick>
 8002420:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002422:	e008      	b.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002424:	f7fe ff94 	bl	8001350 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b64      	cmp	r3, #100	; 0x64
 8002430:	d901      	bls.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e38f      	b.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002436:	4b2c      	ldr	r3, [pc, #176]	; (80024e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0f0      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002442:	4b28      	ldr	r3, [pc, #160]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002446:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800244a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d035      	beq.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	429a      	cmp	r2, r3
 800245e:	d02e      	beq.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002460:	4b20      	ldr	r3, [pc, #128]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002464:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002468:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800246a:	4b1e      	ldr	r3, [pc, #120]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800246c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800246e:	4a1d      	ldr	r2, [pc, #116]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002474:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002476:	4b1b      	ldr	r3, [pc, #108]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800247a:	4a1a      	ldr	r2, [pc, #104]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800247c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002480:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002482:	4a18      	ldr	r2, [pc, #96]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002488:	4b16      	ldr	r3, [pc, #88]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800248a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	2b01      	cmp	r3, #1
 8002492:	d114      	bne.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002494:	f7fe ff5c 	bl	8001350 <HAL_GetTick>
 8002498:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800249a:	e00a      	b.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800249c:	f7fe ff58 	bl	8001350 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e351      	b.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024b2:	4b0c      	ldr	r3, [pc, #48]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d0ee      	beq.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80024ca:	d111      	bne.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80024cc:	4b05      	ldr	r3, [pc, #20]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024d8:	4b04      	ldr	r3, [pc, #16]	; (80024ec <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80024da:	400b      	ands	r3, r1
 80024dc:	4901      	ldr	r1, [pc, #4]	; (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	608b      	str	r3, [r1, #8]
 80024e2:	e00b      	b.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80024e4:	40023800 	.word	0x40023800
 80024e8:	40007000 	.word	0x40007000
 80024ec:	0ffffcff 	.word	0x0ffffcff
 80024f0:	4bac      	ldr	r3, [pc, #688]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	4aab      	ldr	r2, [pc, #684]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024f6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80024fa:	6093      	str	r3, [r2, #8]
 80024fc:	4ba9      	ldr	r3, [pc, #676]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002508:	49a6      	ldr	r1, [pc, #664]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800250a:	4313      	orrs	r3, r2
 800250c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0310 	and.w	r3, r3, #16
 8002516:	2b00      	cmp	r3, #0
 8002518:	d010      	beq.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800251a:	4ba2      	ldr	r3, [pc, #648]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800251c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002520:	4aa0      	ldr	r2, [pc, #640]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002522:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002526:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800252a:	4b9e      	ldr	r3, [pc, #632]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800252c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002534:	499b      	ldr	r1, [pc, #620]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002536:	4313      	orrs	r3, r2
 8002538:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d00a      	beq.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002548:	4b96      	ldr	r3, [pc, #600]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800254a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800254e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002556:	4993      	ldr	r1, [pc, #588]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002558:	4313      	orrs	r3, r2
 800255a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00a      	beq.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800256a:	4b8e      	ldr	r3, [pc, #568]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800256c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002570:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002578:	498a      	ldr	r1, [pc, #552]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800257a:	4313      	orrs	r3, r2
 800257c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d00a      	beq.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800258c:	4b85      	ldr	r3, [pc, #532]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800258e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002592:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800259a:	4982      	ldr	r1, [pc, #520]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800259c:	4313      	orrs	r3, r2
 800259e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00a      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80025ae:	4b7d      	ldr	r3, [pc, #500]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025bc:	4979      	ldr	r1, [pc, #484]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00a      	beq.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025d0:	4b74      	ldr	r3, [pc, #464]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d6:	f023 0203 	bic.w	r2, r3, #3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025de:	4971      	ldr	r1, [pc, #452]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00a      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025f2:	4b6c      	ldr	r3, [pc, #432]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f8:	f023 020c 	bic.w	r2, r3, #12
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002600:	4968      	ldr	r1, [pc, #416]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002602:	4313      	orrs	r3, r2
 8002604:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00a      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002614:	4b63      	ldr	r3, [pc, #396]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800261a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002622:	4960      	ldr	r1, [pc, #384]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002624:	4313      	orrs	r3, r2
 8002626:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00a      	beq.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002636:	4b5b      	ldr	r3, [pc, #364]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800263c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002644:	4957      	ldr	r1, [pc, #348]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002646:	4313      	orrs	r3, r2
 8002648:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002654:	2b00      	cmp	r3, #0
 8002656:	d00a      	beq.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002658:	4b52      	ldr	r3, [pc, #328]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800265a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800265e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002666:	494f      	ldr	r1, [pc, #316]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002668:	4313      	orrs	r3, r2
 800266a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00a      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800267a:	4b4a      	ldr	r3, [pc, #296]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800267c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002680:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002688:	4946      	ldr	r1, [pc, #280]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800268a:	4313      	orrs	r3, r2
 800268c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d00a      	beq.n	80026b2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800269c:	4b41      	ldr	r3, [pc, #260]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800269e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026aa:	493e      	ldr	r1, [pc, #248]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d00a      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80026be:	4b39      	ldr	r3, [pc, #228]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026cc:	4935      	ldr	r1, [pc, #212]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d00a      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80026e0:	4b30      	ldr	r3, [pc, #192]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026ee:	492d      	ldr	r1, [pc, #180]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d011      	beq.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002702:	4b28      	ldr	r3, [pc, #160]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002708:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002710:	4924      	ldr	r1, [pc, #144]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002712:	4313      	orrs	r3, r2
 8002714:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800271c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002720:	d101      	bne.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002722:	2301      	movs	r3, #1
 8002724:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002732:	2301      	movs	r3, #1
 8002734:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00a      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002742:	4b18      	ldr	r3, [pc, #96]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002748:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002750:	4914      	ldr	r1, [pc, #80]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002752:	4313      	orrs	r3, r2
 8002754:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00b      	beq.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002764:	4b0f      	ldr	r3, [pc, #60]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002766:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800276a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002774:	490b      	ldr	r1, [pc, #44]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002776:	4313      	orrs	r3, r2
 8002778:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00f      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002788:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800278a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800278e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002798:	4902      	ldr	r1, [pc, #8]	; (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800279a:	4313      	orrs	r3, r2
 800279c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80027a0:	e002      	b.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80027a2:	bf00      	nop
 80027a4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00b      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80027b4:	4b8a      	ldr	r3, [pc, #552]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027ba:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027c4:	4986      	ldr	r1, [pc, #536]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00b      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80027d8:	4b81      	ldr	r3, [pc, #516]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027de:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027e8:	497d      	ldr	r1, [pc, #500]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d006      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	f000 80d6 	beq.w	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002804:	4b76      	ldr	r3, [pc, #472]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a75      	ldr	r2, [pc, #468]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800280a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800280e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002810:	f7fe fd9e 	bl	8001350 <HAL_GetTick>
 8002814:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002816:	e008      	b.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002818:	f7fe fd9a 	bl	8001350 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b64      	cmp	r3, #100	; 0x64
 8002824:	d901      	bls.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e195      	b.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800282a:	4b6d      	ldr	r3, [pc, #436]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1f0      	bne.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	2b00      	cmp	r3, #0
 8002840:	d021      	beq.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002846:	2b00      	cmp	r3, #0
 8002848:	d11d      	bne.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800284a:	4b65      	ldr	r3, [pc, #404]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800284c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002850:	0c1b      	lsrs	r3, r3, #16
 8002852:	f003 0303 	and.w	r3, r3, #3
 8002856:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002858:	4b61      	ldr	r3, [pc, #388]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800285a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800285e:	0e1b      	lsrs	r3, r3, #24
 8002860:	f003 030f 	and.w	r3, r3, #15
 8002864:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	019a      	lsls	r2, r3, #6
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	041b      	lsls	r3, r3, #16
 8002870:	431a      	orrs	r2, r3
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	061b      	lsls	r3, r3, #24
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	071b      	lsls	r3, r3, #28
 800287e:	4958      	ldr	r1, [pc, #352]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002880:	4313      	orrs	r3, r2
 8002882:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d004      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002896:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800289a:	d00a      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d02e      	beq.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028b0:	d129      	bne.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80028b2:	4b4b      	ldr	r3, [pc, #300]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028b8:	0c1b      	lsrs	r3, r3, #16
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80028c0:	4b47      	ldr	r3, [pc, #284]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028c6:	0f1b      	lsrs	r3, r3, #28
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	019a      	lsls	r2, r3, #6
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	041b      	lsls	r3, r3, #16
 80028d8:	431a      	orrs	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	061b      	lsls	r3, r3, #24
 80028e0:	431a      	orrs	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	071b      	lsls	r3, r3, #28
 80028e6:	493e      	ldr	r1, [pc, #248]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028e8:	4313      	orrs	r3, r2
 80028ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80028ee:	4b3c      	ldr	r3, [pc, #240]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028f4:	f023 021f 	bic.w	r2, r3, #31
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028fc:	3b01      	subs	r3, #1
 80028fe:	4938      	ldr	r1, [pc, #224]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002900:	4313      	orrs	r3, r2
 8002902:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d01d      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002912:	4b33      	ldr	r3, [pc, #204]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002914:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002918:	0e1b      	lsrs	r3, r3, #24
 800291a:	f003 030f 	and.w	r3, r3, #15
 800291e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002920:	4b2f      	ldr	r3, [pc, #188]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002922:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002926:	0f1b      	lsrs	r3, r3, #28
 8002928:	f003 0307 	and.w	r3, r3, #7
 800292c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	019a      	lsls	r2, r3, #6
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	041b      	lsls	r3, r3, #16
 800293a:	431a      	orrs	r2, r3
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	061b      	lsls	r3, r3, #24
 8002940:	431a      	orrs	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	071b      	lsls	r3, r3, #28
 8002946:	4926      	ldr	r1, [pc, #152]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002948:	4313      	orrs	r3, r2
 800294a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d011      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	019a      	lsls	r2, r3, #6
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	041b      	lsls	r3, r3, #16
 8002966:	431a      	orrs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	061b      	lsls	r3, r3, #24
 800296e:	431a      	orrs	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	071b      	lsls	r3, r3, #28
 8002976:	491a      	ldr	r1, [pc, #104]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002978:	4313      	orrs	r3, r2
 800297a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800297e:	4b18      	ldr	r3, [pc, #96]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a17      	ldr	r2, [pc, #92]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002984:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002988:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800298a:	f7fe fce1 	bl	8001350 <HAL_GetTick>
 800298e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002990:	e008      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002992:	f7fe fcdd 	bl	8001350 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b64      	cmp	r3, #100	; 0x64
 800299e:	d901      	bls.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e0d8      	b.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80029a4:	4b0e      	ldr	r3, [pc, #56]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0f0      	beq.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	f040 80ce 	bne.w	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80029b8:	4b09      	ldr	r3, [pc, #36]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a08      	ldr	r2, [pc, #32]	; (80029e0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029c4:	f7fe fcc4 	bl	8001350 <HAL_GetTick>
 80029c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80029ca:	e00b      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80029cc:	f7fe fcc0 	bl	8001350 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b64      	cmp	r3, #100	; 0x64
 80029d8:	d904      	bls.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e0bb      	b.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80029de:	bf00      	nop
 80029e0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80029e4:	4b5e      	ldr	r3, [pc, #376]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029f0:	d0ec      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d009      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d02e      	beq.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d12a      	bne.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002a1a:	4b51      	ldr	r3, [pc, #324]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a20:	0c1b      	lsrs	r3, r3, #16
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002a28:	4b4d      	ldr	r3, [pc, #308]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a2e:	0f1b      	lsrs	r3, r3, #28
 8002a30:	f003 0307 	and.w	r3, r3, #7
 8002a34:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	019a      	lsls	r2, r3, #6
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	041b      	lsls	r3, r3, #16
 8002a40:	431a      	orrs	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	061b      	lsls	r3, r3, #24
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	071b      	lsls	r3, r3, #28
 8002a4e:	4944      	ldr	r1, [pc, #272]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002a56:	4b42      	ldr	r3, [pc, #264]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a5c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a64:	3b01      	subs	r3, #1
 8002a66:	021b      	lsls	r3, r3, #8
 8002a68:	493d      	ldr	r1, [pc, #244]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d022      	beq.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a84:	d11d      	bne.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002a86:	4b36      	ldr	r3, [pc, #216]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a8c:	0e1b      	lsrs	r3, r3, #24
 8002a8e:	f003 030f 	and.w	r3, r3, #15
 8002a92:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002a94:	4b32      	ldr	r3, [pc, #200]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a9a:	0f1b      	lsrs	r3, r3, #28
 8002a9c:	f003 0307 	and.w	r3, r3, #7
 8002aa0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	019a      	lsls	r2, r3, #6
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	041b      	lsls	r3, r3, #16
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	061b      	lsls	r3, r3, #24
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	071b      	lsls	r3, r3, #28
 8002aba:	4929      	ldr	r1, [pc, #164]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0308 	and.w	r3, r3, #8
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d028      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002ace:	4b24      	ldr	r3, [pc, #144]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ad4:	0e1b      	lsrs	r3, r3, #24
 8002ad6:	f003 030f 	and.w	r3, r3, #15
 8002ada:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002adc:	4b20      	ldr	r3, [pc, #128]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ae2:	0c1b      	lsrs	r3, r3, #16
 8002ae4:	f003 0303 	and.w	r3, r3, #3
 8002ae8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	019a      	lsls	r2, r3, #6
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	041b      	lsls	r3, r3, #16
 8002af4:	431a      	orrs	r2, r3
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	061b      	lsls	r3, r3, #24
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	071b      	lsls	r3, r3, #28
 8002b02:	4917      	ldr	r1, [pc, #92]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002b0a:	4b15      	ldr	r3, [pc, #84]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b18:	4911      	ldr	r1, [pc, #68]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002b20:	4b0f      	ldr	r3, [pc, #60]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a0e      	ldr	r2, [pc, #56]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b2c:	f7fe fc10 	bl	8001350 <HAL_GetTick>
 8002b30:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b34:	f7fe fc0c 	bl	8001350 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b64      	cmp	r3, #100	; 0x64
 8002b40:	d901      	bls.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e007      	b.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002b46:	4b06      	ldr	r3, [pc, #24]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b52:	d1ef      	bne.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3720      	adds	r7, #32
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40023800 	.word	0x40023800

08002b64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e049      	b.n	8002c0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d106      	bne.n	8002b90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7fe fad0 	bl	8001130 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3304      	adds	r3, #4
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	f000 fac0 	bl	8003128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2201      	movs	r2, #1
 8002bac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d001      	beq.n	8002c2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e054      	b.n	8002cd6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2202      	movs	r2, #2
 8002c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68da      	ldr	r2, [r3, #12]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f042 0201 	orr.w	r2, r2, #1
 8002c42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a26      	ldr	r2, [pc, #152]	; (8002ce4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d022      	beq.n	8002c94 <HAL_TIM_Base_Start_IT+0x80>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c56:	d01d      	beq.n	8002c94 <HAL_TIM_Base_Start_IT+0x80>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a22      	ldr	r2, [pc, #136]	; (8002ce8 <HAL_TIM_Base_Start_IT+0xd4>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d018      	beq.n	8002c94 <HAL_TIM_Base_Start_IT+0x80>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a21      	ldr	r2, [pc, #132]	; (8002cec <HAL_TIM_Base_Start_IT+0xd8>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d013      	beq.n	8002c94 <HAL_TIM_Base_Start_IT+0x80>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a1f      	ldr	r2, [pc, #124]	; (8002cf0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d00e      	beq.n	8002c94 <HAL_TIM_Base_Start_IT+0x80>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a1e      	ldr	r2, [pc, #120]	; (8002cf4 <HAL_TIM_Base_Start_IT+0xe0>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d009      	beq.n	8002c94 <HAL_TIM_Base_Start_IT+0x80>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a1c      	ldr	r2, [pc, #112]	; (8002cf8 <HAL_TIM_Base_Start_IT+0xe4>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d004      	beq.n	8002c94 <HAL_TIM_Base_Start_IT+0x80>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a1b      	ldr	r2, [pc, #108]	; (8002cfc <HAL_TIM_Base_Start_IT+0xe8>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d115      	bne.n	8002cc0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	4b19      	ldr	r3, [pc, #100]	; (8002d00 <HAL_TIM_Base_Start_IT+0xec>)
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2b06      	cmp	r3, #6
 8002ca4:	d015      	beq.n	8002cd2 <HAL_TIM_Base_Start_IT+0xbe>
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cac:	d011      	beq.n	8002cd2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f042 0201 	orr.w	r2, r2, #1
 8002cbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cbe:	e008      	b.n	8002cd2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f042 0201 	orr.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	e000      	b.n	8002cd4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cd2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40010000 	.word	0x40010000
 8002ce8:	40000400 	.word	0x40000400
 8002cec:	40000800 	.word	0x40000800
 8002cf0:	40000c00 	.word	0x40000c00
 8002cf4:	40010400 	.word	0x40010400
 8002cf8:	40014000 	.word	0x40014000
 8002cfc:	40001800 	.word	0x40001800
 8002d00:	00010007 	.word	0x00010007

08002d04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	f003 0302 	and.w	r3, r3, #2
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d122      	bne.n	8002d60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d11b      	bne.n	8002d60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f06f 0202 	mvn.w	r2, #2
 8002d30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2201      	movs	r2, #1
 8002d36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699b      	ldr	r3, [r3, #24]
 8002d3e:	f003 0303 	and.w	r3, r3, #3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d003      	beq.n	8002d4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 f9d0 	bl	80030ec <HAL_TIM_IC_CaptureCallback>
 8002d4c:	e005      	b.n	8002d5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f9c2 	bl	80030d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f000 f9d3 	bl	8003100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	f003 0304 	and.w	r3, r3, #4
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d122      	bne.n	8002db4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b04      	cmp	r3, #4
 8002d7a:	d11b      	bne.n	8002db4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f06f 0204 	mvn.w	r2, #4
 8002d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2202      	movs	r2, #2
 8002d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 f9a6 	bl	80030ec <HAL_TIM_IC_CaptureCallback>
 8002da0:	e005      	b.n	8002dae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f998 	bl	80030d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 f9a9 	bl	8003100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	2b08      	cmp	r3, #8
 8002dc0:	d122      	bne.n	8002e08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	f003 0308 	and.w	r3, r3, #8
 8002dcc:	2b08      	cmp	r3, #8
 8002dce:	d11b      	bne.n	8002e08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f06f 0208 	mvn.w	r2, #8
 8002dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2204      	movs	r2, #4
 8002dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	69db      	ldr	r3, [r3, #28]
 8002de6:	f003 0303 	and.w	r3, r3, #3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 f97c 	bl	80030ec <HAL_TIM_IC_CaptureCallback>
 8002df4:	e005      	b.n	8002e02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 f96e 	bl	80030d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 f97f 	bl	8003100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	f003 0310 	and.w	r3, r3, #16
 8002e12:	2b10      	cmp	r3, #16
 8002e14:	d122      	bne.n	8002e5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	f003 0310 	and.w	r3, r3, #16
 8002e20:	2b10      	cmp	r3, #16
 8002e22:	d11b      	bne.n	8002e5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f06f 0210 	mvn.w	r2, #16
 8002e2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2208      	movs	r2, #8
 8002e32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f952 	bl	80030ec <HAL_TIM_IC_CaptureCallback>
 8002e48:	e005      	b.n	8002e56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 f944 	bl	80030d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f000 f955 	bl	8003100 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d10e      	bne.n	8002e88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	f003 0301 	and.w	r3, r3, #1
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d107      	bne.n	8002e88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f06f 0201 	mvn.w	r2, #1
 8002e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7fd ff52 	bl	8000d2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	691b      	ldr	r3, [r3, #16]
 8002e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e92:	2b80      	cmp	r3, #128	; 0x80
 8002e94:	d10e      	bne.n	8002eb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ea0:	2b80      	cmp	r3, #128	; 0x80
 8002ea2:	d107      	bne.n	8002eb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 fb0c 	bl	80034cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ebe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ec2:	d10e      	bne.n	8002ee2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ece:	2b80      	cmp	r3, #128	; 0x80
 8002ed0:	d107      	bne.n	8002ee2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002eda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 faff 	bl	80034e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eec:	2b40      	cmp	r3, #64	; 0x40
 8002eee:	d10e      	bne.n	8002f0e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002efa:	2b40      	cmp	r3, #64	; 0x40
 8002efc:	d107      	bne.n	8002f0e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f000 f903 	bl	8003114 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	f003 0320 	and.w	r3, r3, #32
 8002f18:	2b20      	cmp	r3, #32
 8002f1a:	d10e      	bne.n	8002f3a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	f003 0320 	and.w	r3, r3, #32
 8002f26:	2b20      	cmp	r3, #32
 8002f28:	d107      	bne.n	8002f3a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f06f 0220 	mvn.w	r2, #32
 8002f32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 fabf 	bl	80034b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
	...

08002f44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d101      	bne.n	8002f60 <HAL_TIM_ConfigClockSource+0x1c>
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e0b4      	b.n	80030ca <HAL_TIM_ConfigClockSource+0x186>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2202      	movs	r2, #2
 8002f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	4b56      	ldr	r3, [pc, #344]	; (80030d4 <HAL_TIM_ConfigClockSource+0x190>)
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68ba      	ldr	r2, [r7, #8]
 8002f8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f98:	d03e      	beq.n	8003018 <HAL_TIM_ConfigClockSource+0xd4>
 8002f9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f9e:	f200 8087 	bhi.w	80030b0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fa6:	f000 8086 	beq.w	80030b6 <HAL_TIM_ConfigClockSource+0x172>
 8002faa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fae:	d87f      	bhi.n	80030b0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fb0:	2b70      	cmp	r3, #112	; 0x70
 8002fb2:	d01a      	beq.n	8002fea <HAL_TIM_ConfigClockSource+0xa6>
 8002fb4:	2b70      	cmp	r3, #112	; 0x70
 8002fb6:	d87b      	bhi.n	80030b0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fb8:	2b60      	cmp	r3, #96	; 0x60
 8002fba:	d050      	beq.n	800305e <HAL_TIM_ConfigClockSource+0x11a>
 8002fbc:	2b60      	cmp	r3, #96	; 0x60
 8002fbe:	d877      	bhi.n	80030b0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fc0:	2b50      	cmp	r3, #80	; 0x50
 8002fc2:	d03c      	beq.n	800303e <HAL_TIM_ConfigClockSource+0xfa>
 8002fc4:	2b50      	cmp	r3, #80	; 0x50
 8002fc6:	d873      	bhi.n	80030b0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fc8:	2b40      	cmp	r3, #64	; 0x40
 8002fca:	d058      	beq.n	800307e <HAL_TIM_ConfigClockSource+0x13a>
 8002fcc:	2b40      	cmp	r3, #64	; 0x40
 8002fce:	d86f      	bhi.n	80030b0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fd0:	2b30      	cmp	r3, #48	; 0x30
 8002fd2:	d064      	beq.n	800309e <HAL_TIM_ConfigClockSource+0x15a>
 8002fd4:	2b30      	cmp	r3, #48	; 0x30
 8002fd6:	d86b      	bhi.n	80030b0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fd8:	2b20      	cmp	r3, #32
 8002fda:	d060      	beq.n	800309e <HAL_TIM_ConfigClockSource+0x15a>
 8002fdc:	2b20      	cmp	r3, #32
 8002fde:	d867      	bhi.n	80030b0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d05c      	beq.n	800309e <HAL_TIM_ConfigClockSource+0x15a>
 8002fe4:	2b10      	cmp	r3, #16
 8002fe6:	d05a      	beq.n	800309e <HAL_TIM_ConfigClockSource+0x15a>
 8002fe8:	e062      	b.n	80030b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6818      	ldr	r0, [r3, #0]
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	6899      	ldr	r1, [r3, #8]
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	f000 f9af 	bl	800335c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800300c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	609a      	str	r2, [r3, #8]
      break;
 8003016:	e04f      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6818      	ldr	r0, [r3, #0]
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	6899      	ldr	r1, [r3, #8]
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685a      	ldr	r2, [r3, #4]
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	f000 f998 	bl	800335c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689a      	ldr	r2, [r3, #8]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800303a:	609a      	str	r2, [r3, #8]
      break;
 800303c:	e03c      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6818      	ldr	r0, [r3, #0]
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	6859      	ldr	r1, [r3, #4]
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	461a      	mov	r2, r3
 800304c:	f000 f90c 	bl	8003268 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2150      	movs	r1, #80	; 0x50
 8003056:	4618      	mov	r0, r3
 8003058:	f000 f965 	bl	8003326 <TIM_ITRx_SetConfig>
      break;
 800305c:	e02c      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6818      	ldr	r0, [r3, #0]
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	6859      	ldr	r1, [r3, #4]
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	461a      	mov	r2, r3
 800306c:	f000 f92b 	bl	80032c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2160      	movs	r1, #96	; 0x60
 8003076:	4618      	mov	r0, r3
 8003078:	f000 f955 	bl	8003326 <TIM_ITRx_SetConfig>
      break;
 800307c:	e01c      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6818      	ldr	r0, [r3, #0]
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	6859      	ldr	r1, [r3, #4]
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	461a      	mov	r2, r3
 800308c:	f000 f8ec 	bl	8003268 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2140      	movs	r1, #64	; 0x40
 8003096:	4618      	mov	r0, r3
 8003098:	f000 f945 	bl	8003326 <TIM_ITRx_SetConfig>
      break;
 800309c:	e00c      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4619      	mov	r1, r3
 80030a8:	4610      	mov	r0, r2
 80030aa:	f000 f93c 	bl	8003326 <TIM_ITRx_SetConfig>
      break;
 80030ae:	e003      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	73fb      	strb	r3, [r7, #15]
      break;
 80030b4:	e000      	b.n	80030b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80030b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	fffeff88 	.word	0xfffeff88

080030d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	4a40      	ldr	r2, [pc, #256]	; (800323c <TIM_Base_SetConfig+0x114>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d013      	beq.n	8003168 <TIM_Base_SetConfig+0x40>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003146:	d00f      	beq.n	8003168 <TIM_Base_SetConfig+0x40>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	4a3d      	ldr	r2, [pc, #244]	; (8003240 <TIM_Base_SetConfig+0x118>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d00b      	beq.n	8003168 <TIM_Base_SetConfig+0x40>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a3c      	ldr	r2, [pc, #240]	; (8003244 <TIM_Base_SetConfig+0x11c>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d007      	beq.n	8003168 <TIM_Base_SetConfig+0x40>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a3b      	ldr	r2, [pc, #236]	; (8003248 <TIM_Base_SetConfig+0x120>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d003      	beq.n	8003168 <TIM_Base_SetConfig+0x40>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a3a      	ldr	r2, [pc, #232]	; (800324c <TIM_Base_SetConfig+0x124>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d108      	bne.n	800317a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800316e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	68fa      	ldr	r2, [r7, #12]
 8003176:	4313      	orrs	r3, r2
 8003178:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a2f      	ldr	r2, [pc, #188]	; (800323c <TIM_Base_SetConfig+0x114>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d02b      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003188:	d027      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a2c      	ldr	r2, [pc, #176]	; (8003240 <TIM_Base_SetConfig+0x118>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d023      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a2b      	ldr	r2, [pc, #172]	; (8003244 <TIM_Base_SetConfig+0x11c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d01f      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a2a      	ldr	r2, [pc, #168]	; (8003248 <TIM_Base_SetConfig+0x120>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d01b      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a29      	ldr	r2, [pc, #164]	; (800324c <TIM_Base_SetConfig+0x124>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d017      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a28      	ldr	r2, [pc, #160]	; (8003250 <TIM_Base_SetConfig+0x128>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d013      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a27      	ldr	r2, [pc, #156]	; (8003254 <TIM_Base_SetConfig+0x12c>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d00f      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a26      	ldr	r2, [pc, #152]	; (8003258 <TIM_Base_SetConfig+0x130>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d00b      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a25      	ldr	r2, [pc, #148]	; (800325c <TIM_Base_SetConfig+0x134>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d007      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a24      	ldr	r2, [pc, #144]	; (8003260 <TIM_Base_SetConfig+0x138>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d003      	beq.n	80031da <TIM_Base_SetConfig+0xb2>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a23      	ldr	r2, [pc, #140]	; (8003264 <TIM_Base_SetConfig+0x13c>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d108      	bne.n	80031ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	695b      	ldr	r3, [r3, #20]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	689a      	ldr	r2, [r3, #8]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a0a      	ldr	r2, [pc, #40]	; (800323c <TIM_Base_SetConfig+0x114>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d003      	beq.n	8003220 <TIM_Base_SetConfig+0xf8>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a0c      	ldr	r2, [pc, #48]	; (800324c <TIM_Base_SetConfig+0x124>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d103      	bne.n	8003228 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	691a      	ldr	r2, [r3, #16]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	615a      	str	r2, [r3, #20]
}
 800322e:	bf00      	nop
 8003230:	3714      	adds	r7, #20
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	40010000 	.word	0x40010000
 8003240:	40000400 	.word	0x40000400
 8003244:	40000800 	.word	0x40000800
 8003248:	40000c00 	.word	0x40000c00
 800324c:	40010400 	.word	0x40010400
 8003250:	40014000 	.word	0x40014000
 8003254:	40014400 	.word	0x40014400
 8003258:	40014800 	.word	0x40014800
 800325c:	40001800 	.word	0x40001800
 8003260:	40001c00 	.word	0x40001c00
 8003264:	40002000 	.word	0x40002000

08003268 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003268:	b480      	push	{r7}
 800326a:	b087      	sub	sp, #28
 800326c:	af00      	add	r7, sp, #0
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6a1b      	ldr	r3, [r3, #32]
 800327e:	f023 0201 	bic.w	r2, r3, #1
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003292:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	011b      	lsls	r3, r3, #4
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	4313      	orrs	r3, r2
 800329c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f023 030a 	bic.w	r3, r3, #10
 80032a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	693a      	ldr	r2, [r7, #16]
 80032b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	697a      	ldr	r2, [r7, #20]
 80032b8:	621a      	str	r2, [r3, #32]
}
 80032ba:	bf00      	nop
 80032bc:	371c      	adds	r7, #28
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b087      	sub	sp, #28
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	60f8      	str	r0, [r7, #12]
 80032ce:	60b9      	str	r1, [r7, #8]
 80032d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6a1b      	ldr	r3, [r3, #32]
 80032d6:	f023 0210 	bic.w	r2, r3, #16
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80032f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	031b      	lsls	r3, r3, #12
 80032f6:	697a      	ldr	r2, [r7, #20]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003302:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	011b      	lsls	r3, r3, #4
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	4313      	orrs	r3, r2
 800330c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	621a      	str	r2, [r3, #32]
}
 800331a:	bf00      	nop
 800331c:	371c      	adds	r7, #28
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003326:	b480      	push	{r7}
 8003328:	b085      	sub	sp, #20
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
 800332e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800333c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800333e:	683a      	ldr	r2, [r7, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	4313      	orrs	r3, r2
 8003344:	f043 0307 	orr.w	r3, r3, #7
 8003348:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	609a      	str	r2, [r3, #8]
}
 8003350:	bf00      	nop
 8003352:	3714      	adds	r7, #20
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800335c:	b480      	push	{r7}
 800335e:	b087      	sub	sp, #28
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
 8003368:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003376:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	021a      	lsls	r2, r3, #8
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	431a      	orrs	r2, r3
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	4313      	orrs	r3, r2
 8003384:	697a      	ldr	r2, [r7, #20]
 8003386:	4313      	orrs	r3, r2
 8003388:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	609a      	str	r2, [r3, #8]
}
 8003390:	bf00      	nop
 8003392:	371c      	adds	r7, #28
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d101      	bne.n	80033b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033b0:	2302      	movs	r3, #2
 80033b2:	e06d      	b.n	8003490 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2202      	movs	r2, #2
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a30      	ldr	r2, [pc, #192]	; (800349c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d004      	beq.n	80033e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a2f      	ldr	r2, [pc, #188]	; (80034a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d108      	bne.n	80033fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80033ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003400:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	4313      	orrs	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a20      	ldr	r2, [pc, #128]	; (800349c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d022      	beq.n	8003464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003426:	d01d      	beq.n	8003464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a1d      	ldr	r2, [pc, #116]	; (80034a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d018      	beq.n	8003464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a1c      	ldr	r2, [pc, #112]	; (80034a8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d013      	beq.n	8003464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a1a      	ldr	r2, [pc, #104]	; (80034ac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00e      	beq.n	8003464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a15      	ldr	r2, [pc, #84]	; (80034a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d009      	beq.n	8003464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a16      	ldr	r2, [pc, #88]	; (80034b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d004      	beq.n	8003464 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a15      	ldr	r2, [pc, #84]	; (80034b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d10c      	bne.n	800347e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800346a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	68ba      	ldr	r2, [r7, #8]
 8003472:	4313      	orrs	r3, r2
 8003474:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68ba      	ldr	r2, [r7, #8]
 800347c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	40010000 	.word	0x40010000
 80034a0:	40010400 	.word	0x40010400
 80034a4:	40000400 	.word	0x40000400
 80034a8:	40000800 	.word	0x40000800
 80034ac:	40000c00 	.word	0x40000c00
 80034b0:	40014000 	.word	0x40014000
 80034b4:	40001800 	.word	0x40001800

080034b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034d4:	bf00      	nop
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e040      	b.n	8003588 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800350a:	2b00      	cmp	r3, #0
 800350c:	d106      	bne.n	800351c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f7fd fe72 	bl	8001200 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2224      	movs	r2, #36	; 0x24
 8003520:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f022 0201 	bic.w	r2, r2, #1
 8003530:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 f8b0 	bl	8003698 <UART_SetConfig>
 8003538:	4603      	mov	r3, r0
 800353a:	2b01      	cmp	r3, #1
 800353c:	d101      	bne.n	8003542 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e022      	b.n	8003588 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003546:	2b00      	cmp	r3, #0
 8003548:	d002      	beq.n	8003550 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 fb08 	bl	8003b60 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800355e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	689a      	ldr	r2, [r3, #8]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800356e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 0201 	orr.w	r2, r2, #1
 800357e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 fb8f 	bl	8003ca4 <UART_CheckIdleState>
 8003586:	4603      	mov	r3, r0
}
 8003588:	4618      	mov	r0, r3
 800358a:	3708      	adds	r7, #8
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b08a      	sub	sp, #40	; 0x28
 8003594:	af02      	add	r7, sp, #8
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	603b      	str	r3, [r7, #0]
 800359c:	4613      	mov	r3, r2
 800359e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035a4:	2b20      	cmp	r3, #32
 80035a6:	d171      	bne.n	800368c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d002      	beq.n	80035b4 <HAL_UART_Transmit+0x24>
 80035ae:	88fb      	ldrh	r3, [r7, #6]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e06a      	b.n	800368e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2221      	movs	r2, #33	; 0x21
 80035c4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035c6:	f7fd fec3 	bl	8001350 <HAL_GetTick>
 80035ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	88fa      	ldrh	r2, [r7, #6]
 80035d0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	88fa      	ldrh	r2, [r7, #6]
 80035d8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035e4:	d108      	bne.n	80035f8 <HAL_UART_Transmit+0x68>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d104      	bne.n	80035f8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80035ee:	2300      	movs	r3, #0
 80035f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	61bb      	str	r3, [r7, #24]
 80035f6:	e003      	b.n	8003600 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035fc:	2300      	movs	r3, #0
 80035fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003600:	e02c      	b.n	800365c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	2200      	movs	r2, #0
 800360a:	2180      	movs	r1, #128	; 0x80
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f000 fb96 	bl	8003d3e <UART_WaitOnFlagUntilTimeout>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e038      	b.n	800368e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d10b      	bne.n	800363a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	881b      	ldrh	r3, [r3, #0]
 8003626:	461a      	mov	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003630:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	3302      	adds	r3, #2
 8003636:	61bb      	str	r3, [r7, #24]
 8003638:	e007      	b.n	800364a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	781a      	ldrb	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	3301      	adds	r3, #1
 8003648:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003650:	b29b      	uxth	r3, r3
 8003652:	3b01      	subs	r3, #1
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003662:	b29b      	uxth	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1cc      	bne.n	8003602 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	2200      	movs	r2, #0
 8003670:	2140      	movs	r1, #64	; 0x40
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f000 fb63 	bl	8003d3e <UART_WaitOnFlagUntilTimeout>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e005      	b.n	800368e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2220      	movs	r2, #32
 8003686:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	e000      	b.n	800368e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800368c:	2302      	movs	r3, #2
  }
}
 800368e:	4618      	mov	r0, r3
 8003690:	3720      	adds	r7, #32
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
	...

08003698 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b088      	sub	sp, #32
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80036a0:	2300      	movs	r3, #0
 80036a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	691b      	ldr	r3, [r3, #16]
 80036ac:	431a      	orrs	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	431a      	orrs	r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	69db      	ldr	r3, [r3, #28]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	4ba6      	ldr	r3, [pc, #664]	; (800395c <UART_SetConfig+0x2c4>)
 80036c4:	4013      	ands	r3, r2
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	6812      	ldr	r2, [r2, #0]
 80036ca:	6979      	ldr	r1, [r7, #20]
 80036cc:	430b      	orrs	r3, r1
 80036ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	68da      	ldr	r2, [r3, #12]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	430a      	orrs	r2, r1
 8003708:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a94      	ldr	r2, [pc, #592]	; (8003960 <UART_SetConfig+0x2c8>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d120      	bne.n	8003756 <UART_SetConfig+0xbe>
 8003714:	4b93      	ldr	r3, [pc, #588]	; (8003964 <UART_SetConfig+0x2cc>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371a:	f003 0303 	and.w	r3, r3, #3
 800371e:	2b03      	cmp	r3, #3
 8003720:	d816      	bhi.n	8003750 <UART_SetConfig+0xb8>
 8003722:	a201      	add	r2, pc, #4	; (adr r2, 8003728 <UART_SetConfig+0x90>)
 8003724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003728:	08003739 	.word	0x08003739
 800372c:	08003745 	.word	0x08003745
 8003730:	0800373f 	.word	0x0800373f
 8003734:	0800374b 	.word	0x0800374b
 8003738:	2301      	movs	r3, #1
 800373a:	77fb      	strb	r3, [r7, #31]
 800373c:	e150      	b.n	80039e0 <UART_SetConfig+0x348>
 800373e:	2302      	movs	r3, #2
 8003740:	77fb      	strb	r3, [r7, #31]
 8003742:	e14d      	b.n	80039e0 <UART_SetConfig+0x348>
 8003744:	2304      	movs	r3, #4
 8003746:	77fb      	strb	r3, [r7, #31]
 8003748:	e14a      	b.n	80039e0 <UART_SetConfig+0x348>
 800374a:	2308      	movs	r3, #8
 800374c:	77fb      	strb	r3, [r7, #31]
 800374e:	e147      	b.n	80039e0 <UART_SetConfig+0x348>
 8003750:	2310      	movs	r3, #16
 8003752:	77fb      	strb	r3, [r7, #31]
 8003754:	e144      	b.n	80039e0 <UART_SetConfig+0x348>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a83      	ldr	r2, [pc, #524]	; (8003968 <UART_SetConfig+0x2d0>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d132      	bne.n	80037c6 <UART_SetConfig+0x12e>
 8003760:	4b80      	ldr	r3, [pc, #512]	; (8003964 <UART_SetConfig+0x2cc>)
 8003762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003766:	f003 030c 	and.w	r3, r3, #12
 800376a:	2b0c      	cmp	r3, #12
 800376c:	d828      	bhi.n	80037c0 <UART_SetConfig+0x128>
 800376e:	a201      	add	r2, pc, #4	; (adr r2, 8003774 <UART_SetConfig+0xdc>)
 8003770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003774:	080037a9 	.word	0x080037a9
 8003778:	080037c1 	.word	0x080037c1
 800377c:	080037c1 	.word	0x080037c1
 8003780:	080037c1 	.word	0x080037c1
 8003784:	080037b5 	.word	0x080037b5
 8003788:	080037c1 	.word	0x080037c1
 800378c:	080037c1 	.word	0x080037c1
 8003790:	080037c1 	.word	0x080037c1
 8003794:	080037af 	.word	0x080037af
 8003798:	080037c1 	.word	0x080037c1
 800379c:	080037c1 	.word	0x080037c1
 80037a0:	080037c1 	.word	0x080037c1
 80037a4:	080037bb 	.word	0x080037bb
 80037a8:	2300      	movs	r3, #0
 80037aa:	77fb      	strb	r3, [r7, #31]
 80037ac:	e118      	b.n	80039e0 <UART_SetConfig+0x348>
 80037ae:	2302      	movs	r3, #2
 80037b0:	77fb      	strb	r3, [r7, #31]
 80037b2:	e115      	b.n	80039e0 <UART_SetConfig+0x348>
 80037b4:	2304      	movs	r3, #4
 80037b6:	77fb      	strb	r3, [r7, #31]
 80037b8:	e112      	b.n	80039e0 <UART_SetConfig+0x348>
 80037ba:	2308      	movs	r3, #8
 80037bc:	77fb      	strb	r3, [r7, #31]
 80037be:	e10f      	b.n	80039e0 <UART_SetConfig+0x348>
 80037c0:	2310      	movs	r3, #16
 80037c2:	77fb      	strb	r3, [r7, #31]
 80037c4:	e10c      	b.n	80039e0 <UART_SetConfig+0x348>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a68      	ldr	r2, [pc, #416]	; (800396c <UART_SetConfig+0x2d4>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d120      	bne.n	8003812 <UART_SetConfig+0x17a>
 80037d0:	4b64      	ldr	r3, [pc, #400]	; (8003964 <UART_SetConfig+0x2cc>)
 80037d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80037da:	2b30      	cmp	r3, #48	; 0x30
 80037dc:	d013      	beq.n	8003806 <UART_SetConfig+0x16e>
 80037de:	2b30      	cmp	r3, #48	; 0x30
 80037e0:	d814      	bhi.n	800380c <UART_SetConfig+0x174>
 80037e2:	2b20      	cmp	r3, #32
 80037e4:	d009      	beq.n	80037fa <UART_SetConfig+0x162>
 80037e6:	2b20      	cmp	r3, #32
 80037e8:	d810      	bhi.n	800380c <UART_SetConfig+0x174>
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d002      	beq.n	80037f4 <UART_SetConfig+0x15c>
 80037ee:	2b10      	cmp	r3, #16
 80037f0:	d006      	beq.n	8003800 <UART_SetConfig+0x168>
 80037f2:	e00b      	b.n	800380c <UART_SetConfig+0x174>
 80037f4:	2300      	movs	r3, #0
 80037f6:	77fb      	strb	r3, [r7, #31]
 80037f8:	e0f2      	b.n	80039e0 <UART_SetConfig+0x348>
 80037fa:	2302      	movs	r3, #2
 80037fc:	77fb      	strb	r3, [r7, #31]
 80037fe:	e0ef      	b.n	80039e0 <UART_SetConfig+0x348>
 8003800:	2304      	movs	r3, #4
 8003802:	77fb      	strb	r3, [r7, #31]
 8003804:	e0ec      	b.n	80039e0 <UART_SetConfig+0x348>
 8003806:	2308      	movs	r3, #8
 8003808:	77fb      	strb	r3, [r7, #31]
 800380a:	e0e9      	b.n	80039e0 <UART_SetConfig+0x348>
 800380c:	2310      	movs	r3, #16
 800380e:	77fb      	strb	r3, [r7, #31]
 8003810:	e0e6      	b.n	80039e0 <UART_SetConfig+0x348>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a56      	ldr	r2, [pc, #344]	; (8003970 <UART_SetConfig+0x2d8>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d120      	bne.n	800385e <UART_SetConfig+0x1c6>
 800381c:	4b51      	ldr	r3, [pc, #324]	; (8003964 <UART_SetConfig+0x2cc>)
 800381e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003822:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003826:	2bc0      	cmp	r3, #192	; 0xc0
 8003828:	d013      	beq.n	8003852 <UART_SetConfig+0x1ba>
 800382a:	2bc0      	cmp	r3, #192	; 0xc0
 800382c:	d814      	bhi.n	8003858 <UART_SetConfig+0x1c0>
 800382e:	2b80      	cmp	r3, #128	; 0x80
 8003830:	d009      	beq.n	8003846 <UART_SetConfig+0x1ae>
 8003832:	2b80      	cmp	r3, #128	; 0x80
 8003834:	d810      	bhi.n	8003858 <UART_SetConfig+0x1c0>
 8003836:	2b00      	cmp	r3, #0
 8003838:	d002      	beq.n	8003840 <UART_SetConfig+0x1a8>
 800383a:	2b40      	cmp	r3, #64	; 0x40
 800383c:	d006      	beq.n	800384c <UART_SetConfig+0x1b4>
 800383e:	e00b      	b.n	8003858 <UART_SetConfig+0x1c0>
 8003840:	2300      	movs	r3, #0
 8003842:	77fb      	strb	r3, [r7, #31]
 8003844:	e0cc      	b.n	80039e0 <UART_SetConfig+0x348>
 8003846:	2302      	movs	r3, #2
 8003848:	77fb      	strb	r3, [r7, #31]
 800384a:	e0c9      	b.n	80039e0 <UART_SetConfig+0x348>
 800384c:	2304      	movs	r3, #4
 800384e:	77fb      	strb	r3, [r7, #31]
 8003850:	e0c6      	b.n	80039e0 <UART_SetConfig+0x348>
 8003852:	2308      	movs	r3, #8
 8003854:	77fb      	strb	r3, [r7, #31]
 8003856:	e0c3      	b.n	80039e0 <UART_SetConfig+0x348>
 8003858:	2310      	movs	r3, #16
 800385a:	77fb      	strb	r3, [r7, #31]
 800385c:	e0c0      	b.n	80039e0 <UART_SetConfig+0x348>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a44      	ldr	r2, [pc, #272]	; (8003974 <UART_SetConfig+0x2dc>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d125      	bne.n	80038b4 <UART_SetConfig+0x21c>
 8003868:	4b3e      	ldr	r3, [pc, #248]	; (8003964 <UART_SetConfig+0x2cc>)
 800386a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800386e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003872:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003876:	d017      	beq.n	80038a8 <UART_SetConfig+0x210>
 8003878:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800387c:	d817      	bhi.n	80038ae <UART_SetConfig+0x216>
 800387e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003882:	d00b      	beq.n	800389c <UART_SetConfig+0x204>
 8003884:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003888:	d811      	bhi.n	80038ae <UART_SetConfig+0x216>
 800388a:	2b00      	cmp	r3, #0
 800388c:	d003      	beq.n	8003896 <UART_SetConfig+0x1fe>
 800388e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003892:	d006      	beq.n	80038a2 <UART_SetConfig+0x20a>
 8003894:	e00b      	b.n	80038ae <UART_SetConfig+0x216>
 8003896:	2300      	movs	r3, #0
 8003898:	77fb      	strb	r3, [r7, #31]
 800389a:	e0a1      	b.n	80039e0 <UART_SetConfig+0x348>
 800389c:	2302      	movs	r3, #2
 800389e:	77fb      	strb	r3, [r7, #31]
 80038a0:	e09e      	b.n	80039e0 <UART_SetConfig+0x348>
 80038a2:	2304      	movs	r3, #4
 80038a4:	77fb      	strb	r3, [r7, #31]
 80038a6:	e09b      	b.n	80039e0 <UART_SetConfig+0x348>
 80038a8:	2308      	movs	r3, #8
 80038aa:	77fb      	strb	r3, [r7, #31]
 80038ac:	e098      	b.n	80039e0 <UART_SetConfig+0x348>
 80038ae:	2310      	movs	r3, #16
 80038b0:	77fb      	strb	r3, [r7, #31]
 80038b2:	e095      	b.n	80039e0 <UART_SetConfig+0x348>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a2f      	ldr	r2, [pc, #188]	; (8003978 <UART_SetConfig+0x2e0>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d125      	bne.n	800390a <UART_SetConfig+0x272>
 80038be:	4b29      	ldr	r3, [pc, #164]	; (8003964 <UART_SetConfig+0x2cc>)
 80038c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80038c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80038cc:	d017      	beq.n	80038fe <UART_SetConfig+0x266>
 80038ce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80038d2:	d817      	bhi.n	8003904 <UART_SetConfig+0x26c>
 80038d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038d8:	d00b      	beq.n	80038f2 <UART_SetConfig+0x25a>
 80038da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038de:	d811      	bhi.n	8003904 <UART_SetConfig+0x26c>
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d003      	beq.n	80038ec <UART_SetConfig+0x254>
 80038e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038e8:	d006      	beq.n	80038f8 <UART_SetConfig+0x260>
 80038ea:	e00b      	b.n	8003904 <UART_SetConfig+0x26c>
 80038ec:	2301      	movs	r3, #1
 80038ee:	77fb      	strb	r3, [r7, #31]
 80038f0:	e076      	b.n	80039e0 <UART_SetConfig+0x348>
 80038f2:	2302      	movs	r3, #2
 80038f4:	77fb      	strb	r3, [r7, #31]
 80038f6:	e073      	b.n	80039e0 <UART_SetConfig+0x348>
 80038f8:	2304      	movs	r3, #4
 80038fa:	77fb      	strb	r3, [r7, #31]
 80038fc:	e070      	b.n	80039e0 <UART_SetConfig+0x348>
 80038fe:	2308      	movs	r3, #8
 8003900:	77fb      	strb	r3, [r7, #31]
 8003902:	e06d      	b.n	80039e0 <UART_SetConfig+0x348>
 8003904:	2310      	movs	r3, #16
 8003906:	77fb      	strb	r3, [r7, #31]
 8003908:	e06a      	b.n	80039e0 <UART_SetConfig+0x348>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a1b      	ldr	r2, [pc, #108]	; (800397c <UART_SetConfig+0x2e4>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d138      	bne.n	8003986 <UART_SetConfig+0x2ee>
 8003914:	4b13      	ldr	r3, [pc, #76]	; (8003964 <UART_SetConfig+0x2cc>)
 8003916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800391a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800391e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003922:	d017      	beq.n	8003954 <UART_SetConfig+0x2bc>
 8003924:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003928:	d82a      	bhi.n	8003980 <UART_SetConfig+0x2e8>
 800392a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800392e:	d00b      	beq.n	8003948 <UART_SetConfig+0x2b0>
 8003930:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003934:	d824      	bhi.n	8003980 <UART_SetConfig+0x2e8>
 8003936:	2b00      	cmp	r3, #0
 8003938:	d003      	beq.n	8003942 <UART_SetConfig+0x2aa>
 800393a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800393e:	d006      	beq.n	800394e <UART_SetConfig+0x2b6>
 8003940:	e01e      	b.n	8003980 <UART_SetConfig+0x2e8>
 8003942:	2300      	movs	r3, #0
 8003944:	77fb      	strb	r3, [r7, #31]
 8003946:	e04b      	b.n	80039e0 <UART_SetConfig+0x348>
 8003948:	2302      	movs	r3, #2
 800394a:	77fb      	strb	r3, [r7, #31]
 800394c:	e048      	b.n	80039e0 <UART_SetConfig+0x348>
 800394e:	2304      	movs	r3, #4
 8003950:	77fb      	strb	r3, [r7, #31]
 8003952:	e045      	b.n	80039e0 <UART_SetConfig+0x348>
 8003954:	2308      	movs	r3, #8
 8003956:	77fb      	strb	r3, [r7, #31]
 8003958:	e042      	b.n	80039e0 <UART_SetConfig+0x348>
 800395a:	bf00      	nop
 800395c:	efff69f3 	.word	0xefff69f3
 8003960:	40011000 	.word	0x40011000
 8003964:	40023800 	.word	0x40023800
 8003968:	40004400 	.word	0x40004400
 800396c:	40004800 	.word	0x40004800
 8003970:	40004c00 	.word	0x40004c00
 8003974:	40005000 	.word	0x40005000
 8003978:	40011400 	.word	0x40011400
 800397c:	40007800 	.word	0x40007800
 8003980:	2310      	movs	r3, #16
 8003982:	77fb      	strb	r3, [r7, #31]
 8003984:	e02c      	b.n	80039e0 <UART_SetConfig+0x348>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a72      	ldr	r2, [pc, #456]	; (8003b54 <UART_SetConfig+0x4bc>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d125      	bne.n	80039dc <UART_SetConfig+0x344>
 8003990:	4b71      	ldr	r3, [pc, #452]	; (8003b58 <UART_SetConfig+0x4c0>)
 8003992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003996:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800399a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800399e:	d017      	beq.n	80039d0 <UART_SetConfig+0x338>
 80039a0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80039a4:	d817      	bhi.n	80039d6 <UART_SetConfig+0x33e>
 80039a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039aa:	d00b      	beq.n	80039c4 <UART_SetConfig+0x32c>
 80039ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039b0:	d811      	bhi.n	80039d6 <UART_SetConfig+0x33e>
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <UART_SetConfig+0x326>
 80039b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039ba:	d006      	beq.n	80039ca <UART_SetConfig+0x332>
 80039bc:	e00b      	b.n	80039d6 <UART_SetConfig+0x33e>
 80039be:	2300      	movs	r3, #0
 80039c0:	77fb      	strb	r3, [r7, #31]
 80039c2:	e00d      	b.n	80039e0 <UART_SetConfig+0x348>
 80039c4:	2302      	movs	r3, #2
 80039c6:	77fb      	strb	r3, [r7, #31]
 80039c8:	e00a      	b.n	80039e0 <UART_SetConfig+0x348>
 80039ca:	2304      	movs	r3, #4
 80039cc:	77fb      	strb	r3, [r7, #31]
 80039ce:	e007      	b.n	80039e0 <UART_SetConfig+0x348>
 80039d0:	2308      	movs	r3, #8
 80039d2:	77fb      	strb	r3, [r7, #31]
 80039d4:	e004      	b.n	80039e0 <UART_SetConfig+0x348>
 80039d6:	2310      	movs	r3, #16
 80039d8:	77fb      	strb	r3, [r7, #31]
 80039da:	e001      	b.n	80039e0 <UART_SetConfig+0x348>
 80039dc:	2310      	movs	r3, #16
 80039de:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	69db      	ldr	r3, [r3, #28]
 80039e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039e8:	d15b      	bne.n	8003aa2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80039ea:	7ffb      	ldrb	r3, [r7, #31]
 80039ec:	2b08      	cmp	r3, #8
 80039ee:	d828      	bhi.n	8003a42 <UART_SetConfig+0x3aa>
 80039f0:	a201      	add	r2, pc, #4	; (adr r2, 80039f8 <UART_SetConfig+0x360>)
 80039f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f6:	bf00      	nop
 80039f8:	08003a1d 	.word	0x08003a1d
 80039fc:	08003a25 	.word	0x08003a25
 8003a00:	08003a2d 	.word	0x08003a2d
 8003a04:	08003a43 	.word	0x08003a43
 8003a08:	08003a33 	.word	0x08003a33
 8003a0c:	08003a43 	.word	0x08003a43
 8003a10:	08003a43 	.word	0x08003a43
 8003a14:	08003a43 	.word	0x08003a43
 8003a18:	08003a3b 	.word	0x08003a3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a1c:	f7fe fc20 	bl	8002260 <HAL_RCC_GetPCLK1Freq>
 8003a20:	61b8      	str	r0, [r7, #24]
        break;
 8003a22:	e013      	b.n	8003a4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a24:	f7fe fc30 	bl	8002288 <HAL_RCC_GetPCLK2Freq>
 8003a28:	61b8      	str	r0, [r7, #24]
        break;
 8003a2a:	e00f      	b.n	8003a4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a2c:	4b4b      	ldr	r3, [pc, #300]	; (8003b5c <UART_SetConfig+0x4c4>)
 8003a2e:	61bb      	str	r3, [r7, #24]
        break;
 8003a30:	e00c      	b.n	8003a4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a32:	f7fe fb43 	bl	80020bc <HAL_RCC_GetSysClockFreq>
 8003a36:	61b8      	str	r0, [r7, #24]
        break;
 8003a38:	e008      	b.n	8003a4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a3e:	61bb      	str	r3, [r7, #24]
        break;
 8003a40:	e004      	b.n	8003a4c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003a42:	2300      	movs	r3, #0
 8003a44:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	77bb      	strb	r3, [r7, #30]
        break;
 8003a4a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d074      	beq.n	8003b3c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	005a      	lsls	r2, r3, #1
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	085b      	lsrs	r3, r3, #1
 8003a5c:	441a      	add	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a66:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	2b0f      	cmp	r3, #15
 8003a6c:	d916      	bls.n	8003a9c <UART_SetConfig+0x404>
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a74:	d212      	bcs.n	8003a9c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	f023 030f 	bic.w	r3, r3, #15
 8003a7e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	085b      	lsrs	r3, r3, #1
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	f003 0307 	and.w	r3, r3, #7
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	89fb      	ldrh	r3, [r7, #14]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	89fa      	ldrh	r2, [r7, #14]
 8003a98:	60da      	str	r2, [r3, #12]
 8003a9a:	e04f      	b.n	8003b3c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	77bb      	strb	r3, [r7, #30]
 8003aa0:	e04c      	b.n	8003b3c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003aa2:	7ffb      	ldrb	r3, [r7, #31]
 8003aa4:	2b08      	cmp	r3, #8
 8003aa6:	d828      	bhi.n	8003afa <UART_SetConfig+0x462>
 8003aa8:	a201      	add	r2, pc, #4	; (adr r2, 8003ab0 <UART_SetConfig+0x418>)
 8003aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aae:	bf00      	nop
 8003ab0:	08003ad5 	.word	0x08003ad5
 8003ab4:	08003add 	.word	0x08003add
 8003ab8:	08003ae5 	.word	0x08003ae5
 8003abc:	08003afb 	.word	0x08003afb
 8003ac0:	08003aeb 	.word	0x08003aeb
 8003ac4:	08003afb 	.word	0x08003afb
 8003ac8:	08003afb 	.word	0x08003afb
 8003acc:	08003afb 	.word	0x08003afb
 8003ad0:	08003af3 	.word	0x08003af3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ad4:	f7fe fbc4 	bl	8002260 <HAL_RCC_GetPCLK1Freq>
 8003ad8:	61b8      	str	r0, [r7, #24]
        break;
 8003ada:	e013      	b.n	8003b04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003adc:	f7fe fbd4 	bl	8002288 <HAL_RCC_GetPCLK2Freq>
 8003ae0:	61b8      	str	r0, [r7, #24]
        break;
 8003ae2:	e00f      	b.n	8003b04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ae4:	4b1d      	ldr	r3, [pc, #116]	; (8003b5c <UART_SetConfig+0x4c4>)
 8003ae6:	61bb      	str	r3, [r7, #24]
        break;
 8003ae8:	e00c      	b.n	8003b04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003aea:	f7fe fae7 	bl	80020bc <HAL_RCC_GetSysClockFreq>
 8003aee:	61b8      	str	r0, [r7, #24]
        break;
 8003af0:	e008      	b.n	8003b04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003af2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003af6:	61bb      	str	r3, [r7, #24]
        break;
 8003af8:	e004      	b.n	8003b04 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003afa:	2300      	movs	r3, #0
 8003afc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	77bb      	strb	r3, [r7, #30]
        break;
 8003b02:	bf00      	nop
    }

    if (pclk != 0U)
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d018      	beq.n	8003b3c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	085a      	lsrs	r2, r3, #1
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	441a      	add	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b1c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	2b0f      	cmp	r3, #15
 8003b22:	d909      	bls.n	8003b38 <UART_SetConfig+0x4a0>
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b2a:	d205      	bcs.n	8003b38 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	b29a      	uxth	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	60da      	str	r2, [r3, #12]
 8003b36:	e001      	b.n	8003b3c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003b48:	7fbb      	ldrb	r3, [r7, #30]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3720      	adds	r7, #32
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	40007c00 	.word	0x40007c00
 8003b58:	40023800 	.word	0x40023800
 8003b5c:	00f42400 	.word	0x00f42400

08003b60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00a      	beq.n	8003b8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00a      	beq.n	8003bac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d00a      	beq.n	8003bce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	430a      	orrs	r2, r1
 8003bcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd2:	f003 0308 	and.w	r3, r3, #8
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d00a      	beq.n	8003bf0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	430a      	orrs	r2, r1
 8003bee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf4:	f003 0310 	and.w	r3, r3, #16
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d00a      	beq.n	8003c12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	430a      	orrs	r2, r1
 8003c10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00a      	beq.n	8003c34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	430a      	orrs	r2, r1
 8003c32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d01a      	beq.n	8003c76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	430a      	orrs	r2, r1
 8003c54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c5e:	d10a      	bne.n	8003c76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	430a      	orrs	r2, r1
 8003c74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00a      	beq.n	8003c98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	430a      	orrs	r2, r1
 8003c96:	605a      	str	r2, [r3, #4]
  }
}
 8003c98:	bf00      	nop
 8003c9a:	370c      	adds	r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr

08003ca4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b086      	sub	sp, #24
 8003ca8:	af02      	add	r7, sp, #8
 8003caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003cb4:	f7fd fb4c 	bl	8001350 <HAL_GetTick>
 8003cb8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0308 	and.w	r3, r3, #8
 8003cc4:	2b08      	cmp	r3, #8
 8003cc6:	d10e      	bne.n	8003ce6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cc8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f000 f831 	bl	8003d3e <UART_WaitOnFlagUntilTimeout>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d001      	beq.n	8003ce6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e027      	b.n	8003d36 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b04      	cmp	r3, #4
 8003cf2:	d10e      	bne.n	8003d12 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cf4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f81b 	bl	8003d3e <UART_WaitOnFlagUntilTimeout>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e011      	b.n	8003d36 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2220      	movs	r2, #32
 8003d16:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b09c      	sub	sp, #112	; 0x70
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	60f8      	str	r0, [r7, #12]
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	603b      	str	r3, [r7, #0]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d4e:	e0a7      	b.n	8003ea0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d56:	f000 80a3 	beq.w	8003ea0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d5a:	f7fd faf9 	bl	8001350 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d302      	bcc.n	8003d70 <UART_WaitOnFlagUntilTimeout+0x32>
 8003d6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d13f      	bne.n	8003df0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d78:	e853 3f00 	ldrex	r3, [r3]
 8003d7c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003d7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d80:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d84:	667b      	str	r3, [r7, #100]	; 0x64
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d90:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d92:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003d94:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003d96:	e841 2300 	strex	r3, r2, [r1]
 8003d9a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003d9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1e6      	bne.n	8003d70 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	3308      	adds	r3, #8
 8003da8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003daa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dac:	e853 3f00 	ldrex	r3, [r3]
 8003db0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db4:	f023 0301 	bic.w	r3, r3, #1
 8003db8:	663b      	str	r3, [r7, #96]	; 0x60
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	3308      	adds	r3, #8
 8003dc0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003dc2:	64ba      	str	r2, [r7, #72]	; 0x48
 8003dc4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003dc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003dca:	e841 2300 	strex	r3, r2, [r1]
 8003dce:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003dd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1e5      	bne.n	8003da2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2220      	movs	r2, #32
 8003dda:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e068      	b.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d050      	beq.n	8003ea0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	69db      	ldr	r3, [r3, #28]
 8003e04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e0c:	d148      	bne.n	8003ea0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e16:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e20:	e853 3f00 	ldrex	r3, [r3]
 8003e24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e2c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	461a      	mov	r2, r3
 8003e34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e36:	637b      	str	r3, [r7, #52]	; 0x34
 8003e38:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e3e:	e841 2300 	strex	r3, r2, [r1]
 8003e42:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1e6      	bne.n	8003e18 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	3308      	adds	r3, #8
 8003e50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	e853 3f00 	ldrex	r3, [r3]
 8003e58:	613b      	str	r3, [r7, #16]
   return(result);
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	f023 0301 	bic.w	r3, r3, #1
 8003e60:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	3308      	adds	r3, #8
 8003e68:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003e6a:	623a      	str	r2, [r7, #32]
 8003e6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6e:	69f9      	ldr	r1, [r7, #28]
 8003e70:	6a3a      	ldr	r2, [r7, #32]
 8003e72:	e841 2300 	strex	r3, r2, [r1]
 8003e76:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1e5      	bne.n	8003e4a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2220      	movs	r2, #32
 8003e82:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e010      	b.n	8003ec2 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	69da      	ldr	r2, [r3, #28]
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	bf0c      	ite	eq
 8003eb0:	2301      	moveq	r3, #1
 8003eb2:	2300      	movne	r3, #0
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	79fb      	ldrb	r3, [r7, #7]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	f43f af48 	beq.w	8003d50 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3770      	adds	r7, #112	; 0x70
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
	...

08003ecc <hal_KeyInit>:
unsigned char KeyStep[KEY_SUM];            //按键检测流程
unsigned short KeyScanTime[KEY_SUM];       //按键去抖延时
unsigned short KeyPressLongTimer[KEY_SUM]; //按键长按延时
unsigned short KeyContPressTimer[KEY_SUM]; //按键连续长按延时

void hal_KeyInit(void) {
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
  unsigned char i = 0;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	71fb      	strb	r3, [r7, #7]

  MX_GPIO_Init();
 8003ed6:	f7fc fe23 	bl	8000b20 <MX_GPIO_Init>

  KeyScanCBS = 0;
 8003eda:	4b12      	ldr	r3, [pc, #72]	; (8003f24 <hal_KeyInit+0x58>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	601a      	str	r2, [r3, #0]

  for (i = 0; i < KEY_SUM; i++) {
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	71fb      	strb	r3, [r7, #7]
 8003ee4:	e015      	b.n	8003f12 <hal_KeyInit+0x46>
    KeyStep[i] = KEY_STEP_WAIT;
 8003ee6:	79fb      	ldrb	r3, [r7, #7]
 8003ee8:	4a0f      	ldr	r2, [pc, #60]	; (8003f28 <hal_KeyInit+0x5c>)
 8003eea:	2100      	movs	r1, #0
 8003eec:	54d1      	strb	r1, [r2, r3]
    KeyScanTime[i] = KEY_SCANTIME;
 8003eee:	79fb      	ldrb	r3, [r7, #7]
 8003ef0:	4a0e      	ldr	r2, [pc, #56]	; (8003f2c <hal_KeyInit+0x60>)
 8003ef2:	2102      	movs	r1, #2
 8003ef4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    KeyPressLongTimer[i] = KEY_PRESS_LONG_TIME;
 8003ef8:	79fb      	ldrb	r3, [r7, #7]
 8003efa:	4a0d      	ldr	r2, [pc, #52]	; (8003f30 <hal_KeyInit+0x64>)
 8003efc:	21c8      	movs	r1, #200	; 0xc8
 8003efe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    KeyContPressTimer[i] = KEY_PRESS_CONTINUE_TIME;
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	4a0b      	ldr	r2, [pc, #44]	; (8003f34 <hal_KeyInit+0x68>)
 8003f06:	210f      	movs	r1, #15
 8003f08:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (i = 0; i < KEY_SUM; i++) {
 8003f0c:	79fb      	ldrb	r3, [r7, #7]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	71fb      	strb	r3, [r7, #7]
 8003f12:	79fb      	ldrb	r3, [r7, #7]
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d9e6      	bls.n	8003ee6 <hal_KeyInit+0x1a>
  }
}
 8003f18:	bf00      	nop
 8003f1a:	bf00      	nop
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	20000330 	.word	0x20000330
 8003f28:	20000334 	.word	0x20000334
 8003f2c:	20000338 	.word	0x20000338
 8003f30:	20000340 	.word	0x20000340
 8003f34:	20000348 	.word	0x20000348

08003f38 <hal_KeyProc>:
}

unsigned char KEY_Scan_Msg = KEY_IDLE_VAL;
unsigned char keys = 0;

void hal_KeyProc(void) {
 8003f38:	b590      	push	{r4, r7, lr}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0

  unsigned char i, KeyState[KEY_SUM];

  for (i = 0; i < KEY_SUM; i++) {
 8003f3e:	2300      	movs	r3, #0
 8003f40:	71fb      	strb	r3, [r7, #7]
 8003f42:	e0eb      	b.n	800411c <hal_KeyProc+0x1e4>
    keys = 0;
 8003f44:	4b7a      	ldr	r3, [pc, #488]	; (8004130 <hal_KeyProc+0x1f8>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	701a      	strb	r2, [r3, #0]

    KeyState[i] = getKeysState[i]();
 8003f4a:	79fb      	ldrb	r3, [r7, #7]
 8003f4c:	4a79      	ldr	r2, [pc, #484]	; (8004134 <hal_KeyProc+0x1fc>)
 8003f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f52:	79fc      	ldrb	r4, [r7, #7]
 8003f54:	4798      	blx	r3
 8003f56:	4603      	mov	r3, r0
 8003f58:	461a      	mov	r2, r3
 8003f5a:	f104 0308 	add.w	r3, r4, #8
 8003f5e:	443b      	add	r3, r7
 8003f60:	f803 2c04 	strb.w	r2, [r3, #-4]
    switch (KeyStep[i]) {
 8003f64:	79fb      	ldrb	r3, [r7, #7]
 8003f66:	4a74      	ldr	r2, [pc, #464]	; (8004138 <hal_KeyProc+0x200>)
 8003f68:	5cd3      	ldrb	r3, [r2, r3]
 8003f6a:	2b03      	cmp	r3, #3
 8003f6c:	f200 80c5 	bhi.w	80040fa <hal_KeyProc+0x1c2>
 8003f70:	a201      	add	r2, pc, #4	; (adr r2, 8003f78 <hal_KeyProc+0x40>)
 8003f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f76:	bf00      	nop
 8003f78:	08003f89 	.word	0x08003f89
 8003f7c:	08003fa3 	.word	0x08003fa3
 8003f80:	08004009 	.word	0x08004009
 8003f84:	0800407f 	.word	0x0800407f
    case KEY_STEP_WAIT: //等待按键
      if (KeyState[i]) {
 8003f88:	79fb      	ldrb	r3, [r7, #7]
 8003f8a:	3308      	adds	r3, #8
 8003f8c:	443b      	add	r3, r7
 8003f8e:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	f000 80aa 	beq.w	80040ec <hal_KeyProc+0x1b4>
        KeyStep[i] = KEY_STEP_CLICK;
 8003f98:	79fb      	ldrb	r3, [r7, #7]
 8003f9a:	4a67      	ldr	r2, [pc, #412]	; (8004138 <hal_KeyProc+0x200>)
 8003f9c:	2101      	movs	r1, #1
 8003f9e:	54d1      	strb	r1, [r2, r3]
      }
      break;
 8003fa0:	e0a4      	b.n	80040ec <hal_KeyProc+0x1b4>
    case KEY_STEP_CLICK: //按键单击按下
      if (KeyState[i]) {
 8003fa2:	79fb      	ldrb	r3, [r7, #7]
 8003fa4:	3308      	adds	r3, #8
 8003fa6:	443b      	add	r3, r7
 8003fa8:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d021      	beq.n	8003ff4 <hal_KeyProc+0xbc>
        if (!(--KeyScanTime[i])) {
 8003fb0:	79fb      	ldrb	r3, [r7, #7]
 8003fb2:	4a62      	ldr	r2, [pc, #392]	; (800413c <hal_KeyProc+0x204>)
 8003fb4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003fb8:	3a01      	subs	r2, #1
 8003fba:	b291      	uxth	r1, r2
 8003fbc:	4a5f      	ldr	r2, [pc, #380]	; (800413c <hal_KeyProc+0x204>)
 8003fbe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8003fc2:	4a5e      	ldr	r2, [pc, #376]	; (800413c <hal_KeyProc+0x204>)
 8003fc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f040 8091 	bne.w	80040f0 <hal_KeyProc+0x1b8>
          KeyScanTime[i] = KEY_SCANTIME;
 8003fce:	79fb      	ldrb	r3, [r7, #7]
 8003fd0:	4a5a      	ldr	r2, [pc, #360]	; (800413c <hal_KeyProc+0x204>)
 8003fd2:	2102      	movs	r1, #2
 8003fd4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          KeyStep[i] = KEY_STEP_LONG_PRESS;
 8003fd8:	79fb      	ldrb	r3, [r7, #7]
 8003fda:	4a57      	ldr	r2, [pc, #348]	; (8004138 <hal_KeyProc+0x200>)
 8003fdc:	2102      	movs	r1, #2
 8003fde:	54d1      	strb	r1, [r2, r3]
          // keys = i+1;
          // //记录按键ID号 state = KEY_CLICK;
          // //按键单击按下
          keys = (i * 5) + 1;
 8003fe0:	79fb      	ldrb	r3, [r7, #7]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	0092      	lsls	r2, r2, #2
 8003fe6:	4413      	add	r3, r2
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	3301      	adds	r3, #1
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	4b50      	ldr	r3, [pc, #320]	; (8004130 <hal_KeyProc+0x1f8>)
 8003ff0:	701a      	strb	r2, [r3, #0]
        }
      } else {
        KeyScanTime[i] = KEY_SCANTIME;
        KeyStep[i] = KEY_STEP_WAIT;
      }
      break;
 8003ff2:	e07d      	b.n	80040f0 <hal_KeyProc+0x1b8>
        KeyScanTime[i] = KEY_SCANTIME;
 8003ff4:	79fb      	ldrb	r3, [r7, #7]
 8003ff6:	4a51      	ldr	r2, [pc, #324]	; (800413c <hal_KeyProc+0x204>)
 8003ff8:	2102      	movs	r1, #2
 8003ffa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        KeyStep[i] = KEY_STEP_WAIT;
 8003ffe:	79fb      	ldrb	r3, [r7, #7]
 8004000:	4a4d      	ldr	r2, [pc, #308]	; (8004138 <hal_KeyProc+0x200>)
 8004002:	2100      	movs	r1, #0
 8004004:	54d1      	strb	r1, [r2, r3]
      break;
 8004006:	e073      	b.n	80040f0 <hal_KeyProc+0x1b8>
    case KEY_STEP_LONG_PRESS: //按键长按
      if (KeyState[i]) {
 8004008:	79fb      	ldrb	r3, [r7, #7]
 800400a:	3308      	adds	r3, #8
 800400c:	443b      	add	r3, r7
 800400e:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d020      	beq.n	8004058 <hal_KeyProc+0x120>
        if (!(--KeyPressLongTimer[i])) {
 8004016:	79fb      	ldrb	r3, [r7, #7]
 8004018:	4a49      	ldr	r2, [pc, #292]	; (8004140 <hal_KeyProc+0x208>)
 800401a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800401e:	3a01      	subs	r2, #1
 8004020:	b291      	uxth	r1, r2
 8004022:	4a47      	ldr	r2, [pc, #284]	; (8004140 <hal_KeyProc+0x208>)
 8004024:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8004028:	4a45      	ldr	r2, [pc, #276]	; (8004140 <hal_KeyProc+0x208>)
 800402a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d160      	bne.n	80040f4 <hal_KeyProc+0x1bc>
          KeyPressLongTimer[i] = KEY_PRESS_LONG_TIME;
 8004032:	79fb      	ldrb	r3, [r7, #7]
 8004034:	4a42      	ldr	r2, [pc, #264]	; (8004140 <hal_KeyProc+0x208>)
 8004036:	21c8      	movs	r1, #200	; 0xc8
 8004038:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          KeyStep[i] = KEY_STEP_CONTINUOUS_PRESS;
 800403c:	79fb      	ldrb	r3, [r7, #7]
 800403e:	4a3e      	ldr	r2, [pc, #248]	; (8004138 <hal_KeyProc+0x200>)
 8004040:	2103      	movs	r1, #3
 8004042:	54d1      	strb	r1, [r2, r3]
          keys = (i * 5) + 3; //长按确认
 8004044:	79fb      	ldrb	r3, [r7, #7]
 8004046:	461a      	mov	r2, r3
 8004048:	0092      	lsls	r2, r2, #2
 800404a:	4413      	add	r3, r2
 800404c:	b2db      	uxtb	r3, r3
 800404e:	3303      	adds	r3, #3
 8004050:	b2da      	uxtb	r2, r3
 8004052:	4b37      	ldr	r3, [pc, #220]	; (8004130 <hal_KeyProc+0x1f8>)
 8004054:	701a      	strb	r2, [r3, #0]
      } else {
        KeyPressLongTimer[i] = KEY_PRESS_LONG_TIME;
        KeyStep[i] = KEY_STEP_WAIT;
        keys = (i * 5) + 2; //单击释放
      }
      break;
 8004056:	e04d      	b.n	80040f4 <hal_KeyProc+0x1bc>
        KeyPressLongTimer[i] = KEY_PRESS_LONG_TIME;
 8004058:	79fb      	ldrb	r3, [r7, #7]
 800405a:	4a39      	ldr	r2, [pc, #228]	; (8004140 <hal_KeyProc+0x208>)
 800405c:	21c8      	movs	r1, #200	; 0xc8
 800405e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        KeyStep[i] = KEY_STEP_WAIT;
 8004062:	79fb      	ldrb	r3, [r7, #7]
 8004064:	4a34      	ldr	r2, [pc, #208]	; (8004138 <hal_KeyProc+0x200>)
 8004066:	2100      	movs	r1, #0
 8004068:	54d1      	strb	r1, [r2, r3]
        keys = (i * 5) + 2; //单击释放
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	461a      	mov	r2, r3
 800406e:	0092      	lsls	r2, r2, #2
 8004070:	4413      	add	r3, r2
 8004072:	b2db      	uxtb	r3, r3
 8004074:	3302      	adds	r3, #2
 8004076:	b2da      	uxtb	r2, r3
 8004078:	4b2d      	ldr	r3, [pc, #180]	; (8004130 <hal_KeyProc+0x1f8>)
 800407a:	701a      	strb	r2, [r3, #0]
      break;
 800407c:	e03a      	b.n	80040f4 <hal_KeyProc+0x1bc>
    case KEY_STEP_CONTINUOUS_PRESS:
      if (KeyState[i]) {
 800407e:	79fb      	ldrb	r3, [r7, #7]
 8004080:	3308      	adds	r3, #8
 8004082:	443b      	add	r3, r7
 8004084:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d01c      	beq.n	80040c6 <hal_KeyProc+0x18e>
        if (!(--KeyContPressTimer[i])) {
 800408c:	79fb      	ldrb	r3, [r7, #7]
 800408e:	4a2d      	ldr	r2, [pc, #180]	; (8004144 <hal_KeyProc+0x20c>)
 8004090:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004094:	3a01      	subs	r2, #1
 8004096:	b291      	uxth	r1, r2
 8004098:	4a2a      	ldr	r2, [pc, #168]	; (8004144 <hal_KeyProc+0x20c>)
 800409a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800409e:	4a29      	ldr	r2, [pc, #164]	; (8004144 <hal_KeyProc+0x20c>)
 80040a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d127      	bne.n	80040f8 <hal_KeyProc+0x1c0>
          KeyContPressTimer[i] = KEY_PRESS_CONTINUE_TIME;
 80040a8:	79fb      	ldrb	r3, [r7, #7]
 80040aa:	4a26      	ldr	r2, [pc, #152]	; (8004144 <hal_KeyProc+0x20c>)
 80040ac:	210f      	movs	r1, #15
 80040ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          keys = (i * 5) + 4; //持续长按
 80040b2:	79fb      	ldrb	r3, [r7, #7]
 80040b4:	461a      	mov	r2, r3
 80040b6:	0092      	lsls	r2, r2, #2
 80040b8:	4413      	add	r3, r2
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	3304      	adds	r3, #4
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	4b1b      	ldr	r3, [pc, #108]	; (8004130 <hal_KeyProc+0x1f8>)
 80040c2:	701a      	strb	r2, [r3, #0]
        KeyStep[i] = KEY_STEP_WAIT;
        KeyContPressTimer[i] = KEY_PRESS_CONTINUE_TIME;
        keys = (i * 5) + 5; //长按释放
      }

      break;
 80040c4:	e018      	b.n	80040f8 <hal_KeyProc+0x1c0>
        KeyStep[i] = KEY_STEP_WAIT;
 80040c6:	79fb      	ldrb	r3, [r7, #7]
 80040c8:	4a1b      	ldr	r2, [pc, #108]	; (8004138 <hal_KeyProc+0x200>)
 80040ca:	2100      	movs	r1, #0
 80040cc:	54d1      	strb	r1, [r2, r3]
        KeyContPressTimer[i] = KEY_PRESS_CONTINUE_TIME;
 80040ce:	79fb      	ldrb	r3, [r7, #7]
 80040d0:	4a1c      	ldr	r2, [pc, #112]	; (8004144 <hal_KeyProc+0x20c>)
 80040d2:	210f      	movs	r1, #15
 80040d4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        keys = (i * 5) + 5; //长按释放
 80040d8:	79fb      	ldrb	r3, [r7, #7]
 80040da:	3301      	adds	r3, #1
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	461a      	mov	r2, r3
 80040e0:	0092      	lsls	r2, r2, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	b2da      	uxtb	r2, r3
 80040e6:	4b12      	ldr	r3, [pc, #72]	; (8004130 <hal_KeyProc+0x1f8>)
 80040e8:	701a      	strb	r2, [r3, #0]
      break;
 80040ea:	e005      	b.n	80040f8 <hal_KeyProc+0x1c0>
      break;
 80040ec:	bf00      	nop
 80040ee:	e004      	b.n	80040fa <hal_KeyProc+0x1c2>
      break;
 80040f0:	bf00      	nop
 80040f2:	e002      	b.n	80040fa <hal_KeyProc+0x1c2>
      break;
 80040f4:	bf00      	nop
 80040f6:	e000      	b.n	80040fa <hal_KeyProc+0x1c2>
      break;
 80040f8:	bf00      	nop
    }
    if (keys) {
 80040fa:	4b0d      	ldr	r3, [pc, #52]	; (8004130 <hal_KeyProc+0x1f8>)
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d009      	beq.n	8004116 <hal_KeyProc+0x1de>
      printf("keys is :%d\r\n", keys);
 8004102:	4b0b      	ldr	r3, [pc, #44]	; (8004130 <hal_KeyProc+0x1f8>)
 8004104:	781b      	ldrb	r3, [r3, #0]
 8004106:	4619      	mov	r1, r3
 8004108:	480f      	ldr	r0, [pc, #60]	; (8004148 <hal_KeyProc+0x210>)
 800410a:	f001 f8b9 	bl	8005280 <iprintf>
      KEY_Scan_Msg = keys;
 800410e:	4b08      	ldr	r3, [pc, #32]	; (8004130 <hal_KeyProc+0x1f8>)
 8004110:	781a      	ldrb	r2, [r3, #0]
 8004112:	4b0e      	ldr	r3, [pc, #56]	; (800414c <hal_KeyProc+0x214>)
 8004114:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < KEY_SUM; i++) {
 8004116:	79fb      	ldrb	r3, [r7, #7]
 8004118:	3301      	adds	r3, #1
 800411a:	71fb      	strb	r3, [r7, #7]
 800411c:	79fb      	ldrb	r3, [r7, #7]
 800411e:	2b02      	cmp	r3, #2
 8004120:	f67f af10 	bls.w	8003f44 <hal_KeyProc+0xc>
    }
  }
}
 8004124:	bf00      	nop
 8004126:	bf00      	nop
 8004128:	370c      	adds	r7, #12
 800412a:	46bd      	mov	sp, r7
 800412c:	bd90      	pop	{r4, r7, pc}
 800412e:	bf00      	nop
 8004130:	2000034f 	.word	0x2000034f
 8004134:	2000000c 	.word	0x2000000c
 8004138:	20000334 	.word	0x20000334
 800413c:	20000338 	.word	0x20000338
 8004140:	20000340 	.word	0x20000340
 8004144:	20000348 	.word	0x20000348
 8004148:	08008d08 	.word	0x08008d08
 800414c:	2000034e 	.word	0x2000034e

08004150 <hal_getKey1Sta>:

static unsigned char hal_getKey1Sta(void) {
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  return (!HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin));
 8004154:	2108      	movs	r1, #8
 8004156:	4805      	ldr	r0, [pc, #20]	; (800416c <hal_getKey1Sta+0x1c>)
 8004158:	f7fd fb94 	bl	8001884 <HAL_GPIO_ReadPin>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	bf0c      	ite	eq
 8004162:	2301      	moveq	r3, #1
 8004164:	2300      	movne	r3, #0
 8004166:	b2db      	uxtb	r3, r3
}
 8004168:	4618      	mov	r0, r3
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40021c00 	.word	0x40021c00

08004170 <hal_getKey2Sta>:
static unsigned char hal_getKey2Sta(void) {
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  return (!HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin));
 8004174:	2104      	movs	r1, #4
 8004176:	4805      	ldr	r0, [pc, #20]	; (800418c <hal_getKey2Sta+0x1c>)
 8004178:	f7fd fb84 	bl	8001884 <HAL_GPIO_ReadPin>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	bf0c      	ite	eq
 8004182:	2301      	moveq	r3, #1
 8004184:	2300      	movne	r3, #0
 8004186:	b2db      	uxtb	r3, r3
}
 8004188:	4618      	mov	r0, r3
 800418a:	bd80      	pop	{r7, pc}
 800418c:	40021c00 	.word	0x40021c00

08004190 <hal_getKey3Sta>:
static unsigned char hal_getKey3Sta(void) {
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
  return (!HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin));
 8004194:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004198:	4805      	ldr	r0, [pc, #20]	; (80041b0 <hal_getKey3Sta+0x20>)
 800419a:	f7fd fb73 	bl	8001884 <HAL_GPIO_ReadPin>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	bf0c      	ite	eq
 80041a4:	2301      	moveq	r3, #1
 80041a6:	2300      	movne	r3, #0
 80041a8:	b2db      	uxtb	r3, r3
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40020800 	.word	0x40020800

080041b4 <OS_CPUInterruptCBSRegister>:
 * Descriptin    : 娉ㄥCPU涓у跺芥
 * Input         : - pCPUInterrupCtrlCBS:cpu涓у跺璋芥板板
 * Return        : None
 * Attention     : None
 */
void OS_CPUInterruptCBSRegister(CPUInterrupt_CallBack_t pCPUInterrupCtrlCBS) {
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  if (CPUInterruptCtrlCBS == 0) {
 80041bc:	4b06      	ldr	r3, [pc, #24]	; (80041d8 <OS_CPUInterruptCBSRegister+0x24>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d102      	bne.n	80041ca <OS_CPUInterruptCBSRegister+0x16>
    CPUInterruptCtrlCBS = pCPUInterrupCtrlCBS;
 80041c4:	4a04      	ldr	r2, [pc, #16]	; (80041d8 <OS_CPUInterruptCBSRegister+0x24>)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6013      	str	r3, [r2, #0]
  }
}
 80041ca:	bf00      	nop
 80041cc:	370c      	adds	r7, #12
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	20000350 	.word	0x20000350

080041dc <OS_TaskInit>:

/* 缂绯荤镐绗浜姝:绯荤浠诲″濮 */
void OS_TaskInit(void) {
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
  unsigned char i;
  for (i = 0; i < OS_TASK_SUM; i++) {
 80041e2:	2300      	movs	r3, #0
 80041e4:	71fb      	strb	r3, [r7, #7]
 80041e6:	e029      	b.n	800423c <OS_TaskInit+0x60>
    OS_Task[i].task = 0;
 80041e8:	79fa      	ldrb	r2, [r7, #7]
 80041ea:	4919      	ldr	r1, [pc, #100]	; (8004250 <OS_TaskInit+0x74>)
 80041ec:	4613      	mov	r3, r2
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	4413      	add	r3, r2
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	440b      	add	r3, r1
 80041f6:	2200      	movs	r2, #0
 80041f8:	601a      	str	r2, [r3, #0]
    OS_Task[i].RunFlag = OS_SLEEP;
 80041fa:	79fa      	ldrb	r2, [r7, #7]
 80041fc:	4914      	ldr	r1, [pc, #80]	; (8004250 <OS_TaskInit+0x74>)
 80041fe:	4613      	mov	r3, r2
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	4413      	add	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	440b      	add	r3, r1
 8004208:	3304      	adds	r3, #4
 800420a:	2200      	movs	r2, #0
 800420c:	701a      	strb	r2, [r3, #0]
    OS_Task[i].RunPeriod = 0;
 800420e:	79fa      	ldrb	r2, [r7, #7]
 8004210:	490f      	ldr	r1, [pc, #60]	; (8004250 <OS_TaskInit+0x74>)
 8004212:	4613      	mov	r3, r2
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	4413      	add	r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	440b      	add	r3, r1
 800421c:	3306      	adds	r3, #6
 800421e:	2200      	movs	r2, #0
 8004220:	801a      	strh	r2, [r3, #0]
    OS_Task[i].RunTimer = 0;
 8004222:	79fa      	ldrb	r2, [r7, #7]
 8004224:	490a      	ldr	r1, [pc, #40]	; (8004250 <OS_TaskInit+0x74>)
 8004226:	4613      	mov	r3, r2
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	4413      	add	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	440b      	add	r3, r1
 8004230:	3308      	adds	r3, #8
 8004232:	2200      	movs	r2, #0
 8004234:	801a      	strh	r2, [r3, #0]
  for (i = 0; i < OS_TASK_SUM; i++) {
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	3301      	adds	r3, #1
 800423a:	71fb      	strb	r3, [r7, #7]
 800423c:	79fb      	ldrb	r3, [r7, #7]
 800423e:	2b01      	cmp	r3, #1
 8004240:	d9d2      	bls.n	80041e8 <OS_TaskInit+0xc>
  }
}
 8004242:	bf00      	nop
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr
 8004250:	20000354 	.word	0x20000354

08004254 <OS_CreatTask>:
*Output        :  None
*Return        :  None
*Attention     :  None
* */
void OS_CreatTask(unsigned char ID, void (*proc)(void), unsigned short Period,
                  OS_TaskStatusTypeDef flag) {
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6039      	str	r1, [r7, #0]
 800425c:	4611      	mov	r1, r2
 800425e:	461a      	mov	r2, r3
 8004260:	4603      	mov	r3, r0
 8004262:	71fb      	strb	r3, [r7, #7]
 8004264:	460b      	mov	r3, r1
 8004266:	80bb      	strh	r3, [r7, #4]
 8004268:	4613      	mov	r3, r2
 800426a:	71bb      	strb	r3, [r7, #6]
  if (!OS_Task[ID].task) { //ゆ浠诲℃娌℃琚寤,涓介澶寤
 800426c:	79fa      	ldrb	r2, [r7, #7]
 800426e:	491b      	ldr	r1, [pc, #108]	; (80042dc <OS_CreatTask+0x88>)
 8004270:	4613      	mov	r3, r2
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	4413      	add	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	440b      	add	r3, r1
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d126      	bne.n	80042ce <OS_CreatTask+0x7a>
    OS_Task[ID].task = proc;
 8004280:	79fa      	ldrb	r2, [r7, #7]
 8004282:	4916      	ldr	r1, [pc, #88]	; (80042dc <OS_CreatTask+0x88>)
 8004284:	4613      	mov	r3, r2
 8004286:	005b      	lsls	r3, r3, #1
 8004288:	4413      	add	r3, r2
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	440b      	add	r3, r1
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	601a      	str	r2, [r3, #0]
    OS_Task[ID].RunFlag = OS_SLEEP;
 8004292:	79fa      	ldrb	r2, [r7, #7]
 8004294:	4911      	ldr	r1, [pc, #68]	; (80042dc <OS_CreatTask+0x88>)
 8004296:	4613      	mov	r3, r2
 8004298:	005b      	lsls	r3, r3, #1
 800429a:	4413      	add	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	440b      	add	r3, r1
 80042a0:	3304      	adds	r3, #4
 80042a2:	2200      	movs	r2, #0
 80042a4:	701a      	strb	r2, [r3, #0]
    OS_Task[ID].RunPeriod = Period;
 80042a6:	79fa      	ldrb	r2, [r7, #7]
 80042a8:	490c      	ldr	r1, [pc, #48]	; (80042dc <OS_CreatTask+0x88>)
 80042aa:	4613      	mov	r3, r2
 80042ac:	005b      	lsls	r3, r3, #1
 80042ae:	4413      	add	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	440b      	add	r3, r1
 80042b4:	3306      	adds	r3, #6
 80042b6:	88ba      	ldrh	r2, [r7, #4]
 80042b8:	801a      	strh	r2, [r3, #0]
    OS_Task[ID].RunTimer = 0;
 80042ba:	79fa      	ldrb	r2, [r7, #7]
 80042bc:	4907      	ldr	r1, [pc, #28]	; (80042dc <OS_CreatTask+0x88>)
 80042be:	4613      	mov	r3, r2
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	4413      	add	r3, r2
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	440b      	add	r3, r1
 80042c8:	3308      	adds	r3, #8
 80042ca:	2200      	movs	r2, #0
 80042cc:	801a      	strh	r2, [r3, #0]
  }
}
 80042ce:	bf00      	nop
 80042d0:	370c      	adds	r7, #12
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	20000354 	.word	0x20000354

080042e0 <OS_ClockInterruptHandle>:
 * Input         : None
 * Return        : None
 * Attention     : 涓轰璇浠诲″舵,蹇椤绘惧10ms瀹跺ㄦ绯荤堕涓芥伴
 *
 */
void OS_ClockInterruptHandle(void) {
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
  unsigned char i;
  for (i = 0; i < OS_TASK_SUM; i++) {
 80042e6:	2300      	movs	r3, #0
 80042e8:	71fb      	strb	r3, [r7, #7]
 80042ea:	e04b      	b.n	8004384 <OS_ClockInterruptHandle+0xa4>
    if (OS_Task[i].task) { //杩task芥版涓绛浜0ゆ浠诲℃琚寤
 80042ec:	79fa      	ldrb	r2, [r7, #7]
 80042ee:	492a      	ldr	r1, [pc, #168]	; (8004398 <OS_ClockInterruptHandle+0xb8>)
 80042f0:	4613      	mov	r3, r2
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	4413      	add	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	440b      	add	r3, r1
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d03e      	beq.n	800437e <OS_ClockInterruptHandle+0x9e>
      OS_Task[i].RunTimer++;
 8004300:	79fa      	ldrb	r2, [r7, #7]
 8004302:	4925      	ldr	r1, [pc, #148]	; (8004398 <OS_ClockInterruptHandle+0xb8>)
 8004304:	4613      	mov	r3, r2
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	4413      	add	r3, r2
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	440b      	add	r3, r1
 800430e:	3308      	adds	r3, #8
 8004310:	881b      	ldrh	r3, [r3, #0]
 8004312:	b29b      	uxth	r3, r3
 8004314:	3301      	adds	r3, #1
 8004316:	b298      	uxth	r0, r3
 8004318:	491f      	ldr	r1, [pc, #124]	; (8004398 <OS_ClockInterruptHandle+0xb8>)
 800431a:	4613      	mov	r3, r2
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	4413      	add	r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	440b      	add	r3, r1
 8004324:	3308      	adds	r3, #8
 8004326:	4602      	mov	r2, r0
 8004328:	801a      	strh	r2, [r3, #0]
      if (OS_Task[i].RunTimer >=
 800432a:	79fa      	ldrb	r2, [r7, #7]
 800432c:	491a      	ldr	r1, [pc, #104]	; (8004398 <OS_ClockInterruptHandle+0xb8>)
 800432e:	4613      	mov	r3, r2
 8004330:	005b      	lsls	r3, r3, #1
 8004332:	4413      	add	r3, r2
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	440b      	add	r3, r1
 8004338:	3308      	adds	r3, #8
 800433a:	881b      	ldrh	r3, [r3, #0]
 800433c:	b299      	uxth	r1, r3
          OS_Task[i].RunPeriod) { //ゆ璁℃跺ㄥ兼杈惧颁换￠瑕ц堕
 800433e:	79fa      	ldrb	r2, [r7, #7]
 8004340:	4815      	ldr	r0, [pc, #84]	; (8004398 <OS_ClockInterruptHandle+0xb8>)
 8004342:	4613      	mov	r3, r2
 8004344:	005b      	lsls	r3, r3, #1
 8004346:	4413      	add	r3, r2
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	4403      	add	r3, r0
 800434c:	3306      	adds	r3, #6
 800434e:	881b      	ldrh	r3, [r3, #0]
 8004350:	b29b      	uxth	r3, r3
      if (OS_Task[i].RunTimer >=
 8004352:	4299      	cmp	r1, r3
 8004354:	d313      	bcc.n	800437e <OS_ClockInterruptHandle+0x9e>
        OS_Task[i].RunTimer = 0;
 8004356:	79fa      	ldrb	r2, [r7, #7]
 8004358:	490f      	ldr	r1, [pc, #60]	; (8004398 <OS_ClockInterruptHandle+0xb8>)
 800435a:	4613      	mov	r3, r2
 800435c:	005b      	lsls	r3, r3, #1
 800435e:	4413      	add	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	3308      	adds	r3, #8
 8004366:	2200      	movs	r2, #0
 8004368:	801a      	strh	r2, [r3, #0]
        OS_Task[i].RunFlag =
 800436a:	79fa      	ldrb	r2, [r7, #7]
 800436c:	490a      	ldr	r1, [pc, #40]	; (8004398 <OS_ClockInterruptHandle+0xb8>)
 800436e:	4613      	mov	r3, r2
 8004370:	005b      	lsls	r3, r3, #1
 8004372:	4413      	add	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	440b      	add	r3, r1
 8004378:	3304      	adds	r3, #4
 800437a:	2201      	movs	r2, #1
 800437c:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < OS_TASK_SUM; i++) {
 800437e:	79fb      	ldrb	r3, [r7, #7]
 8004380:	3301      	adds	r3, #1
 8004382:	71fb      	strb	r3, [r7, #7]
 8004384:	79fb      	ldrb	r3, [r7, #7]
 8004386:	2b01      	cmp	r3, #1
 8004388:	d9b0      	bls.n	80042ec <OS_ClockInterruptHandle+0xc>
            OS_RUN; //浠诲＄舵璁剧疆涓鸿琛舵,浠诲¤搴浼涓村ゆ杩涓,濡OS_RUN灏辨贩цtask芥版芥
      }
    }
  }
}
 800438a:	bf00      	nop
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr
 8004398:	20000354 	.word	0x20000354

0800439c <OS_Start>:
 * Descriptin    : 寮濮浠诲″芥
 * Input         : None
 * Return        : None
 * Attention     : None
 */
void OS_Start(void) {
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
  unsigned char i;
  while (1) {
    for (i = 0; i < OS_TASK_SUM; i++) {
 80043a2:	2300      	movs	r3, #0
 80043a4:	71fb      	strb	r3, [r7, #7]
 80043a6:	e021      	b.n	80043ec <OS_Start+0x50>
      if (OS_Task[i].RunFlag == OS_RUN) {
 80043a8:	79fa      	ldrb	r2, [r7, #7]
 80043aa:	4912      	ldr	r1, [pc, #72]	; (80043f4 <OS_Start+0x58>)
 80043ac:	4613      	mov	r3, r2
 80043ae:	005b      	lsls	r3, r3, #1
 80043b0:	4413      	add	r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	440b      	add	r3, r1
 80043b6:	3304      	adds	r3, #4
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d112      	bne.n	80043e6 <OS_Start+0x4a>
        OS_Task[i].RunFlag = OS_SLEEP;
 80043c0:	79fa      	ldrb	r2, [r7, #7]
 80043c2:	490c      	ldr	r1, [pc, #48]	; (80043f4 <OS_Start+0x58>)
 80043c4:	4613      	mov	r3, r2
 80043c6:	005b      	lsls	r3, r3, #1
 80043c8:	4413      	add	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	440b      	add	r3, r1
 80043ce:	3304      	adds	r3, #4
 80043d0:	2200      	movs	r2, #0
 80043d2:	701a      	strb	r2, [r3, #0]
        (*(OS_Task[i].task))(); //杩芥版澶ㄧ芥般浠瀹板
 80043d4:	79fa      	ldrb	r2, [r7, #7]
 80043d6:	4907      	ldr	r1, [pc, #28]	; (80043f4 <OS_Start+0x58>)
 80043d8:	4613      	mov	r3, r2
 80043da:	005b      	lsls	r3, r3, #1
 80043dc:	4413      	add	r3, r2
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	440b      	add	r3, r1
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4798      	blx	r3
    for (i = 0; i < OS_TASK_SUM; i++) {
 80043e6:	79fb      	ldrb	r3, [r7, #7]
 80043e8:	3301      	adds	r3, #1
 80043ea:	71fb      	strb	r3, [r7, #7]
 80043ec:	79fb      	ldrb	r3, [r7, #7]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d9da      	bls.n	80043a8 <OS_Start+0xc>
 80043f2:	e7d6      	b.n	80043a2 <OS_Start+0x6>
 80043f4:	20000354 	.word	0x20000354

080043f8 <hal_TimeInit>:

volatile Stu_TimerTypedef Stu_Timer[T_SUM];

static void hal_TimerHandle(void);

void hal_TimeInit(void) {
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
  unsigned char i = 0;
 80043fe:	2300      	movs	r3, #0
 8004400:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < T_SUM; i++) {
 8004402:	2300      	movs	r3, #0
 8004404:	71fb      	strb	r3, [r7, #7]
 8004406:	e029      	b.n	800445c <hal_TimeInit+0x64>
    Stu_Timer[i].state = T_STA_STOP;
 8004408:	79fa      	ldrb	r2, [r7, #7]
 800440a:	4919      	ldr	r1, [pc, #100]	; (8004470 <hal_TimeInit+0x78>)
 800440c:	4613      	mov	r3, r2
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	4413      	add	r3, r2
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	440b      	add	r3, r1
 8004416:	2201      	movs	r2, #1
 8004418:	701a      	strb	r2, [r3, #0]
    Stu_Timer[i].CurrentCount = 0;
 800441a:	79fa      	ldrb	r2, [r7, #7]
 800441c:	4914      	ldr	r1, [pc, #80]	; (8004470 <hal_TimeInit+0x78>)
 800441e:	4613      	mov	r3, r2
 8004420:	005b      	lsls	r3, r3, #1
 8004422:	4413      	add	r3, r2
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	440b      	add	r3, r1
 8004428:	3302      	adds	r3, #2
 800442a:	2200      	movs	r2, #0
 800442c:	801a      	strh	r2, [r3, #0]
    Stu_Timer[i].Period = 0;
 800442e:	79fa      	ldrb	r2, [r7, #7]
 8004430:	490f      	ldr	r1, [pc, #60]	; (8004470 <hal_TimeInit+0x78>)
 8004432:	4613      	mov	r3, r2
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	4413      	add	r3, r2
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	440b      	add	r3, r1
 800443c:	3304      	adds	r3, #4
 800443e:	2200      	movs	r2, #0
 8004440:	801a      	strh	r2, [r3, #0]
    Stu_Timer[i].func = 0;
 8004442:	79fa      	ldrb	r2, [r7, #7]
 8004444:	490a      	ldr	r1, [pc, #40]	; (8004470 <hal_TimeInit+0x78>)
 8004446:	4613      	mov	r3, r2
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	4413      	add	r3, r2
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	440b      	add	r3, r1
 8004450:	3308      	adds	r3, #8
 8004452:	2200      	movs	r2, #0
 8004454:	601a      	str	r2, [r3, #0]
  for (i = 0; i < T_SUM; i++) {
 8004456:	79fb      	ldrb	r3, [r7, #7]
 8004458:	3301      	adds	r3, #1
 800445a:	71fb      	strb	r3, [r7, #7]
 800445c:	79fb      	ldrb	r3, [r7, #7]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d0d2      	beq.n	8004408 <hal_TimeInit+0x10>
  }
}
 8004462:	bf00      	nop
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	2000036c 	.word	0x2000036c

08004474 <hal_TimerHandle>:
 * Input          : None
 * Output         : None
 * Return         : None
 * Attention		 	 : None
 *******************************************************************************/
static void hal_TimerHandle(void) {
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
  unsigned char i = 0;
 800447a:	2300      	movs	r3, #0
 800447c:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < T_SUM; i++) {
 800447e:	2300      	movs	r3, #0
 8004480:	71fb      	strb	r3, [r7, #7]
 8004482:	e06a      	b.n	800455a <hal_TimerHandle+0xe6>
    if ((Stu_Timer[i].func) && (Stu_Timer[i].state == T_STA_START)) {
 8004484:	79fa      	ldrb	r2, [r7, #7]
 8004486:	4939      	ldr	r1, [pc, #228]	; (800456c <hal_TimerHandle+0xf8>)
 8004488:	4613      	mov	r3, r2
 800448a:	005b      	lsls	r3, r3, #1
 800448c:	4413      	add	r3, r2
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	440b      	add	r3, r1
 8004492:	3308      	adds	r3, #8
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d05c      	beq.n	8004554 <hal_TimerHandle+0xe0>
 800449a:	79fa      	ldrb	r2, [r7, #7]
 800449c:	4933      	ldr	r1, [pc, #204]	; (800456c <hal_TimerHandle+0xf8>)
 800449e:	4613      	mov	r3, r2
 80044a0:	005b      	lsls	r3, r3, #1
 80044a2:	4413      	add	r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	440b      	add	r3, r1
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d151      	bne.n	8004554 <hal_TimerHandle+0xe0>
      Stu_Timer[i].CurrentCount++;
 80044b0:	79fa      	ldrb	r2, [r7, #7]
 80044b2:	492e      	ldr	r1, [pc, #184]	; (800456c <hal_TimerHandle+0xf8>)
 80044b4:	4613      	mov	r3, r2
 80044b6:	005b      	lsls	r3, r3, #1
 80044b8:	4413      	add	r3, r2
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	440b      	add	r3, r1
 80044be:	3302      	adds	r3, #2
 80044c0:	881b      	ldrh	r3, [r3, #0]
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	3301      	adds	r3, #1
 80044c6:	b298      	uxth	r0, r3
 80044c8:	4928      	ldr	r1, [pc, #160]	; (800456c <hal_TimerHandle+0xf8>)
 80044ca:	4613      	mov	r3, r2
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	4413      	add	r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	440b      	add	r3, r1
 80044d4:	3302      	adds	r3, #2
 80044d6:	4602      	mov	r2, r0
 80044d8:	801a      	strh	r2, [r3, #0]
      if (Stu_Timer[i].CurrentCount >= Stu_Timer[i].Period) {
 80044da:	79fa      	ldrb	r2, [r7, #7]
 80044dc:	4923      	ldr	r1, [pc, #140]	; (800456c <hal_TimerHandle+0xf8>)
 80044de:	4613      	mov	r3, r2
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	4413      	add	r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	440b      	add	r3, r1
 80044e8:	3302      	adds	r3, #2
 80044ea:	881b      	ldrh	r3, [r3, #0]
 80044ec:	b299      	uxth	r1, r3
 80044ee:	79fa      	ldrb	r2, [r7, #7]
 80044f0:	481e      	ldr	r0, [pc, #120]	; (800456c <hal_TimerHandle+0xf8>)
 80044f2:	4613      	mov	r3, r2
 80044f4:	005b      	lsls	r3, r3, #1
 80044f6:	4413      	add	r3, r2
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	4403      	add	r3, r0
 80044fc:	3304      	adds	r3, #4
 80044fe:	881b      	ldrh	r3, [r3, #0]
 8004500:	b29b      	uxth	r3, r3
 8004502:	4299      	cmp	r1, r3
 8004504:	d326      	bcc.n	8004554 <hal_TimerHandle+0xe0>
        Stu_Timer[i].state = T_STA_STOP;
 8004506:	79fa      	ldrb	r2, [r7, #7]
 8004508:	4918      	ldr	r1, [pc, #96]	; (800456c <hal_TimerHandle+0xf8>)
 800450a:	4613      	mov	r3, r2
 800450c:	005b      	lsls	r3, r3, #1
 800450e:	4413      	add	r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	440b      	add	r3, r1
 8004514:	2201      	movs	r2, #1
 8004516:	701a      	strb	r2, [r3, #0]
        Stu_Timer[i].CurrentCount = Stu_Timer[i].CurrentCount;
 8004518:	79f9      	ldrb	r1, [r7, #7]
 800451a:	79fa      	ldrb	r2, [r7, #7]
 800451c:	4813      	ldr	r0, [pc, #76]	; (800456c <hal_TimerHandle+0xf8>)
 800451e:	460b      	mov	r3, r1
 8004520:	005b      	lsls	r3, r3, #1
 8004522:	440b      	add	r3, r1
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	4403      	add	r3, r0
 8004528:	3302      	adds	r3, #2
 800452a:	881b      	ldrh	r3, [r3, #0]
 800452c:	b298      	uxth	r0, r3
 800452e:	490f      	ldr	r1, [pc, #60]	; (800456c <hal_TimerHandle+0xf8>)
 8004530:	4613      	mov	r3, r2
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	4413      	add	r3, r2
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	440b      	add	r3, r1
 800453a:	3302      	adds	r3, #2
 800453c:	4602      	mov	r2, r0
 800453e:	801a      	strh	r2, [r3, #0]
        Stu_Timer[i].func();
 8004540:	79fa      	ldrb	r2, [r7, #7]
 8004542:	490a      	ldr	r1, [pc, #40]	; (800456c <hal_TimerHandle+0xf8>)
 8004544:	4613      	mov	r3, r2
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	4413      	add	r3, r2
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	440b      	add	r3, r1
 800454e:	3308      	adds	r3, #8
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4798      	blx	r3
  for (i = 0; i < T_SUM; i++) {
 8004554:	79fb      	ldrb	r3, [r7, #7]
 8004556:	3301      	adds	r3, #1
 8004558:	71fb      	strb	r3, [r7, #7]
 800455a:	79fb      	ldrb	r3, [r7, #7]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d091      	beq.n	8004484 <hal_TimerHandle+0x10>
      }
    }
  }
}
 8004560:	bf00      	nop
 8004562:	bf00      	nop
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	2000036c 	.word	0x2000036c

08004570 <TIM4_IRQHandler>:

/* 定时器中断处理函数 */
void TIM4_IRQHandler(void) {
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
  __HAL_TIM_CLEAR_IT(&htim4, TIM_IT_UPDATE);
 8004574:	4b04      	ldr	r3, [pc, #16]	; (8004588 <TIM4_IRQHandler+0x18>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f06f 0201 	mvn.w	r2, #1
 800457c:	611a      	str	r2, [r3, #16]
  hal_TimerHandle();
 800457e:	f7ff ff79 	bl	8004474 <hal_TimerHandle>
 8004582:	bf00      	nop
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	20000258 	.word	0x20000258

0800458c <__errno>:
 800458c:	4b01      	ldr	r3, [pc, #4]	; (8004594 <__errno+0x8>)
 800458e:	6818      	ldr	r0, [r3, #0]
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	20000018 	.word	0x20000018

08004598 <__libc_init_array>:
 8004598:	b570      	push	{r4, r5, r6, lr}
 800459a:	4d0d      	ldr	r5, [pc, #52]	; (80045d0 <__libc_init_array+0x38>)
 800459c:	4c0d      	ldr	r4, [pc, #52]	; (80045d4 <__libc_init_array+0x3c>)
 800459e:	1b64      	subs	r4, r4, r5
 80045a0:	10a4      	asrs	r4, r4, #2
 80045a2:	2600      	movs	r6, #0
 80045a4:	42a6      	cmp	r6, r4
 80045a6:	d109      	bne.n	80045bc <__libc_init_array+0x24>
 80045a8:	4d0b      	ldr	r5, [pc, #44]	; (80045d8 <__libc_init_array+0x40>)
 80045aa:	4c0c      	ldr	r4, [pc, #48]	; (80045dc <__libc_init_array+0x44>)
 80045ac:	f004 fba0 	bl	8008cf0 <_init>
 80045b0:	1b64      	subs	r4, r4, r5
 80045b2:	10a4      	asrs	r4, r4, #2
 80045b4:	2600      	movs	r6, #0
 80045b6:	42a6      	cmp	r6, r4
 80045b8:	d105      	bne.n	80045c6 <__libc_init_array+0x2e>
 80045ba:	bd70      	pop	{r4, r5, r6, pc}
 80045bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80045c0:	4798      	blx	r3
 80045c2:	3601      	adds	r6, #1
 80045c4:	e7ee      	b.n	80045a4 <__libc_init_array+0xc>
 80045c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80045ca:	4798      	blx	r3
 80045cc:	3601      	adds	r6, #1
 80045ce:	e7f2      	b.n	80045b6 <__libc_init_array+0x1e>
 80045d0:	080091e4 	.word	0x080091e4
 80045d4:	080091e4 	.word	0x080091e4
 80045d8:	080091e4 	.word	0x080091e4
 80045dc:	080091e8 	.word	0x080091e8

080045e0 <memset>:
 80045e0:	4402      	add	r2, r0
 80045e2:	4603      	mov	r3, r0
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d100      	bne.n	80045ea <memset+0xa>
 80045e8:	4770      	bx	lr
 80045ea:	f803 1b01 	strb.w	r1, [r3], #1
 80045ee:	e7f9      	b.n	80045e4 <memset+0x4>

080045f0 <__cvt>:
 80045f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045f2:	ed2d 8b02 	vpush	{d8}
 80045f6:	eeb0 8b40 	vmov.f64	d8, d0
 80045fa:	b085      	sub	sp, #20
 80045fc:	4617      	mov	r7, r2
 80045fe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004600:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004602:	ee18 2a90 	vmov	r2, s17
 8004606:	f025 0520 	bic.w	r5, r5, #32
 800460a:	2a00      	cmp	r2, #0
 800460c:	bfb6      	itet	lt
 800460e:	222d      	movlt	r2, #45	; 0x2d
 8004610:	2200      	movge	r2, #0
 8004612:	eeb1 8b40 	vneglt.f64	d8, d0
 8004616:	2d46      	cmp	r5, #70	; 0x46
 8004618:	460c      	mov	r4, r1
 800461a:	701a      	strb	r2, [r3, #0]
 800461c:	d004      	beq.n	8004628 <__cvt+0x38>
 800461e:	2d45      	cmp	r5, #69	; 0x45
 8004620:	d100      	bne.n	8004624 <__cvt+0x34>
 8004622:	3401      	adds	r4, #1
 8004624:	2102      	movs	r1, #2
 8004626:	e000      	b.n	800462a <__cvt+0x3a>
 8004628:	2103      	movs	r1, #3
 800462a:	ab03      	add	r3, sp, #12
 800462c:	9301      	str	r3, [sp, #4]
 800462e:	ab02      	add	r3, sp, #8
 8004630:	9300      	str	r3, [sp, #0]
 8004632:	4622      	mov	r2, r4
 8004634:	4633      	mov	r3, r6
 8004636:	eeb0 0b48 	vmov.f64	d0, d8
 800463a:	f001 fd45 	bl	80060c8 <_dtoa_r>
 800463e:	2d47      	cmp	r5, #71	; 0x47
 8004640:	d101      	bne.n	8004646 <__cvt+0x56>
 8004642:	07fb      	lsls	r3, r7, #31
 8004644:	d51a      	bpl.n	800467c <__cvt+0x8c>
 8004646:	2d46      	cmp	r5, #70	; 0x46
 8004648:	eb00 0204 	add.w	r2, r0, r4
 800464c:	d10c      	bne.n	8004668 <__cvt+0x78>
 800464e:	7803      	ldrb	r3, [r0, #0]
 8004650:	2b30      	cmp	r3, #48	; 0x30
 8004652:	d107      	bne.n	8004664 <__cvt+0x74>
 8004654:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800465c:	bf1c      	itt	ne
 800465e:	f1c4 0401 	rsbne	r4, r4, #1
 8004662:	6034      	strne	r4, [r6, #0]
 8004664:	6833      	ldr	r3, [r6, #0]
 8004666:	441a      	add	r2, r3
 8004668:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800466c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004670:	bf08      	it	eq
 8004672:	9203      	streq	r2, [sp, #12]
 8004674:	2130      	movs	r1, #48	; 0x30
 8004676:	9b03      	ldr	r3, [sp, #12]
 8004678:	4293      	cmp	r3, r2
 800467a:	d307      	bcc.n	800468c <__cvt+0x9c>
 800467c:	9b03      	ldr	r3, [sp, #12]
 800467e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004680:	1a1b      	subs	r3, r3, r0
 8004682:	6013      	str	r3, [r2, #0]
 8004684:	b005      	add	sp, #20
 8004686:	ecbd 8b02 	vpop	{d8}
 800468a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800468c:	1c5c      	adds	r4, r3, #1
 800468e:	9403      	str	r4, [sp, #12]
 8004690:	7019      	strb	r1, [r3, #0]
 8004692:	e7f0      	b.n	8004676 <__cvt+0x86>

08004694 <__exponent>:
 8004694:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004696:	4603      	mov	r3, r0
 8004698:	2900      	cmp	r1, #0
 800469a:	bfb8      	it	lt
 800469c:	4249      	neglt	r1, r1
 800469e:	f803 2b02 	strb.w	r2, [r3], #2
 80046a2:	bfb4      	ite	lt
 80046a4:	222d      	movlt	r2, #45	; 0x2d
 80046a6:	222b      	movge	r2, #43	; 0x2b
 80046a8:	2909      	cmp	r1, #9
 80046aa:	7042      	strb	r2, [r0, #1]
 80046ac:	dd2a      	ble.n	8004704 <__exponent+0x70>
 80046ae:	f10d 0407 	add.w	r4, sp, #7
 80046b2:	46a4      	mov	ip, r4
 80046b4:	270a      	movs	r7, #10
 80046b6:	46a6      	mov	lr, r4
 80046b8:	460a      	mov	r2, r1
 80046ba:	fb91 f6f7 	sdiv	r6, r1, r7
 80046be:	fb07 1516 	mls	r5, r7, r6, r1
 80046c2:	3530      	adds	r5, #48	; 0x30
 80046c4:	2a63      	cmp	r2, #99	; 0x63
 80046c6:	f104 34ff 	add.w	r4, r4, #4294967295
 80046ca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80046ce:	4631      	mov	r1, r6
 80046d0:	dcf1      	bgt.n	80046b6 <__exponent+0x22>
 80046d2:	3130      	adds	r1, #48	; 0x30
 80046d4:	f1ae 0502 	sub.w	r5, lr, #2
 80046d8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80046dc:	1c44      	adds	r4, r0, #1
 80046de:	4629      	mov	r1, r5
 80046e0:	4561      	cmp	r1, ip
 80046e2:	d30a      	bcc.n	80046fa <__exponent+0x66>
 80046e4:	f10d 0209 	add.w	r2, sp, #9
 80046e8:	eba2 020e 	sub.w	r2, r2, lr
 80046ec:	4565      	cmp	r5, ip
 80046ee:	bf88      	it	hi
 80046f0:	2200      	movhi	r2, #0
 80046f2:	4413      	add	r3, r2
 80046f4:	1a18      	subs	r0, r3, r0
 80046f6:	b003      	add	sp, #12
 80046f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046fe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004702:	e7ed      	b.n	80046e0 <__exponent+0x4c>
 8004704:	2330      	movs	r3, #48	; 0x30
 8004706:	3130      	adds	r1, #48	; 0x30
 8004708:	7083      	strb	r3, [r0, #2]
 800470a:	70c1      	strb	r1, [r0, #3]
 800470c:	1d03      	adds	r3, r0, #4
 800470e:	e7f1      	b.n	80046f4 <__exponent+0x60>

08004710 <_printf_float>:
 8004710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004714:	b08b      	sub	sp, #44	; 0x2c
 8004716:	460c      	mov	r4, r1
 8004718:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800471c:	4616      	mov	r6, r2
 800471e:	461f      	mov	r7, r3
 8004720:	4605      	mov	r5, r0
 8004722:	f002 fea3 	bl	800746c <_localeconv_r>
 8004726:	f8d0 b000 	ldr.w	fp, [r0]
 800472a:	4658      	mov	r0, fp
 800472c:	f7fb fd88 	bl	8000240 <strlen>
 8004730:	2300      	movs	r3, #0
 8004732:	9308      	str	r3, [sp, #32]
 8004734:	f8d8 3000 	ldr.w	r3, [r8]
 8004738:	f894 9018 	ldrb.w	r9, [r4, #24]
 800473c:	6822      	ldr	r2, [r4, #0]
 800473e:	3307      	adds	r3, #7
 8004740:	f023 0307 	bic.w	r3, r3, #7
 8004744:	f103 0108 	add.w	r1, r3, #8
 8004748:	f8c8 1000 	str.w	r1, [r8]
 800474c:	4682      	mov	sl, r0
 800474e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004752:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8004756:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80049b8 <_printf_float+0x2a8>
 800475a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800475e:	eeb0 6bc0 	vabs.f64	d6, d0
 8004762:	eeb4 6b47 	vcmp.f64	d6, d7
 8004766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800476a:	dd24      	ble.n	80047b6 <_printf_float+0xa6>
 800476c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004774:	d502      	bpl.n	800477c <_printf_float+0x6c>
 8004776:	232d      	movs	r3, #45	; 0x2d
 8004778:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800477c:	4b90      	ldr	r3, [pc, #576]	; (80049c0 <_printf_float+0x2b0>)
 800477e:	4891      	ldr	r0, [pc, #580]	; (80049c4 <_printf_float+0x2b4>)
 8004780:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004784:	bf94      	ite	ls
 8004786:	4698      	movls	r8, r3
 8004788:	4680      	movhi	r8, r0
 800478a:	2303      	movs	r3, #3
 800478c:	6123      	str	r3, [r4, #16]
 800478e:	f022 0204 	bic.w	r2, r2, #4
 8004792:	2300      	movs	r3, #0
 8004794:	6022      	str	r2, [r4, #0]
 8004796:	9304      	str	r3, [sp, #16]
 8004798:	9700      	str	r7, [sp, #0]
 800479a:	4633      	mov	r3, r6
 800479c:	aa09      	add	r2, sp, #36	; 0x24
 800479e:	4621      	mov	r1, r4
 80047a0:	4628      	mov	r0, r5
 80047a2:	f000 f9d3 	bl	8004b4c <_printf_common>
 80047a6:	3001      	adds	r0, #1
 80047a8:	f040 808a 	bne.w	80048c0 <_printf_float+0x1b0>
 80047ac:	f04f 30ff 	mov.w	r0, #4294967295
 80047b0:	b00b      	add	sp, #44	; 0x2c
 80047b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047b6:	eeb4 0b40 	vcmp.f64	d0, d0
 80047ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047be:	d709      	bvc.n	80047d4 <_printf_float+0xc4>
 80047c0:	ee10 3a90 	vmov	r3, s1
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	bfbc      	itt	lt
 80047c8:	232d      	movlt	r3, #45	; 0x2d
 80047ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80047ce:	487e      	ldr	r0, [pc, #504]	; (80049c8 <_printf_float+0x2b8>)
 80047d0:	4b7e      	ldr	r3, [pc, #504]	; (80049cc <_printf_float+0x2bc>)
 80047d2:	e7d5      	b.n	8004780 <_printf_float+0x70>
 80047d4:	6863      	ldr	r3, [r4, #4]
 80047d6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80047da:	9104      	str	r1, [sp, #16]
 80047dc:	1c59      	adds	r1, r3, #1
 80047de:	d13c      	bne.n	800485a <_printf_float+0x14a>
 80047e0:	2306      	movs	r3, #6
 80047e2:	6063      	str	r3, [r4, #4]
 80047e4:	2300      	movs	r3, #0
 80047e6:	9303      	str	r3, [sp, #12]
 80047e8:	ab08      	add	r3, sp, #32
 80047ea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80047ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80047f2:	ab07      	add	r3, sp, #28
 80047f4:	6861      	ldr	r1, [r4, #4]
 80047f6:	9300      	str	r3, [sp, #0]
 80047f8:	6022      	str	r2, [r4, #0]
 80047fa:	f10d 031b 	add.w	r3, sp, #27
 80047fe:	4628      	mov	r0, r5
 8004800:	f7ff fef6 	bl	80045f0 <__cvt>
 8004804:	9b04      	ldr	r3, [sp, #16]
 8004806:	9907      	ldr	r1, [sp, #28]
 8004808:	2b47      	cmp	r3, #71	; 0x47
 800480a:	4680      	mov	r8, r0
 800480c:	d108      	bne.n	8004820 <_printf_float+0x110>
 800480e:	1cc8      	adds	r0, r1, #3
 8004810:	db02      	blt.n	8004818 <_printf_float+0x108>
 8004812:	6863      	ldr	r3, [r4, #4]
 8004814:	4299      	cmp	r1, r3
 8004816:	dd41      	ble.n	800489c <_printf_float+0x18c>
 8004818:	f1a9 0902 	sub.w	r9, r9, #2
 800481c:	fa5f f989 	uxtb.w	r9, r9
 8004820:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004824:	d820      	bhi.n	8004868 <_printf_float+0x158>
 8004826:	3901      	subs	r1, #1
 8004828:	464a      	mov	r2, r9
 800482a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800482e:	9107      	str	r1, [sp, #28]
 8004830:	f7ff ff30 	bl	8004694 <__exponent>
 8004834:	9a08      	ldr	r2, [sp, #32]
 8004836:	9004      	str	r0, [sp, #16]
 8004838:	1813      	adds	r3, r2, r0
 800483a:	2a01      	cmp	r2, #1
 800483c:	6123      	str	r3, [r4, #16]
 800483e:	dc02      	bgt.n	8004846 <_printf_float+0x136>
 8004840:	6822      	ldr	r2, [r4, #0]
 8004842:	07d2      	lsls	r2, r2, #31
 8004844:	d501      	bpl.n	800484a <_printf_float+0x13a>
 8004846:	3301      	adds	r3, #1
 8004848:	6123      	str	r3, [r4, #16]
 800484a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d0a2      	beq.n	8004798 <_printf_float+0x88>
 8004852:	232d      	movs	r3, #45	; 0x2d
 8004854:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004858:	e79e      	b.n	8004798 <_printf_float+0x88>
 800485a:	9904      	ldr	r1, [sp, #16]
 800485c:	2947      	cmp	r1, #71	; 0x47
 800485e:	d1c1      	bne.n	80047e4 <_printf_float+0xd4>
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1bf      	bne.n	80047e4 <_printf_float+0xd4>
 8004864:	2301      	movs	r3, #1
 8004866:	e7bc      	b.n	80047e2 <_printf_float+0xd2>
 8004868:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800486c:	d118      	bne.n	80048a0 <_printf_float+0x190>
 800486e:	2900      	cmp	r1, #0
 8004870:	6863      	ldr	r3, [r4, #4]
 8004872:	dd0b      	ble.n	800488c <_printf_float+0x17c>
 8004874:	6121      	str	r1, [r4, #16]
 8004876:	b913      	cbnz	r3, 800487e <_printf_float+0x16e>
 8004878:	6822      	ldr	r2, [r4, #0]
 800487a:	07d0      	lsls	r0, r2, #31
 800487c:	d502      	bpl.n	8004884 <_printf_float+0x174>
 800487e:	3301      	adds	r3, #1
 8004880:	440b      	add	r3, r1
 8004882:	6123      	str	r3, [r4, #16]
 8004884:	2300      	movs	r3, #0
 8004886:	65a1      	str	r1, [r4, #88]	; 0x58
 8004888:	9304      	str	r3, [sp, #16]
 800488a:	e7de      	b.n	800484a <_printf_float+0x13a>
 800488c:	b913      	cbnz	r3, 8004894 <_printf_float+0x184>
 800488e:	6822      	ldr	r2, [r4, #0]
 8004890:	07d2      	lsls	r2, r2, #31
 8004892:	d501      	bpl.n	8004898 <_printf_float+0x188>
 8004894:	3302      	adds	r3, #2
 8004896:	e7f4      	b.n	8004882 <_printf_float+0x172>
 8004898:	2301      	movs	r3, #1
 800489a:	e7f2      	b.n	8004882 <_printf_float+0x172>
 800489c:	f04f 0967 	mov.w	r9, #103	; 0x67
 80048a0:	9b08      	ldr	r3, [sp, #32]
 80048a2:	4299      	cmp	r1, r3
 80048a4:	db05      	blt.n	80048b2 <_printf_float+0x1a2>
 80048a6:	6823      	ldr	r3, [r4, #0]
 80048a8:	6121      	str	r1, [r4, #16]
 80048aa:	07d8      	lsls	r0, r3, #31
 80048ac:	d5ea      	bpl.n	8004884 <_printf_float+0x174>
 80048ae:	1c4b      	adds	r3, r1, #1
 80048b0:	e7e7      	b.n	8004882 <_printf_float+0x172>
 80048b2:	2900      	cmp	r1, #0
 80048b4:	bfd4      	ite	le
 80048b6:	f1c1 0202 	rsble	r2, r1, #2
 80048ba:	2201      	movgt	r2, #1
 80048bc:	4413      	add	r3, r2
 80048be:	e7e0      	b.n	8004882 <_printf_float+0x172>
 80048c0:	6823      	ldr	r3, [r4, #0]
 80048c2:	055a      	lsls	r2, r3, #21
 80048c4:	d407      	bmi.n	80048d6 <_printf_float+0x1c6>
 80048c6:	6923      	ldr	r3, [r4, #16]
 80048c8:	4642      	mov	r2, r8
 80048ca:	4631      	mov	r1, r6
 80048cc:	4628      	mov	r0, r5
 80048ce:	47b8      	blx	r7
 80048d0:	3001      	adds	r0, #1
 80048d2:	d12a      	bne.n	800492a <_printf_float+0x21a>
 80048d4:	e76a      	b.n	80047ac <_printf_float+0x9c>
 80048d6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80048da:	f240 80e2 	bls.w	8004aa2 <_printf_float+0x392>
 80048de:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80048e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80048e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ea:	d133      	bne.n	8004954 <_printf_float+0x244>
 80048ec:	4a38      	ldr	r2, [pc, #224]	; (80049d0 <_printf_float+0x2c0>)
 80048ee:	2301      	movs	r3, #1
 80048f0:	4631      	mov	r1, r6
 80048f2:	4628      	mov	r0, r5
 80048f4:	47b8      	blx	r7
 80048f6:	3001      	adds	r0, #1
 80048f8:	f43f af58 	beq.w	80047ac <_printf_float+0x9c>
 80048fc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004900:	429a      	cmp	r2, r3
 8004902:	db02      	blt.n	800490a <_printf_float+0x1fa>
 8004904:	6823      	ldr	r3, [r4, #0]
 8004906:	07d8      	lsls	r0, r3, #31
 8004908:	d50f      	bpl.n	800492a <_printf_float+0x21a>
 800490a:	4653      	mov	r3, sl
 800490c:	465a      	mov	r2, fp
 800490e:	4631      	mov	r1, r6
 8004910:	4628      	mov	r0, r5
 8004912:	47b8      	blx	r7
 8004914:	3001      	adds	r0, #1
 8004916:	f43f af49 	beq.w	80047ac <_printf_float+0x9c>
 800491a:	f04f 0800 	mov.w	r8, #0
 800491e:	f104 091a 	add.w	r9, r4, #26
 8004922:	9b08      	ldr	r3, [sp, #32]
 8004924:	3b01      	subs	r3, #1
 8004926:	4543      	cmp	r3, r8
 8004928:	dc09      	bgt.n	800493e <_printf_float+0x22e>
 800492a:	6823      	ldr	r3, [r4, #0]
 800492c:	079b      	lsls	r3, r3, #30
 800492e:	f100 8108 	bmi.w	8004b42 <_printf_float+0x432>
 8004932:	68e0      	ldr	r0, [r4, #12]
 8004934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004936:	4298      	cmp	r0, r3
 8004938:	bfb8      	it	lt
 800493a:	4618      	movlt	r0, r3
 800493c:	e738      	b.n	80047b0 <_printf_float+0xa0>
 800493e:	2301      	movs	r3, #1
 8004940:	464a      	mov	r2, r9
 8004942:	4631      	mov	r1, r6
 8004944:	4628      	mov	r0, r5
 8004946:	47b8      	blx	r7
 8004948:	3001      	adds	r0, #1
 800494a:	f43f af2f 	beq.w	80047ac <_printf_float+0x9c>
 800494e:	f108 0801 	add.w	r8, r8, #1
 8004952:	e7e6      	b.n	8004922 <_printf_float+0x212>
 8004954:	9b07      	ldr	r3, [sp, #28]
 8004956:	2b00      	cmp	r3, #0
 8004958:	dc3c      	bgt.n	80049d4 <_printf_float+0x2c4>
 800495a:	4a1d      	ldr	r2, [pc, #116]	; (80049d0 <_printf_float+0x2c0>)
 800495c:	2301      	movs	r3, #1
 800495e:	4631      	mov	r1, r6
 8004960:	4628      	mov	r0, r5
 8004962:	47b8      	blx	r7
 8004964:	3001      	adds	r0, #1
 8004966:	f43f af21 	beq.w	80047ac <_printf_float+0x9c>
 800496a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800496e:	4313      	orrs	r3, r2
 8004970:	d102      	bne.n	8004978 <_printf_float+0x268>
 8004972:	6823      	ldr	r3, [r4, #0]
 8004974:	07d9      	lsls	r1, r3, #31
 8004976:	d5d8      	bpl.n	800492a <_printf_float+0x21a>
 8004978:	4653      	mov	r3, sl
 800497a:	465a      	mov	r2, fp
 800497c:	4631      	mov	r1, r6
 800497e:	4628      	mov	r0, r5
 8004980:	47b8      	blx	r7
 8004982:	3001      	adds	r0, #1
 8004984:	f43f af12 	beq.w	80047ac <_printf_float+0x9c>
 8004988:	f04f 0900 	mov.w	r9, #0
 800498c:	f104 0a1a 	add.w	sl, r4, #26
 8004990:	9b07      	ldr	r3, [sp, #28]
 8004992:	425b      	negs	r3, r3
 8004994:	454b      	cmp	r3, r9
 8004996:	dc01      	bgt.n	800499c <_printf_float+0x28c>
 8004998:	9b08      	ldr	r3, [sp, #32]
 800499a:	e795      	b.n	80048c8 <_printf_float+0x1b8>
 800499c:	2301      	movs	r3, #1
 800499e:	4652      	mov	r2, sl
 80049a0:	4631      	mov	r1, r6
 80049a2:	4628      	mov	r0, r5
 80049a4:	47b8      	blx	r7
 80049a6:	3001      	adds	r0, #1
 80049a8:	f43f af00 	beq.w	80047ac <_printf_float+0x9c>
 80049ac:	f109 0901 	add.w	r9, r9, #1
 80049b0:	e7ee      	b.n	8004990 <_printf_float+0x280>
 80049b2:	bf00      	nop
 80049b4:	f3af 8000 	nop.w
 80049b8:	ffffffff 	.word	0xffffffff
 80049bc:	7fefffff 	.word	0x7fefffff
 80049c0:	08008d34 	.word	0x08008d34
 80049c4:	08008d38 	.word	0x08008d38
 80049c8:	08008d40 	.word	0x08008d40
 80049cc:	08008d3c 	.word	0x08008d3c
 80049d0:	08008d44 	.word	0x08008d44
 80049d4:	9a08      	ldr	r2, [sp, #32]
 80049d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049d8:	429a      	cmp	r2, r3
 80049da:	bfa8      	it	ge
 80049dc:	461a      	movge	r2, r3
 80049de:	2a00      	cmp	r2, #0
 80049e0:	4691      	mov	r9, r2
 80049e2:	dc38      	bgt.n	8004a56 <_printf_float+0x346>
 80049e4:	2300      	movs	r3, #0
 80049e6:	9305      	str	r3, [sp, #20]
 80049e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049ec:	f104 021a 	add.w	r2, r4, #26
 80049f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049f2:	9905      	ldr	r1, [sp, #20]
 80049f4:	9304      	str	r3, [sp, #16]
 80049f6:	eba3 0309 	sub.w	r3, r3, r9
 80049fa:	428b      	cmp	r3, r1
 80049fc:	dc33      	bgt.n	8004a66 <_printf_float+0x356>
 80049fe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	db3c      	blt.n	8004a80 <_printf_float+0x370>
 8004a06:	6823      	ldr	r3, [r4, #0]
 8004a08:	07da      	lsls	r2, r3, #31
 8004a0a:	d439      	bmi.n	8004a80 <_printf_float+0x370>
 8004a0c:	9b08      	ldr	r3, [sp, #32]
 8004a0e:	9a04      	ldr	r2, [sp, #16]
 8004a10:	9907      	ldr	r1, [sp, #28]
 8004a12:	1a9a      	subs	r2, r3, r2
 8004a14:	eba3 0901 	sub.w	r9, r3, r1
 8004a18:	4591      	cmp	r9, r2
 8004a1a:	bfa8      	it	ge
 8004a1c:	4691      	movge	r9, r2
 8004a1e:	f1b9 0f00 	cmp.w	r9, #0
 8004a22:	dc35      	bgt.n	8004a90 <_printf_float+0x380>
 8004a24:	f04f 0800 	mov.w	r8, #0
 8004a28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a2c:	f104 0a1a 	add.w	sl, r4, #26
 8004a30:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004a34:	1a9b      	subs	r3, r3, r2
 8004a36:	eba3 0309 	sub.w	r3, r3, r9
 8004a3a:	4543      	cmp	r3, r8
 8004a3c:	f77f af75 	ble.w	800492a <_printf_float+0x21a>
 8004a40:	2301      	movs	r3, #1
 8004a42:	4652      	mov	r2, sl
 8004a44:	4631      	mov	r1, r6
 8004a46:	4628      	mov	r0, r5
 8004a48:	47b8      	blx	r7
 8004a4a:	3001      	adds	r0, #1
 8004a4c:	f43f aeae 	beq.w	80047ac <_printf_float+0x9c>
 8004a50:	f108 0801 	add.w	r8, r8, #1
 8004a54:	e7ec      	b.n	8004a30 <_printf_float+0x320>
 8004a56:	4613      	mov	r3, r2
 8004a58:	4631      	mov	r1, r6
 8004a5a:	4642      	mov	r2, r8
 8004a5c:	4628      	mov	r0, r5
 8004a5e:	47b8      	blx	r7
 8004a60:	3001      	adds	r0, #1
 8004a62:	d1bf      	bne.n	80049e4 <_printf_float+0x2d4>
 8004a64:	e6a2      	b.n	80047ac <_printf_float+0x9c>
 8004a66:	2301      	movs	r3, #1
 8004a68:	4631      	mov	r1, r6
 8004a6a:	4628      	mov	r0, r5
 8004a6c:	9204      	str	r2, [sp, #16]
 8004a6e:	47b8      	blx	r7
 8004a70:	3001      	adds	r0, #1
 8004a72:	f43f ae9b 	beq.w	80047ac <_printf_float+0x9c>
 8004a76:	9b05      	ldr	r3, [sp, #20]
 8004a78:	9a04      	ldr	r2, [sp, #16]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	9305      	str	r3, [sp, #20]
 8004a7e:	e7b7      	b.n	80049f0 <_printf_float+0x2e0>
 8004a80:	4653      	mov	r3, sl
 8004a82:	465a      	mov	r2, fp
 8004a84:	4631      	mov	r1, r6
 8004a86:	4628      	mov	r0, r5
 8004a88:	47b8      	blx	r7
 8004a8a:	3001      	adds	r0, #1
 8004a8c:	d1be      	bne.n	8004a0c <_printf_float+0x2fc>
 8004a8e:	e68d      	b.n	80047ac <_printf_float+0x9c>
 8004a90:	9a04      	ldr	r2, [sp, #16]
 8004a92:	464b      	mov	r3, r9
 8004a94:	4442      	add	r2, r8
 8004a96:	4631      	mov	r1, r6
 8004a98:	4628      	mov	r0, r5
 8004a9a:	47b8      	blx	r7
 8004a9c:	3001      	adds	r0, #1
 8004a9e:	d1c1      	bne.n	8004a24 <_printf_float+0x314>
 8004aa0:	e684      	b.n	80047ac <_printf_float+0x9c>
 8004aa2:	9a08      	ldr	r2, [sp, #32]
 8004aa4:	2a01      	cmp	r2, #1
 8004aa6:	dc01      	bgt.n	8004aac <_printf_float+0x39c>
 8004aa8:	07db      	lsls	r3, r3, #31
 8004aaa:	d537      	bpl.n	8004b1c <_printf_float+0x40c>
 8004aac:	2301      	movs	r3, #1
 8004aae:	4642      	mov	r2, r8
 8004ab0:	4631      	mov	r1, r6
 8004ab2:	4628      	mov	r0, r5
 8004ab4:	47b8      	blx	r7
 8004ab6:	3001      	adds	r0, #1
 8004ab8:	f43f ae78 	beq.w	80047ac <_printf_float+0x9c>
 8004abc:	4653      	mov	r3, sl
 8004abe:	465a      	mov	r2, fp
 8004ac0:	4631      	mov	r1, r6
 8004ac2:	4628      	mov	r0, r5
 8004ac4:	47b8      	blx	r7
 8004ac6:	3001      	adds	r0, #1
 8004ac8:	f43f ae70 	beq.w	80047ac <_printf_float+0x9c>
 8004acc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004ad0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ad8:	d01b      	beq.n	8004b12 <_printf_float+0x402>
 8004ada:	9b08      	ldr	r3, [sp, #32]
 8004adc:	f108 0201 	add.w	r2, r8, #1
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	4631      	mov	r1, r6
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	47b8      	blx	r7
 8004ae8:	3001      	adds	r0, #1
 8004aea:	d10e      	bne.n	8004b0a <_printf_float+0x3fa>
 8004aec:	e65e      	b.n	80047ac <_printf_float+0x9c>
 8004aee:	2301      	movs	r3, #1
 8004af0:	464a      	mov	r2, r9
 8004af2:	4631      	mov	r1, r6
 8004af4:	4628      	mov	r0, r5
 8004af6:	47b8      	blx	r7
 8004af8:	3001      	adds	r0, #1
 8004afa:	f43f ae57 	beq.w	80047ac <_printf_float+0x9c>
 8004afe:	f108 0801 	add.w	r8, r8, #1
 8004b02:	9b08      	ldr	r3, [sp, #32]
 8004b04:	3b01      	subs	r3, #1
 8004b06:	4543      	cmp	r3, r8
 8004b08:	dcf1      	bgt.n	8004aee <_printf_float+0x3de>
 8004b0a:	9b04      	ldr	r3, [sp, #16]
 8004b0c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004b10:	e6db      	b.n	80048ca <_printf_float+0x1ba>
 8004b12:	f04f 0800 	mov.w	r8, #0
 8004b16:	f104 091a 	add.w	r9, r4, #26
 8004b1a:	e7f2      	b.n	8004b02 <_printf_float+0x3f2>
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	4642      	mov	r2, r8
 8004b20:	e7df      	b.n	8004ae2 <_printf_float+0x3d2>
 8004b22:	2301      	movs	r3, #1
 8004b24:	464a      	mov	r2, r9
 8004b26:	4631      	mov	r1, r6
 8004b28:	4628      	mov	r0, r5
 8004b2a:	47b8      	blx	r7
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	f43f ae3d 	beq.w	80047ac <_printf_float+0x9c>
 8004b32:	f108 0801 	add.w	r8, r8, #1
 8004b36:	68e3      	ldr	r3, [r4, #12]
 8004b38:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004b3a:	1a5b      	subs	r3, r3, r1
 8004b3c:	4543      	cmp	r3, r8
 8004b3e:	dcf0      	bgt.n	8004b22 <_printf_float+0x412>
 8004b40:	e6f7      	b.n	8004932 <_printf_float+0x222>
 8004b42:	f04f 0800 	mov.w	r8, #0
 8004b46:	f104 0919 	add.w	r9, r4, #25
 8004b4a:	e7f4      	b.n	8004b36 <_printf_float+0x426>

08004b4c <_printf_common>:
 8004b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b50:	4616      	mov	r6, r2
 8004b52:	4699      	mov	r9, r3
 8004b54:	688a      	ldr	r2, [r1, #8]
 8004b56:	690b      	ldr	r3, [r1, #16]
 8004b58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	bfb8      	it	lt
 8004b60:	4613      	movlt	r3, r2
 8004b62:	6033      	str	r3, [r6, #0]
 8004b64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b68:	4607      	mov	r7, r0
 8004b6a:	460c      	mov	r4, r1
 8004b6c:	b10a      	cbz	r2, 8004b72 <_printf_common+0x26>
 8004b6e:	3301      	adds	r3, #1
 8004b70:	6033      	str	r3, [r6, #0]
 8004b72:	6823      	ldr	r3, [r4, #0]
 8004b74:	0699      	lsls	r1, r3, #26
 8004b76:	bf42      	ittt	mi
 8004b78:	6833      	ldrmi	r3, [r6, #0]
 8004b7a:	3302      	addmi	r3, #2
 8004b7c:	6033      	strmi	r3, [r6, #0]
 8004b7e:	6825      	ldr	r5, [r4, #0]
 8004b80:	f015 0506 	ands.w	r5, r5, #6
 8004b84:	d106      	bne.n	8004b94 <_printf_common+0x48>
 8004b86:	f104 0a19 	add.w	sl, r4, #25
 8004b8a:	68e3      	ldr	r3, [r4, #12]
 8004b8c:	6832      	ldr	r2, [r6, #0]
 8004b8e:	1a9b      	subs	r3, r3, r2
 8004b90:	42ab      	cmp	r3, r5
 8004b92:	dc26      	bgt.n	8004be2 <_printf_common+0x96>
 8004b94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b98:	1e13      	subs	r3, r2, #0
 8004b9a:	6822      	ldr	r2, [r4, #0]
 8004b9c:	bf18      	it	ne
 8004b9e:	2301      	movne	r3, #1
 8004ba0:	0692      	lsls	r2, r2, #26
 8004ba2:	d42b      	bmi.n	8004bfc <_printf_common+0xb0>
 8004ba4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ba8:	4649      	mov	r1, r9
 8004baa:	4638      	mov	r0, r7
 8004bac:	47c0      	blx	r8
 8004bae:	3001      	adds	r0, #1
 8004bb0:	d01e      	beq.n	8004bf0 <_printf_common+0xa4>
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	68e5      	ldr	r5, [r4, #12]
 8004bb6:	6832      	ldr	r2, [r6, #0]
 8004bb8:	f003 0306 	and.w	r3, r3, #6
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	bf08      	it	eq
 8004bc0:	1aad      	subeq	r5, r5, r2
 8004bc2:	68a3      	ldr	r3, [r4, #8]
 8004bc4:	6922      	ldr	r2, [r4, #16]
 8004bc6:	bf0c      	ite	eq
 8004bc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bcc:	2500      	movne	r5, #0
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	bfc4      	itt	gt
 8004bd2:	1a9b      	subgt	r3, r3, r2
 8004bd4:	18ed      	addgt	r5, r5, r3
 8004bd6:	2600      	movs	r6, #0
 8004bd8:	341a      	adds	r4, #26
 8004bda:	42b5      	cmp	r5, r6
 8004bdc:	d11a      	bne.n	8004c14 <_printf_common+0xc8>
 8004bde:	2000      	movs	r0, #0
 8004be0:	e008      	b.n	8004bf4 <_printf_common+0xa8>
 8004be2:	2301      	movs	r3, #1
 8004be4:	4652      	mov	r2, sl
 8004be6:	4649      	mov	r1, r9
 8004be8:	4638      	mov	r0, r7
 8004bea:	47c0      	blx	r8
 8004bec:	3001      	adds	r0, #1
 8004bee:	d103      	bne.n	8004bf8 <_printf_common+0xac>
 8004bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bf8:	3501      	adds	r5, #1
 8004bfa:	e7c6      	b.n	8004b8a <_printf_common+0x3e>
 8004bfc:	18e1      	adds	r1, r4, r3
 8004bfe:	1c5a      	adds	r2, r3, #1
 8004c00:	2030      	movs	r0, #48	; 0x30
 8004c02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c06:	4422      	add	r2, r4
 8004c08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c10:	3302      	adds	r3, #2
 8004c12:	e7c7      	b.n	8004ba4 <_printf_common+0x58>
 8004c14:	2301      	movs	r3, #1
 8004c16:	4622      	mov	r2, r4
 8004c18:	4649      	mov	r1, r9
 8004c1a:	4638      	mov	r0, r7
 8004c1c:	47c0      	blx	r8
 8004c1e:	3001      	adds	r0, #1
 8004c20:	d0e6      	beq.n	8004bf0 <_printf_common+0xa4>
 8004c22:	3601      	adds	r6, #1
 8004c24:	e7d9      	b.n	8004bda <_printf_common+0x8e>
	...

08004c28 <_printf_i>:
 8004c28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c2c:	7e0f      	ldrb	r7, [r1, #24]
 8004c2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c30:	2f78      	cmp	r7, #120	; 0x78
 8004c32:	4691      	mov	r9, r2
 8004c34:	4680      	mov	r8, r0
 8004c36:	460c      	mov	r4, r1
 8004c38:	469a      	mov	sl, r3
 8004c3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c3e:	d807      	bhi.n	8004c50 <_printf_i+0x28>
 8004c40:	2f62      	cmp	r7, #98	; 0x62
 8004c42:	d80a      	bhi.n	8004c5a <_printf_i+0x32>
 8004c44:	2f00      	cmp	r7, #0
 8004c46:	f000 80d8 	beq.w	8004dfa <_printf_i+0x1d2>
 8004c4a:	2f58      	cmp	r7, #88	; 0x58
 8004c4c:	f000 80a3 	beq.w	8004d96 <_printf_i+0x16e>
 8004c50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c58:	e03a      	b.n	8004cd0 <_printf_i+0xa8>
 8004c5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c5e:	2b15      	cmp	r3, #21
 8004c60:	d8f6      	bhi.n	8004c50 <_printf_i+0x28>
 8004c62:	a101      	add	r1, pc, #4	; (adr r1, 8004c68 <_printf_i+0x40>)
 8004c64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c68:	08004cc1 	.word	0x08004cc1
 8004c6c:	08004cd5 	.word	0x08004cd5
 8004c70:	08004c51 	.word	0x08004c51
 8004c74:	08004c51 	.word	0x08004c51
 8004c78:	08004c51 	.word	0x08004c51
 8004c7c:	08004c51 	.word	0x08004c51
 8004c80:	08004cd5 	.word	0x08004cd5
 8004c84:	08004c51 	.word	0x08004c51
 8004c88:	08004c51 	.word	0x08004c51
 8004c8c:	08004c51 	.word	0x08004c51
 8004c90:	08004c51 	.word	0x08004c51
 8004c94:	08004de1 	.word	0x08004de1
 8004c98:	08004d05 	.word	0x08004d05
 8004c9c:	08004dc3 	.word	0x08004dc3
 8004ca0:	08004c51 	.word	0x08004c51
 8004ca4:	08004c51 	.word	0x08004c51
 8004ca8:	08004e03 	.word	0x08004e03
 8004cac:	08004c51 	.word	0x08004c51
 8004cb0:	08004d05 	.word	0x08004d05
 8004cb4:	08004c51 	.word	0x08004c51
 8004cb8:	08004c51 	.word	0x08004c51
 8004cbc:	08004dcb 	.word	0x08004dcb
 8004cc0:	682b      	ldr	r3, [r5, #0]
 8004cc2:	1d1a      	adds	r2, r3, #4
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	602a      	str	r2, [r5, #0]
 8004cc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ccc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e0a3      	b.n	8004e1c <_printf_i+0x1f4>
 8004cd4:	6820      	ldr	r0, [r4, #0]
 8004cd6:	6829      	ldr	r1, [r5, #0]
 8004cd8:	0606      	lsls	r6, r0, #24
 8004cda:	f101 0304 	add.w	r3, r1, #4
 8004cde:	d50a      	bpl.n	8004cf6 <_printf_i+0xce>
 8004ce0:	680e      	ldr	r6, [r1, #0]
 8004ce2:	602b      	str	r3, [r5, #0]
 8004ce4:	2e00      	cmp	r6, #0
 8004ce6:	da03      	bge.n	8004cf0 <_printf_i+0xc8>
 8004ce8:	232d      	movs	r3, #45	; 0x2d
 8004cea:	4276      	negs	r6, r6
 8004cec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cf0:	485e      	ldr	r0, [pc, #376]	; (8004e6c <_printf_i+0x244>)
 8004cf2:	230a      	movs	r3, #10
 8004cf4:	e019      	b.n	8004d2a <_printf_i+0x102>
 8004cf6:	680e      	ldr	r6, [r1, #0]
 8004cf8:	602b      	str	r3, [r5, #0]
 8004cfa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004cfe:	bf18      	it	ne
 8004d00:	b236      	sxthne	r6, r6
 8004d02:	e7ef      	b.n	8004ce4 <_printf_i+0xbc>
 8004d04:	682b      	ldr	r3, [r5, #0]
 8004d06:	6820      	ldr	r0, [r4, #0]
 8004d08:	1d19      	adds	r1, r3, #4
 8004d0a:	6029      	str	r1, [r5, #0]
 8004d0c:	0601      	lsls	r1, r0, #24
 8004d0e:	d501      	bpl.n	8004d14 <_printf_i+0xec>
 8004d10:	681e      	ldr	r6, [r3, #0]
 8004d12:	e002      	b.n	8004d1a <_printf_i+0xf2>
 8004d14:	0646      	lsls	r6, r0, #25
 8004d16:	d5fb      	bpl.n	8004d10 <_printf_i+0xe8>
 8004d18:	881e      	ldrh	r6, [r3, #0]
 8004d1a:	4854      	ldr	r0, [pc, #336]	; (8004e6c <_printf_i+0x244>)
 8004d1c:	2f6f      	cmp	r7, #111	; 0x6f
 8004d1e:	bf0c      	ite	eq
 8004d20:	2308      	moveq	r3, #8
 8004d22:	230a      	movne	r3, #10
 8004d24:	2100      	movs	r1, #0
 8004d26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d2a:	6865      	ldr	r5, [r4, #4]
 8004d2c:	60a5      	str	r5, [r4, #8]
 8004d2e:	2d00      	cmp	r5, #0
 8004d30:	bfa2      	ittt	ge
 8004d32:	6821      	ldrge	r1, [r4, #0]
 8004d34:	f021 0104 	bicge.w	r1, r1, #4
 8004d38:	6021      	strge	r1, [r4, #0]
 8004d3a:	b90e      	cbnz	r6, 8004d40 <_printf_i+0x118>
 8004d3c:	2d00      	cmp	r5, #0
 8004d3e:	d04d      	beq.n	8004ddc <_printf_i+0x1b4>
 8004d40:	4615      	mov	r5, r2
 8004d42:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d46:	fb03 6711 	mls	r7, r3, r1, r6
 8004d4a:	5dc7      	ldrb	r7, [r0, r7]
 8004d4c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d50:	4637      	mov	r7, r6
 8004d52:	42bb      	cmp	r3, r7
 8004d54:	460e      	mov	r6, r1
 8004d56:	d9f4      	bls.n	8004d42 <_printf_i+0x11a>
 8004d58:	2b08      	cmp	r3, #8
 8004d5a:	d10b      	bne.n	8004d74 <_printf_i+0x14c>
 8004d5c:	6823      	ldr	r3, [r4, #0]
 8004d5e:	07de      	lsls	r6, r3, #31
 8004d60:	d508      	bpl.n	8004d74 <_printf_i+0x14c>
 8004d62:	6923      	ldr	r3, [r4, #16]
 8004d64:	6861      	ldr	r1, [r4, #4]
 8004d66:	4299      	cmp	r1, r3
 8004d68:	bfde      	ittt	le
 8004d6a:	2330      	movle	r3, #48	; 0x30
 8004d6c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d70:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d74:	1b52      	subs	r2, r2, r5
 8004d76:	6122      	str	r2, [r4, #16]
 8004d78:	f8cd a000 	str.w	sl, [sp]
 8004d7c:	464b      	mov	r3, r9
 8004d7e:	aa03      	add	r2, sp, #12
 8004d80:	4621      	mov	r1, r4
 8004d82:	4640      	mov	r0, r8
 8004d84:	f7ff fee2 	bl	8004b4c <_printf_common>
 8004d88:	3001      	adds	r0, #1
 8004d8a:	d14c      	bne.n	8004e26 <_printf_i+0x1fe>
 8004d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d90:	b004      	add	sp, #16
 8004d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d96:	4835      	ldr	r0, [pc, #212]	; (8004e6c <_printf_i+0x244>)
 8004d98:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004d9c:	6829      	ldr	r1, [r5, #0]
 8004d9e:	6823      	ldr	r3, [r4, #0]
 8004da0:	f851 6b04 	ldr.w	r6, [r1], #4
 8004da4:	6029      	str	r1, [r5, #0]
 8004da6:	061d      	lsls	r5, r3, #24
 8004da8:	d514      	bpl.n	8004dd4 <_printf_i+0x1ac>
 8004daa:	07df      	lsls	r7, r3, #31
 8004dac:	bf44      	itt	mi
 8004dae:	f043 0320 	orrmi.w	r3, r3, #32
 8004db2:	6023      	strmi	r3, [r4, #0]
 8004db4:	b91e      	cbnz	r6, 8004dbe <_printf_i+0x196>
 8004db6:	6823      	ldr	r3, [r4, #0]
 8004db8:	f023 0320 	bic.w	r3, r3, #32
 8004dbc:	6023      	str	r3, [r4, #0]
 8004dbe:	2310      	movs	r3, #16
 8004dc0:	e7b0      	b.n	8004d24 <_printf_i+0xfc>
 8004dc2:	6823      	ldr	r3, [r4, #0]
 8004dc4:	f043 0320 	orr.w	r3, r3, #32
 8004dc8:	6023      	str	r3, [r4, #0]
 8004dca:	2378      	movs	r3, #120	; 0x78
 8004dcc:	4828      	ldr	r0, [pc, #160]	; (8004e70 <_printf_i+0x248>)
 8004dce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004dd2:	e7e3      	b.n	8004d9c <_printf_i+0x174>
 8004dd4:	0659      	lsls	r1, r3, #25
 8004dd6:	bf48      	it	mi
 8004dd8:	b2b6      	uxthmi	r6, r6
 8004dda:	e7e6      	b.n	8004daa <_printf_i+0x182>
 8004ddc:	4615      	mov	r5, r2
 8004dde:	e7bb      	b.n	8004d58 <_printf_i+0x130>
 8004de0:	682b      	ldr	r3, [r5, #0]
 8004de2:	6826      	ldr	r6, [r4, #0]
 8004de4:	6961      	ldr	r1, [r4, #20]
 8004de6:	1d18      	adds	r0, r3, #4
 8004de8:	6028      	str	r0, [r5, #0]
 8004dea:	0635      	lsls	r5, r6, #24
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	d501      	bpl.n	8004df4 <_printf_i+0x1cc>
 8004df0:	6019      	str	r1, [r3, #0]
 8004df2:	e002      	b.n	8004dfa <_printf_i+0x1d2>
 8004df4:	0670      	lsls	r0, r6, #25
 8004df6:	d5fb      	bpl.n	8004df0 <_printf_i+0x1c8>
 8004df8:	8019      	strh	r1, [r3, #0]
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	6123      	str	r3, [r4, #16]
 8004dfe:	4615      	mov	r5, r2
 8004e00:	e7ba      	b.n	8004d78 <_printf_i+0x150>
 8004e02:	682b      	ldr	r3, [r5, #0]
 8004e04:	1d1a      	adds	r2, r3, #4
 8004e06:	602a      	str	r2, [r5, #0]
 8004e08:	681d      	ldr	r5, [r3, #0]
 8004e0a:	6862      	ldr	r2, [r4, #4]
 8004e0c:	2100      	movs	r1, #0
 8004e0e:	4628      	mov	r0, r5
 8004e10:	f7fb fa1e 	bl	8000250 <memchr>
 8004e14:	b108      	cbz	r0, 8004e1a <_printf_i+0x1f2>
 8004e16:	1b40      	subs	r0, r0, r5
 8004e18:	6060      	str	r0, [r4, #4]
 8004e1a:	6863      	ldr	r3, [r4, #4]
 8004e1c:	6123      	str	r3, [r4, #16]
 8004e1e:	2300      	movs	r3, #0
 8004e20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e24:	e7a8      	b.n	8004d78 <_printf_i+0x150>
 8004e26:	6923      	ldr	r3, [r4, #16]
 8004e28:	462a      	mov	r2, r5
 8004e2a:	4649      	mov	r1, r9
 8004e2c:	4640      	mov	r0, r8
 8004e2e:	47d0      	blx	sl
 8004e30:	3001      	adds	r0, #1
 8004e32:	d0ab      	beq.n	8004d8c <_printf_i+0x164>
 8004e34:	6823      	ldr	r3, [r4, #0]
 8004e36:	079b      	lsls	r3, r3, #30
 8004e38:	d413      	bmi.n	8004e62 <_printf_i+0x23a>
 8004e3a:	68e0      	ldr	r0, [r4, #12]
 8004e3c:	9b03      	ldr	r3, [sp, #12]
 8004e3e:	4298      	cmp	r0, r3
 8004e40:	bfb8      	it	lt
 8004e42:	4618      	movlt	r0, r3
 8004e44:	e7a4      	b.n	8004d90 <_printf_i+0x168>
 8004e46:	2301      	movs	r3, #1
 8004e48:	4632      	mov	r2, r6
 8004e4a:	4649      	mov	r1, r9
 8004e4c:	4640      	mov	r0, r8
 8004e4e:	47d0      	blx	sl
 8004e50:	3001      	adds	r0, #1
 8004e52:	d09b      	beq.n	8004d8c <_printf_i+0x164>
 8004e54:	3501      	adds	r5, #1
 8004e56:	68e3      	ldr	r3, [r4, #12]
 8004e58:	9903      	ldr	r1, [sp, #12]
 8004e5a:	1a5b      	subs	r3, r3, r1
 8004e5c:	42ab      	cmp	r3, r5
 8004e5e:	dcf2      	bgt.n	8004e46 <_printf_i+0x21e>
 8004e60:	e7eb      	b.n	8004e3a <_printf_i+0x212>
 8004e62:	2500      	movs	r5, #0
 8004e64:	f104 0619 	add.w	r6, r4, #25
 8004e68:	e7f5      	b.n	8004e56 <_printf_i+0x22e>
 8004e6a:	bf00      	nop
 8004e6c:	08008d46 	.word	0x08008d46
 8004e70:	08008d57 	.word	0x08008d57

08004e74 <_scanf_float>:
 8004e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e78:	b087      	sub	sp, #28
 8004e7a:	4617      	mov	r7, r2
 8004e7c:	9303      	str	r3, [sp, #12]
 8004e7e:	688b      	ldr	r3, [r1, #8]
 8004e80:	1e5a      	subs	r2, r3, #1
 8004e82:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004e86:	bf83      	ittte	hi
 8004e88:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004e8c:	195b      	addhi	r3, r3, r5
 8004e8e:	9302      	strhi	r3, [sp, #8]
 8004e90:	2300      	movls	r3, #0
 8004e92:	bf86      	itte	hi
 8004e94:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004e98:	608b      	strhi	r3, [r1, #8]
 8004e9a:	9302      	strls	r3, [sp, #8]
 8004e9c:	680b      	ldr	r3, [r1, #0]
 8004e9e:	468b      	mov	fp, r1
 8004ea0:	2500      	movs	r5, #0
 8004ea2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004ea6:	f84b 3b1c 	str.w	r3, [fp], #28
 8004eaa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004eae:	4680      	mov	r8, r0
 8004eb0:	460c      	mov	r4, r1
 8004eb2:	465e      	mov	r6, fp
 8004eb4:	46aa      	mov	sl, r5
 8004eb6:	46a9      	mov	r9, r5
 8004eb8:	9501      	str	r5, [sp, #4]
 8004eba:	68a2      	ldr	r2, [r4, #8]
 8004ebc:	b152      	cbz	r2, 8004ed4 <_scanf_float+0x60>
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	2b4e      	cmp	r3, #78	; 0x4e
 8004ec4:	d864      	bhi.n	8004f90 <_scanf_float+0x11c>
 8004ec6:	2b40      	cmp	r3, #64	; 0x40
 8004ec8:	d83c      	bhi.n	8004f44 <_scanf_float+0xd0>
 8004eca:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004ece:	b2c8      	uxtb	r0, r1
 8004ed0:	280e      	cmp	r0, #14
 8004ed2:	d93a      	bls.n	8004f4a <_scanf_float+0xd6>
 8004ed4:	f1b9 0f00 	cmp.w	r9, #0
 8004ed8:	d003      	beq.n	8004ee2 <_scanf_float+0x6e>
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ee0:	6023      	str	r3, [r4, #0]
 8004ee2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ee6:	f1ba 0f01 	cmp.w	sl, #1
 8004eea:	f200 8113 	bhi.w	8005114 <_scanf_float+0x2a0>
 8004eee:	455e      	cmp	r6, fp
 8004ef0:	f200 8105 	bhi.w	80050fe <_scanf_float+0x28a>
 8004ef4:	2501      	movs	r5, #1
 8004ef6:	4628      	mov	r0, r5
 8004ef8:	b007      	add	sp, #28
 8004efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004efe:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004f02:	2a0d      	cmp	r2, #13
 8004f04:	d8e6      	bhi.n	8004ed4 <_scanf_float+0x60>
 8004f06:	a101      	add	r1, pc, #4	; (adr r1, 8004f0c <_scanf_float+0x98>)
 8004f08:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004f0c:	0800504b 	.word	0x0800504b
 8004f10:	08004ed5 	.word	0x08004ed5
 8004f14:	08004ed5 	.word	0x08004ed5
 8004f18:	08004ed5 	.word	0x08004ed5
 8004f1c:	080050ab 	.word	0x080050ab
 8004f20:	08005083 	.word	0x08005083
 8004f24:	08004ed5 	.word	0x08004ed5
 8004f28:	08004ed5 	.word	0x08004ed5
 8004f2c:	08005059 	.word	0x08005059
 8004f30:	08004ed5 	.word	0x08004ed5
 8004f34:	08004ed5 	.word	0x08004ed5
 8004f38:	08004ed5 	.word	0x08004ed5
 8004f3c:	08004ed5 	.word	0x08004ed5
 8004f40:	08005011 	.word	0x08005011
 8004f44:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004f48:	e7db      	b.n	8004f02 <_scanf_float+0x8e>
 8004f4a:	290e      	cmp	r1, #14
 8004f4c:	d8c2      	bhi.n	8004ed4 <_scanf_float+0x60>
 8004f4e:	a001      	add	r0, pc, #4	; (adr r0, 8004f54 <_scanf_float+0xe0>)
 8004f50:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004f54:	08005003 	.word	0x08005003
 8004f58:	08004ed5 	.word	0x08004ed5
 8004f5c:	08005003 	.word	0x08005003
 8004f60:	08005097 	.word	0x08005097
 8004f64:	08004ed5 	.word	0x08004ed5
 8004f68:	08004fb1 	.word	0x08004fb1
 8004f6c:	08004fed 	.word	0x08004fed
 8004f70:	08004fed 	.word	0x08004fed
 8004f74:	08004fed 	.word	0x08004fed
 8004f78:	08004fed 	.word	0x08004fed
 8004f7c:	08004fed 	.word	0x08004fed
 8004f80:	08004fed 	.word	0x08004fed
 8004f84:	08004fed 	.word	0x08004fed
 8004f88:	08004fed 	.word	0x08004fed
 8004f8c:	08004fed 	.word	0x08004fed
 8004f90:	2b6e      	cmp	r3, #110	; 0x6e
 8004f92:	d809      	bhi.n	8004fa8 <_scanf_float+0x134>
 8004f94:	2b60      	cmp	r3, #96	; 0x60
 8004f96:	d8b2      	bhi.n	8004efe <_scanf_float+0x8a>
 8004f98:	2b54      	cmp	r3, #84	; 0x54
 8004f9a:	d077      	beq.n	800508c <_scanf_float+0x218>
 8004f9c:	2b59      	cmp	r3, #89	; 0x59
 8004f9e:	d199      	bne.n	8004ed4 <_scanf_float+0x60>
 8004fa0:	2d07      	cmp	r5, #7
 8004fa2:	d197      	bne.n	8004ed4 <_scanf_float+0x60>
 8004fa4:	2508      	movs	r5, #8
 8004fa6:	e029      	b.n	8004ffc <_scanf_float+0x188>
 8004fa8:	2b74      	cmp	r3, #116	; 0x74
 8004faa:	d06f      	beq.n	800508c <_scanf_float+0x218>
 8004fac:	2b79      	cmp	r3, #121	; 0x79
 8004fae:	e7f6      	b.n	8004f9e <_scanf_float+0x12a>
 8004fb0:	6821      	ldr	r1, [r4, #0]
 8004fb2:	05c8      	lsls	r0, r1, #23
 8004fb4:	d51a      	bpl.n	8004fec <_scanf_float+0x178>
 8004fb6:	9b02      	ldr	r3, [sp, #8]
 8004fb8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004fbc:	6021      	str	r1, [r4, #0]
 8004fbe:	f109 0901 	add.w	r9, r9, #1
 8004fc2:	b11b      	cbz	r3, 8004fcc <_scanf_float+0x158>
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	3201      	adds	r2, #1
 8004fc8:	9302      	str	r3, [sp, #8]
 8004fca:	60a2      	str	r2, [r4, #8]
 8004fcc:	68a3      	ldr	r3, [r4, #8]
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	60a3      	str	r3, [r4, #8]
 8004fd2:	6923      	ldr	r3, [r4, #16]
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	6123      	str	r3, [r4, #16]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	607b      	str	r3, [r7, #4]
 8004fe0:	f340 8084 	ble.w	80050ec <_scanf_float+0x278>
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	603b      	str	r3, [r7, #0]
 8004fea:	e766      	b.n	8004eba <_scanf_float+0x46>
 8004fec:	eb1a 0f05 	cmn.w	sl, r5
 8004ff0:	f47f af70 	bne.w	8004ed4 <_scanf_float+0x60>
 8004ff4:	6822      	ldr	r2, [r4, #0]
 8004ff6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004ffa:	6022      	str	r2, [r4, #0]
 8004ffc:	f806 3b01 	strb.w	r3, [r6], #1
 8005000:	e7e4      	b.n	8004fcc <_scanf_float+0x158>
 8005002:	6822      	ldr	r2, [r4, #0]
 8005004:	0610      	lsls	r0, r2, #24
 8005006:	f57f af65 	bpl.w	8004ed4 <_scanf_float+0x60>
 800500a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800500e:	e7f4      	b.n	8004ffa <_scanf_float+0x186>
 8005010:	f1ba 0f00 	cmp.w	sl, #0
 8005014:	d10e      	bne.n	8005034 <_scanf_float+0x1c0>
 8005016:	f1b9 0f00 	cmp.w	r9, #0
 800501a:	d10e      	bne.n	800503a <_scanf_float+0x1c6>
 800501c:	6822      	ldr	r2, [r4, #0]
 800501e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005022:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005026:	d108      	bne.n	800503a <_scanf_float+0x1c6>
 8005028:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800502c:	6022      	str	r2, [r4, #0]
 800502e:	f04f 0a01 	mov.w	sl, #1
 8005032:	e7e3      	b.n	8004ffc <_scanf_float+0x188>
 8005034:	f1ba 0f02 	cmp.w	sl, #2
 8005038:	d055      	beq.n	80050e6 <_scanf_float+0x272>
 800503a:	2d01      	cmp	r5, #1
 800503c:	d002      	beq.n	8005044 <_scanf_float+0x1d0>
 800503e:	2d04      	cmp	r5, #4
 8005040:	f47f af48 	bne.w	8004ed4 <_scanf_float+0x60>
 8005044:	3501      	adds	r5, #1
 8005046:	b2ed      	uxtb	r5, r5
 8005048:	e7d8      	b.n	8004ffc <_scanf_float+0x188>
 800504a:	f1ba 0f01 	cmp.w	sl, #1
 800504e:	f47f af41 	bne.w	8004ed4 <_scanf_float+0x60>
 8005052:	f04f 0a02 	mov.w	sl, #2
 8005056:	e7d1      	b.n	8004ffc <_scanf_float+0x188>
 8005058:	b97d      	cbnz	r5, 800507a <_scanf_float+0x206>
 800505a:	f1b9 0f00 	cmp.w	r9, #0
 800505e:	f47f af3c 	bne.w	8004eda <_scanf_float+0x66>
 8005062:	6822      	ldr	r2, [r4, #0]
 8005064:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005068:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800506c:	f47f af39 	bne.w	8004ee2 <_scanf_float+0x6e>
 8005070:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005074:	6022      	str	r2, [r4, #0]
 8005076:	2501      	movs	r5, #1
 8005078:	e7c0      	b.n	8004ffc <_scanf_float+0x188>
 800507a:	2d03      	cmp	r5, #3
 800507c:	d0e2      	beq.n	8005044 <_scanf_float+0x1d0>
 800507e:	2d05      	cmp	r5, #5
 8005080:	e7de      	b.n	8005040 <_scanf_float+0x1cc>
 8005082:	2d02      	cmp	r5, #2
 8005084:	f47f af26 	bne.w	8004ed4 <_scanf_float+0x60>
 8005088:	2503      	movs	r5, #3
 800508a:	e7b7      	b.n	8004ffc <_scanf_float+0x188>
 800508c:	2d06      	cmp	r5, #6
 800508e:	f47f af21 	bne.w	8004ed4 <_scanf_float+0x60>
 8005092:	2507      	movs	r5, #7
 8005094:	e7b2      	b.n	8004ffc <_scanf_float+0x188>
 8005096:	6822      	ldr	r2, [r4, #0]
 8005098:	0591      	lsls	r1, r2, #22
 800509a:	f57f af1b 	bpl.w	8004ed4 <_scanf_float+0x60>
 800509e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80050a2:	6022      	str	r2, [r4, #0]
 80050a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80050a8:	e7a8      	b.n	8004ffc <_scanf_float+0x188>
 80050aa:	6822      	ldr	r2, [r4, #0]
 80050ac:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80050b0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80050b4:	d006      	beq.n	80050c4 <_scanf_float+0x250>
 80050b6:	0550      	lsls	r0, r2, #21
 80050b8:	f57f af0c 	bpl.w	8004ed4 <_scanf_float+0x60>
 80050bc:	f1b9 0f00 	cmp.w	r9, #0
 80050c0:	f43f af0f 	beq.w	8004ee2 <_scanf_float+0x6e>
 80050c4:	0591      	lsls	r1, r2, #22
 80050c6:	bf58      	it	pl
 80050c8:	9901      	ldrpl	r1, [sp, #4]
 80050ca:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80050ce:	bf58      	it	pl
 80050d0:	eba9 0101 	subpl.w	r1, r9, r1
 80050d4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80050d8:	bf58      	it	pl
 80050da:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80050de:	6022      	str	r2, [r4, #0]
 80050e0:	f04f 0900 	mov.w	r9, #0
 80050e4:	e78a      	b.n	8004ffc <_scanf_float+0x188>
 80050e6:	f04f 0a03 	mov.w	sl, #3
 80050ea:	e787      	b.n	8004ffc <_scanf_float+0x188>
 80050ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80050f0:	4639      	mov	r1, r7
 80050f2:	4640      	mov	r0, r8
 80050f4:	4798      	blx	r3
 80050f6:	2800      	cmp	r0, #0
 80050f8:	f43f aedf 	beq.w	8004eba <_scanf_float+0x46>
 80050fc:	e6ea      	b.n	8004ed4 <_scanf_float+0x60>
 80050fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005102:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005106:	463a      	mov	r2, r7
 8005108:	4640      	mov	r0, r8
 800510a:	4798      	blx	r3
 800510c:	6923      	ldr	r3, [r4, #16]
 800510e:	3b01      	subs	r3, #1
 8005110:	6123      	str	r3, [r4, #16]
 8005112:	e6ec      	b.n	8004eee <_scanf_float+0x7a>
 8005114:	1e6b      	subs	r3, r5, #1
 8005116:	2b06      	cmp	r3, #6
 8005118:	d825      	bhi.n	8005166 <_scanf_float+0x2f2>
 800511a:	2d02      	cmp	r5, #2
 800511c:	d836      	bhi.n	800518c <_scanf_float+0x318>
 800511e:	455e      	cmp	r6, fp
 8005120:	f67f aee8 	bls.w	8004ef4 <_scanf_float+0x80>
 8005124:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005128:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800512c:	463a      	mov	r2, r7
 800512e:	4640      	mov	r0, r8
 8005130:	4798      	blx	r3
 8005132:	6923      	ldr	r3, [r4, #16]
 8005134:	3b01      	subs	r3, #1
 8005136:	6123      	str	r3, [r4, #16]
 8005138:	e7f1      	b.n	800511e <_scanf_float+0x2aa>
 800513a:	9802      	ldr	r0, [sp, #8]
 800513c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005140:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005144:	9002      	str	r0, [sp, #8]
 8005146:	463a      	mov	r2, r7
 8005148:	4640      	mov	r0, r8
 800514a:	4798      	blx	r3
 800514c:	6923      	ldr	r3, [r4, #16]
 800514e:	3b01      	subs	r3, #1
 8005150:	6123      	str	r3, [r4, #16]
 8005152:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005156:	fa5f fa8a 	uxtb.w	sl, sl
 800515a:	f1ba 0f02 	cmp.w	sl, #2
 800515e:	d1ec      	bne.n	800513a <_scanf_float+0x2c6>
 8005160:	3d03      	subs	r5, #3
 8005162:	b2ed      	uxtb	r5, r5
 8005164:	1b76      	subs	r6, r6, r5
 8005166:	6823      	ldr	r3, [r4, #0]
 8005168:	05da      	lsls	r2, r3, #23
 800516a:	d52f      	bpl.n	80051cc <_scanf_float+0x358>
 800516c:	055b      	lsls	r3, r3, #21
 800516e:	d510      	bpl.n	8005192 <_scanf_float+0x31e>
 8005170:	455e      	cmp	r6, fp
 8005172:	f67f aebf 	bls.w	8004ef4 <_scanf_float+0x80>
 8005176:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800517a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800517e:	463a      	mov	r2, r7
 8005180:	4640      	mov	r0, r8
 8005182:	4798      	blx	r3
 8005184:	6923      	ldr	r3, [r4, #16]
 8005186:	3b01      	subs	r3, #1
 8005188:	6123      	str	r3, [r4, #16]
 800518a:	e7f1      	b.n	8005170 <_scanf_float+0x2fc>
 800518c:	46aa      	mov	sl, r5
 800518e:	9602      	str	r6, [sp, #8]
 8005190:	e7df      	b.n	8005152 <_scanf_float+0x2de>
 8005192:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005196:	6923      	ldr	r3, [r4, #16]
 8005198:	2965      	cmp	r1, #101	; 0x65
 800519a:	f103 33ff 	add.w	r3, r3, #4294967295
 800519e:	f106 35ff 	add.w	r5, r6, #4294967295
 80051a2:	6123      	str	r3, [r4, #16]
 80051a4:	d00c      	beq.n	80051c0 <_scanf_float+0x34c>
 80051a6:	2945      	cmp	r1, #69	; 0x45
 80051a8:	d00a      	beq.n	80051c0 <_scanf_float+0x34c>
 80051aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80051ae:	463a      	mov	r2, r7
 80051b0:	4640      	mov	r0, r8
 80051b2:	4798      	blx	r3
 80051b4:	6923      	ldr	r3, [r4, #16]
 80051b6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80051ba:	3b01      	subs	r3, #1
 80051bc:	1eb5      	subs	r5, r6, #2
 80051be:	6123      	str	r3, [r4, #16]
 80051c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80051c4:	463a      	mov	r2, r7
 80051c6:	4640      	mov	r0, r8
 80051c8:	4798      	blx	r3
 80051ca:	462e      	mov	r6, r5
 80051cc:	6825      	ldr	r5, [r4, #0]
 80051ce:	f015 0510 	ands.w	r5, r5, #16
 80051d2:	d14e      	bne.n	8005272 <_scanf_float+0x3fe>
 80051d4:	7035      	strb	r5, [r6, #0]
 80051d6:	6823      	ldr	r3, [r4, #0]
 80051d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80051dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051e0:	d119      	bne.n	8005216 <_scanf_float+0x3a2>
 80051e2:	9b01      	ldr	r3, [sp, #4]
 80051e4:	454b      	cmp	r3, r9
 80051e6:	eba3 0209 	sub.w	r2, r3, r9
 80051ea:	d121      	bne.n	8005230 <_scanf_float+0x3bc>
 80051ec:	2200      	movs	r2, #0
 80051ee:	4659      	mov	r1, fp
 80051f0:	4640      	mov	r0, r8
 80051f2:	f000 fe53 	bl	8005e9c <_strtod_r>
 80051f6:	6822      	ldr	r2, [r4, #0]
 80051f8:	9b03      	ldr	r3, [sp, #12]
 80051fa:	f012 0f02 	tst.w	r2, #2
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	d021      	beq.n	8005246 <_scanf_float+0x3d2>
 8005202:	9903      	ldr	r1, [sp, #12]
 8005204:	1d1a      	adds	r2, r3, #4
 8005206:	600a      	str	r2, [r1, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	ed83 0b00 	vstr	d0, [r3]
 800520e:	68e3      	ldr	r3, [r4, #12]
 8005210:	3301      	adds	r3, #1
 8005212:	60e3      	str	r3, [r4, #12]
 8005214:	e66f      	b.n	8004ef6 <_scanf_float+0x82>
 8005216:	9b04      	ldr	r3, [sp, #16]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0e7      	beq.n	80051ec <_scanf_float+0x378>
 800521c:	9905      	ldr	r1, [sp, #20]
 800521e:	230a      	movs	r3, #10
 8005220:	462a      	mov	r2, r5
 8005222:	3101      	adds	r1, #1
 8005224:	4640      	mov	r0, r8
 8005226:	f000 fec1 	bl	8005fac <_strtol_r>
 800522a:	9b04      	ldr	r3, [sp, #16]
 800522c:	9e05      	ldr	r6, [sp, #20]
 800522e:	1ac2      	subs	r2, r0, r3
 8005230:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005234:	429e      	cmp	r6, r3
 8005236:	bf28      	it	cs
 8005238:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800523c:	490e      	ldr	r1, [pc, #56]	; (8005278 <_scanf_float+0x404>)
 800523e:	4630      	mov	r0, r6
 8005240:	f000 f83c 	bl	80052bc <siprintf>
 8005244:	e7d2      	b.n	80051ec <_scanf_float+0x378>
 8005246:	9903      	ldr	r1, [sp, #12]
 8005248:	f012 0f04 	tst.w	r2, #4
 800524c:	f103 0204 	add.w	r2, r3, #4
 8005250:	600a      	str	r2, [r1, #0]
 8005252:	d1d9      	bne.n	8005208 <_scanf_float+0x394>
 8005254:	eeb4 0b40 	vcmp.f64	d0, d0
 8005258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800525c:	681e      	ldr	r6, [r3, #0]
 800525e:	d705      	bvc.n	800526c <_scanf_float+0x3f8>
 8005260:	4806      	ldr	r0, [pc, #24]	; (800527c <_scanf_float+0x408>)
 8005262:	f000 f825 	bl	80052b0 <nanf>
 8005266:	ed86 0a00 	vstr	s0, [r6]
 800526a:	e7d0      	b.n	800520e <_scanf_float+0x39a>
 800526c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005270:	e7f9      	b.n	8005266 <_scanf_float+0x3f2>
 8005272:	2500      	movs	r5, #0
 8005274:	e63f      	b.n	8004ef6 <_scanf_float+0x82>
 8005276:	bf00      	nop
 8005278:	08008d68 	.word	0x08008d68
 800527c:	080091d8 	.word	0x080091d8

08005280 <iprintf>:
 8005280:	b40f      	push	{r0, r1, r2, r3}
 8005282:	4b0a      	ldr	r3, [pc, #40]	; (80052ac <iprintf+0x2c>)
 8005284:	b513      	push	{r0, r1, r4, lr}
 8005286:	681c      	ldr	r4, [r3, #0]
 8005288:	b124      	cbz	r4, 8005294 <iprintf+0x14>
 800528a:	69a3      	ldr	r3, [r4, #24]
 800528c:	b913      	cbnz	r3, 8005294 <iprintf+0x14>
 800528e:	4620      	mov	r0, r4
 8005290:	f001 fce0 	bl	8006c54 <__sinit>
 8005294:	ab05      	add	r3, sp, #20
 8005296:	9a04      	ldr	r2, [sp, #16]
 8005298:	68a1      	ldr	r1, [r4, #8]
 800529a:	9301      	str	r3, [sp, #4]
 800529c:	4620      	mov	r0, r4
 800529e:	f003 f84f 	bl	8008340 <_vfiprintf_r>
 80052a2:	b002      	add	sp, #8
 80052a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052a8:	b004      	add	sp, #16
 80052aa:	4770      	bx	lr
 80052ac:	20000018 	.word	0x20000018

080052b0 <nanf>:
 80052b0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80052b8 <nanf+0x8>
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	7fc00000 	.word	0x7fc00000

080052bc <siprintf>:
 80052bc:	b40e      	push	{r1, r2, r3}
 80052be:	b500      	push	{lr}
 80052c0:	b09c      	sub	sp, #112	; 0x70
 80052c2:	ab1d      	add	r3, sp, #116	; 0x74
 80052c4:	9002      	str	r0, [sp, #8]
 80052c6:	9006      	str	r0, [sp, #24]
 80052c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80052cc:	4809      	ldr	r0, [pc, #36]	; (80052f4 <siprintf+0x38>)
 80052ce:	9107      	str	r1, [sp, #28]
 80052d0:	9104      	str	r1, [sp, #16]
 80052d2:	4909      	ldr	r1, [pc, #36]	; (80052f8 <siprintf+0x3c>)
 80052d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80052d8:	9105      	str	r1, [sp, #20]
 80052da:	6800      	ldr	r0, [r0, #0]
 80052dc:	9301      	str	r3, [sp, #4]
 80052de:	a902      	add	r1, sp, #8
 80052e0:	f002 ff04 	bl	80080ec <_svfiprintf_r>
 80052e4:	9b02      	ldr	r3, [sp, #8]
 80052e6:	2200      	movs	r2, #0
 80052e8:	701a      	strb	r2, [r3, #0]
 80052ea:	b01c      	add	sp, #112	; 0x70
 80052ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80052f0:	b003      	add	sp, #12
 80052f2:	4770      	bx	lr
 80052f4:	20000018 	.word	0x20000018
 80052f8:	ffff0208 	.word	0xffff0208

080052fc <sulp>:
 80052fc:	b570      	push	{r4, r5, r6, lr}
 80052fe:	4604      	mov	r4, r0
 8005300:	460d      	mov	r5, r1
 8005302:	4616      	mov	r6, r2
 8005304:	ec45 4b10 	vmov	d0, r4, r5
 8005308:	f002 fc52 	bl	8007bb0 <__ulp>
 800530c:	b17e      	cbz	r6, 800532e <sulp+0x32>
 800530e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005312:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005316:	2b00      	cmp	r3, #0
 8005318:	dd09      	ble.n	800532e <sulp+0x32>
 800531a:	051b      	lsls	r3, r3, #20
 800531c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8005320:	2000      	movs	r0, #0
 8005322:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8005326:	ec41 0b17 	vmov	d7, r0, r1
 800532a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800532e:	bd70      	pop	{r4, r5, r6, pc}

08005330 <_strtod_l>:
 8005330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005334:	ed2d 8b0e 	vpush	{d8-d14}
 8005338:	b097      	sub	sp, #92	; 0x5c
 800533a:	461f      	mov	r7, r3
 800533c:	2300      	movs	r3, #0
 800533e:	9312      	str	r3, [sp, #72]	; 0x48
 8005340:	4ba1      	ldr	r3, [pc, #644]	; (80055c8 <_strtod_l+0x298>)
 8005342:	920d      	str	r2, [sp, #52]	; 0x34
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	9307      	str	r3, [sp, #28]
 8005348:	4604      	mov	r4, r0
 800534a:	4618      	mov	r0, r3
 800534c:	468b      	mov	fp, r1
 800534e:	f7fa ff77 	bl	8000240 <strlen>
 8005352:	f04f 0800 	mov.w	r8, #0
 8005356:	4605      	mov	r5, r0
 8005358:	f04f 0900 	mov.w	r9, #0
 800535c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8005360:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005362:	7813      	ldrb	r3, [r2, #0]
 8005364:	2b2b      	cmp	r3, #43	; 0x2b
 8005366:	d04d      	beq.n	8005404 <_strtod_l+0xd4>
 8005368:	d83a      	bhi.n	80053e0 <_strtod_l+0xb0>
 800536a:	2b0d      	cmp	r3, #13
 800536c:	d833      	bhi.n	80053d6 <_strtod_l+0xa6>
 800536e:	2b08      	cmp	r3, #8
 8005370:	d833      	bhi.n	80053da <_strtod_l+0xaa>
 8005372:	2b00      	cmp	r3, #0
 8005374:	d03d      	beq.n	80053f2 <_strtod_l+0xc2>
 8005376:	2300      	movs	r3, #0
 8005378:	9308      	str	r3, [sp, #32]
 800537a:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800537c:	7833      	ldrb	r3, [r6, #0]
 800537e:	2b30      	cmp	r3, #48	; 0x30
 8005380:	f040 80b0 	bne.w	80054e4 <_strtod_l+0x1b4>
 8005384:	7873      	ldrb	r3, [r6, #1]
 8005386:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800538a:	2b58      	cmp	r3, #88	; 0x58
 800538c:	d167      	bne.n	800545e <_strtod_l+0x12e>
 800538e:	9b08      	ldr	r3, [sp, #32]
 8005390:	9301      	str	r3, [sp, #4]
 8005392:	ab12      	add	r3, sp, #72	; 0x48
 8005394:	9702      	str	r7, [sp, #8]
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	4a8c      	ldr	r2, [pc, #560]	; (80055cc <_strtod_l+0x29c>)
 800539a:	ab13      	add	r3, sp, #76	; 0x4c
 800539c:	a911      	add	r1, sp, #68	; 0x44
 800539e:	4620      	mov	r0, r4
 80053a0:	f001 fd5c 	bl	8006e5c <__gethex>
 80053a4:	f010 0507 	ands.w	r5, r0, #7
 80053a8:	4607      	mov	r7, r0
 80053aa:	d005      	beq.n	80053b8 <_strtod_l+0x88>
 80053ac:	2d06      	cmp	r5, #6
 80053ae:	d12b      	bne.n	8005408 <_strtod_l+0xd8>
 80053b0:	3601      	adds	r6, #1
 80053b2:	2300      	movs	r3, #0
 80053b4:	9611      	str	r6, [sp, #68]	; 0x44
 80053b6:	9308      	str	r3, [sp, #32]
 80053b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f040 854e 	bne.w	8005e5c <_strtod_l+0xb2c>
 80053c0:	9b08      	ldr	r3, [sp, #32]
 80053c2:	b1e3      	cbz	r3, 80053fe <_strtod_l+0xce>
 80053c4:	ec49 8b17 	vmov	d7, r8, r9
 80053c8:	eeb1 0b47 	vneg.f64	d0, d7
 80053cc:	b017      	add	sp, #92	; 0x5c
 80053ce:	ecbd 8b0e 	vpop	{d8-d14}
 80053d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053d6:	2b20      	cmp	r3, #32
 80053d8:	d1cd      	bne.n	8005376 <_strtod_l+0x46>
 80053da:	3201      	adds	r2, #1
 80053dc:	9211      	str	r2, [sp, #68]	; 0x44
 80053de:	e7bf      	b.n	8005360 <_strtod_l+0x30>
 80053e0:	2b2d      	cmp	r3, #45	; 0x2d
 80053e2:	d1c8      	bne.n	8005376 <_strtod_l+0x46>
 80053e4:	2301      	movs	r3, #1
 80053e6:	9308      	str	r3, [sp, #32]
 80053e8:	1c53      	adds	r3, r2, #1
 80053ea:	9311      	str	r3, [sp, #68]	; 0x44
 80053ec:	7853      	ldrb	r3, [r2, #1]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d1c3      	bne.n	800537a <_strtod_l+0x4a>
 80053f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053f4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	f040 852d 	bne.w	8005e58 <_strtod_l+0xb28>
 80053fe:	ec49 8b10 	vmov	d0, r8, r9
 8005402:	e7e3      	b.n	80053cc <_strtod_l+0x9c>
 8005404:	2300      	movs	r3, #0
 8005406:	e7ee      	b.n	80053e6 <_strtod_l+0xb6>
 8005408:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800540a:	b13a      	cbz	r2, 800541c <_strtod_l+0xec>
 800540c:	2135      	movs	r1, #53	; 0x35
 800540e:	a814      	add	r0, sp, #80	; 0x50
 8005410:	f002 fcd6 	bl	8007dc0 <__copybits>
 8005414:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005416:	4620      	mov	r0, r4
 8005418:	f002 f898 	bl	800754c <_Bfree>
 800541c:	3d01      	subs	r5, #1
 800541e:	2d04      	cmp	r5, #4
 8005420:	d806      	bhi.n	8005430 <_strtod_l+0x100>
 8005422:	e8df f005 	tbb	[pc, r5]
 8005426:	030a      	.short	0x030a
 8005428:	1714      	.short	0x1714
 800542a:	0a          	.byte	0x0a
 800542b:	00          	.byte	0x00
 800542c:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8005430:	073f      	lsls	r7, r7, #28
 8005432:	d5c1      	bpl.n	80053b8 <_strtod_l+0x88>
 8005434:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8005438:	e7be      	b.n	80053b8 <_strtod_l+0x88>
 800543a:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800543e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005440:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005444:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005448:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800544c:	e7f0      	b.n	8005430 <_strtod_l+0x100>
 800544e:	f8df 9180 	ldr.w	r9, [pc, #384]	; 80055d0 <_strtod_l+0x2a0>
 8005452:	e7ed      	b.n	8005430 <_strtod_l+0x100>
 8005454:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005458:	f04f 38ff 	mov.w	r8, #4294967295
 800545c:	e7e8      	b.n	8005430 <_strtod_l+0x100>
 800545e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005460:	1c5a      	adds	r2, r3, #1
 8005462:	9211      	str	r2, [sp, #68]	; 0x44
 8005464:	785b      	ldrb	r3, [r3, #1]
 8005466:	2b30      	cmp	r3, #48	; 0x30
 8005468:	d0f9      	beq.n	800545e <_strtod_l+0x12e>
 800546a:	2b00      	cmp	r3, #0
 800546c:	d0a4      	beq.n	80053b8 <_strtod_l+0x88>
 800546e:	2301      	movs	r3, #1
 8005470:	f04f 0a00 	mov.w	sl, #0
 8005474:	9304      	str	r3, [sp, #16]
 8005476:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005478:	930a      	str	r3, [sp, #40]	; 0x28
 800547a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800547e:	f8cd a018 	str.w	sl, [sp, #24]
 8005482:	220a      	movs	r2, #10
 8005484:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005486:	7807      	ldrb	r7, [r0, #0]
 8005488:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800548c:	b2d9      	uxtb	r1, r3
 800548e:	2909      	cmp	r1, #9
 8005490:	d92a      	bls.n	80054e8 <_strtod_l+0x1b8>
 8005492:	9907      	ldr	r1, [sp, #28]
 8005494:	462a      	mov	r2, r5
 8005496:	f003 f8de 	bl	8008656 <strncmp>
 800549a:	2800      	cmp	r0, #0
 800549c:	d033      	beq.n	8005506 <_strtod_l+0x1d6>
 800549e:	2000      	movs	r0, #0
 80054a0:	9b06      	ldr	r3, [sp, #24]
 80054a2:	463a      	mov	r2, r7
 80054a4:	4601      	mov	r1, r0
 80054a6:	4607      	mov	r7, r0
 80054a8:	2a65      	cmp	r2, #101	; 0x65
 80054aa:	d001      	beq.n	80054b0 <_strtod_l+0x180>
 80054ac:	2a45      	cmp	r2, #69	; 0x45
 80054ae:	d117      	bne.n	80054e0 <_strtod_l+0x1b0>
 80054b0:	b91b      	cbnz	r3, 80054ba <_strtod_l+0x18a>
 80054b2:	9b04      	ldr	r3, [sp, #16]
 80054b4:	4303      	orrs	r3, r0
 80054b6:	d09c      	beq.n	80053f2 <_strtod_l+0xc2>
 80054b8:	2300      	movs	r3, #0
 80054ba:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 80054be:	f10b 0201 	add.w	r2, fp, #1
 80054c2:	9211      	str	r2, [sp, #68]	; 0x44
 80054c4:	f89b 2001 	ldrb.w	r2, [fp, #1]
 80054c8:	2a2b      	cmp	r2, #43	; 0x2b
 80054ca:	d071      	beq.n	80055b0 <_strtod_l+0x280>
 80054cc:	2a2d      	cmp	r2, #45	; 0x2d
 80054ce:	d077      	beq.n	80055c0 <_strtod_l+0x290>
 80054d0:	f04f 0e00 	mov.w	lr, #0
 80054d4:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80054d8:	2d09      	cmp	r5, #9
 80054da:	d97f      	bls.n	80055dc <_strtod_l+0x2ac>
 80054dc:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 80054e0:	2500      	movs	r5, #0
 80054e2:	e09b      	b.n	800561c <_strtod_l+0x2ec>
 80054e4:	2300      	movs	r3, #0
 80054e6:	e7c3      	b.n	8005470 <_strtod_l+0x140>
 80054e8:	9906      	ldr	r1, [sp, #24]
 80054ea:	2908      	cmp	r1, #8
 80054ec:	bfdd      	ittte	le
 80054ee:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80054f0:	fb02 3301 	mlale	r3, r2, r1, r3
 80054f4:	9309      	strle	r3, [sp, #36]	; 0x24
 80054f6:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80054fa:	9b06      	ldr	r3, [sp, #24]
 80054fc:	3001      	adds	r0, #1
 80054fe:	3301      	adds	r3, #1
 8005500:	9306      	str	r3, [sp, #24]
 8005502:	9011      	str	r0, [sp, #68]	; 0x44
 8005504:	e7be      	b.n	8005484 <_strtod_l+0x154>
 8005506:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005508:	195a      	adds	r2, r3, r5
 800550a:	9211      	str	r2, [sp, #68]	; 0x44
 800550c:	5d5a      	ldrb	r2, [r3, r5]
 800550e:	9b06      	ldr	r3, [sp, #24]
 8005510:	b3a3      	cbz	r3, 800557c <_strtod_l+0x24c>
 8005512:	4607      	mov	r7, r0
 8005514:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005518:	2909      	cmp	r1, #9
 800551a:	d912      	bls.n	8005542 <_strtod_l+0x212>
 800551c:	2101      	movs	r1, #1
 800551e:	e7c3      	b.n	80054a8 <_strtod_l+0x178>
 8005520:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005522:	1c5a      	adds	r2, r3, #1
 8005524:	9211      	str	r2, [sp, #68]	; 0x44
 8005526:	785a      	ldrb	r2, [r3, #1]
 8005528:	3001      	adds	r0, #1
 800552a:	2a30      	cmp	r2, #48	; 0x30
 800552c:	d0f8      	beq.n	8005520 <_strtod_l+0x1f0>
 800552e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005532:	2b08      	cmp	r3, #8
 8005534:	f200 8497 	bhi.w	8005e66 <_strtod_l+0xb36>
 8005538:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800553a:	930a      	str	r3, [sp, #40]	; 0x28
 800553c:	4607      	mov	r7, r0
 800553e:	2000      	movs	r0, #0
 8005540:	4603      	mov	r3, r0
 8005542:	3a30      	subs	r2, #48	; 0x30
 8005544:	f100 0101 	add.w	r1, r0, #1
 8005548:	d012      	beq.n	8005570 <_strtod_l+0x240>
 800554a:	440f      	add	r7, r1
 800554c:	eb00 0c03 	add.w	ip, r0, r3
 8005550:	4619      	mov	r1, r3
 8005552:	250a      	movs	r5, #10
 8005554:	4561      	cmp	r1, ip
 8005556:	d113      	bne.n	8005580 <_strtod_l+0x250>
 8005558:	1819      	adds	r1, r3, r0
 800555a:	2908      	cmp	r1, #8
 800555c:	f103 0301 	add.w	r3, r3, #1
 8005560:	4403      	add	r3, r0
 8005562:	dc1c      	bgt.n	800559e <_strtod_l+0x26e>
 8005564:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005566:	210a      	movs	r1, #10
 8005568:	fb01 2200 	mla	r2, r1, r0, r2
 800556c:	9209      	str	r2, [sp, #36]	; 0x24
 800556e:	2100      	movs	r1, #0
 8005570:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005572:	1c50      	adds	r0, r2, #1
 8005574:	9011      	str	r0, [sp, #68]	; 0x44
 8005576:	7852      	ldrb	r2, [r2, #1]
 8005578:	4608      	mov	r0, r1
 800557a:	e7cb      	b.n	8005514 <_strtod_l+0x1e4>
 800557c:	9806      	ldr	r0, [sp, #24]
 800557e:	e7d4      	b.n	800552a <_strtod_l+0x1fa>
 8005580:	2908      	cmp	r1, #8
 8005582:	dc04      	bgt.n	800558e <_strtod_l+0x25e>
 8005584:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005586:	436e      	muls	r6, r5
 8005588:	9609      	str	r6, [sp, #36]	; 0x24
 800558a:	3101      	adds	r1, #1
 800558c:	e7e2      	b.n	8005554 <_strtod_l+0x224>
 800558e:	f101 0e01 	add.w	lr, r1, #1
 8005592:	f1be 0f10 	cmp.w	lr, #16
 8005596:	bfd8      	it	le
 8005598:	fb05 fa0a 	mulle.w	sl, r5, sl
 800559c:	e7f5      	b.n	800558a <_strtod_l+0x25a>
 800559e:	2b10      	cmp	r3, #16
 80055a0:	bfdc      	itt	le
 80055a2:	210a      	movle	r1, #10
 80055a4:	fb01 2a0a 	mlale	sl, r1, sl, r2
 80055a8:	e7e1      	b.n	800556e <_strtod_l+0x23e>
 80055aa:	2700      	movs	r7, #0
 80055ac:	2101      	movs	r1, #1
 80055ae:	e780      	b.n	80054b2 <_strtod_l+0x182>
 80055b0:	f04f 0e00 	mov.w	lr, #0
 80055b4:	f10b 0202 	add.w	r2, fp, #2
 80055b8:	9211      	str	r2, [sp, #68]	; 0x44
 80055ba:	f89b 2002 	ldrb.w	r2, [fp, #2]
 80055be:	e789      	b.n	80054d4 <_strtod_l+0x1a4>
 80055c0:	f04f 0e01 	mov.w	lr, #1
 80055c4:	e7f6      	b.n	80055b4 <_strtod_l+0x284>
 80055c6:	bf00      	nop
 80055c8:	0800901c 	.word	0x0800901c
 80055cc:	08008d70 	.word	0x08008d70
 80055d0:	7ff00000 	.word	0x7ff00000
 80055d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80055d6:	1c55      	adds	r5, r2, #1
 80055d8:	9511      	str	r5, [sp, #68]	; 0x44
 80055da:	7852      	ldrb	r2, [r2, #1]
 80055dc:	2a30      	cmp	r2, #48	; 0x30
 80055de:	d0f9      	beq.n	80055d4 <_strtod_l+0x2a4>
 80055e0:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 80055e4:	2d08      	cmp	r5, #8
 80055e6:	f63f af7b 	bhi.w	80054e0 <_strtod_l+0x1b0>
 80055ea:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80055ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80055f0:	9207      	str	r2, [sp, #28]
 80055f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80055f4:	1c55      	adds	r5, r2, #1
 80055f6:	9511      	str	r5, [sp, #68]	; 0x44
 80055f8:	7852      	ldrb	r2, [r2, #1]
 80055fa:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80055fe:	2e09      	cmp	r6, #9
 8005600:	d937      	bls.n	8005672 <_strtod_l+0x342>
 8005602:	9e07      	ldr	r6, [sp, #28]
 8005604:	1bad      	subs	r5, r5, r6
 8005606:	2d08      	cmp	r5, #8
 8005608:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800560c:	dc02      	bgt.n	8005614 <_strtod_l+0x2e4>
 800560e:	4565      	cmp	r5, ip
 8005610:	bfa8      	it	ge
 8005612:	4665      	movge	r5, ip
 8005614:	f1be 0f00 	cmp.w	lr, #0
 8005618:	d000      	beq.n	800561c <_strtod_l+0x2ec>
 800561a:	426d      	negs	r5, r5
 800561c:	2b00      	cmp	r3, #0
 800561e:	d14d      	bne.n	80056bc <_strtod_l+0x38c>
 8005620:	9b04      	ldr	r3, [sp, #16]
 8005622:	4303      	orrs	r3, r0
 8005624:	f47f aec8 	bne.w	80053b8 <_strtod_l+0x88>
 8005628:	2900      	cmp	r1, #0
 800562a:	f47f aee2 	bne.w	80053f2 <_strtod_l+0xc2>
 800562e:	2a69      	cmp	r2, #105	; 0x69
 8005630:	d027      	beq.n	8005682 <_strtod_l+0x352>
 8005632:	dc24      	bgt.n	800567e <_strtod_l+0x34e>
 8005634:	2a49      	cmp	r2, #73	; 0x49
 8005636:	d024      	beq.n	8005682 <_strtod_l+0x352>
 8005638:	2a4e      	cmp	r2, #78	; 0x4e
 800563a:	f47f aeda 	bne.w	80053f2 <_strtod_l+0xc2>
 800563e:	4996      	ldr	r1, [pc, #600]	; (8005898 <_strtod_l+0x568>)
 8005640:	a811      	add	r0, sp, #68	; 0x44
 8005642:	f001 fe63 	bl	800730c <__match>
 8005646:	2800      	cmp	r0, #0
 8005648:	f43f aed3 	beq.w	80053f2 <_strtod_l+0xc2>
 800564c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800564e:	781b      	ldrb	r3, [r3, #0]
 8005650:	2b28      	cmp	r3, #40	; 0x28
 8005652:	d12d      	bne.n	80056b0 <_strtod_l+0x380>
 8005654:	4991      	ldr	r1, [pc, #580]	; (800589c <_strtod_l+0x56c>)
 8005656:	aa14      	add	r2, sp, #80	; 0x50
 8005658:	a811      	add	r0, sp, #68	; 0x44
 800565a:	f001 fe6b 	bl	8007334 <__hexnan>
 800565e:	2805      	cmp	r0, #5
 8005660:	d126      	bne.n	80056b0 <_strtod_l+0x380>
 8005662:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005664:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005668:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800566c:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005670:	e6a2      	b.n	80053b8 <_strtod_l+0x88>
 8005672:	250a      	movs	r5, #10
 8005674:	fb05 250c 	mla	r5, r5, ip, r2
 8005678:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800567c:	e7b9      	b.n	80055f2 <_strtod_l+0x2c2>
 800567e:	2a6e      	cmp	r2, #110	; 0x6e
 8005680:	e7db      	b.n	800563a <_strtod_l+0x30a>
 8005682:	4987      	ldr	r1, [pc, #540]	; (80058a0 <_strtod_l+0x570>)
 8005684:	a811      	add	r0, sp, #68	; 0x44
 8005686:	f001 fe41 	bl	800730c <__match>
 800568a:	2800      	cmp	r0, #0
 800568c:	f43f aeb1 	beq.w	80053f2 <_strtod_l+0xc2>
 8005690:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005692:	4984      	ldr	r1, [pc, #528]	; (80058a4 <_strtod_l+0x574>)
 8005694:	3b01      	subs	r3, #1
 8005696:	a811      	add	r0, sp, #68	; 0x44
 8005698:	9311      	str	r3, [sp, #68]	; 0x44
 800569a:	f001 fe37 	bl	800730c <__match>
 800569e:	b910      	cbnz	r0, 80056a6 <_strtod_l+0x376>
 80056a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80056a2:	3301      	adds	r3, #1
 80056a4:	9311      	str	r3, [sp, #68]	; 0x44
 80056a6:	f8df 9210 	ldr.w	r9, [pc, #528]	; 80058b8 <_strtod_l+0x588>
 80056aa:	f04f 0800 	mov.w	r8, #0
 80056ae:	e683      	b.n	80053b8 <_strtod_l+0x88>
 80056b0:	487d      	ldr	r0, [pc, #500]	; (80058a8 <_strtod_l+0x578>)
 80056b2:	f002 ff75 	bl	80085a0 <nan>
 80056b6:	ec59 8b10 	vmov	r8, r9, d0
 80056ba:	e67d      	b.n	80053b8 <_strtod_l+0x88>
 80056bc:	1bea      	subs	r2, r5, r7
 80056be:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80056c2:	9207      	str	r2, [sp, #28]
 80056c4:	9a06      	ldr	r2, [sp, #24]
 80056c6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80056ca:	2a00      	cmp	r2, #0
 80056cc:	bf08      	it	eq
 80056ce:	461a      	moveq	r2, r3
 80056d0:	2b10      	cmp	r3, #16
 80056d2:	9206      	str	r2, [sp, #24]
 80056d4:	461a      	mov	r2, r3
 80056d6:	bfa8      	it	ge
 80056d8:	2210      	movge	r2, #16
 80056da:	2b09      	cmp	r3, #9
 80056dc:	ec59 8b17 	vmov	r8, r9, d7
 80056e0:	dd0c      	ble.n	80056fc <_strtod_l+0x3cc>
 80056e2:	4972      	ldr	r1, [pc, #456]	; (80058ac <_strtod_l+0x57c>)
 80056e4:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80056e8:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 80056ec:	ee06 aa90 	vmov	s13, sl
 80056f0:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 80056f4:	eea7 6b05 	vfma.f64	d6, d7, d5
 80056f8:	ec59 8b16 	vmov	r8, r9, d6
 80056fc:	2b0f      	cmp	r3, #15
 80056fe:	dc36      	bgt.n	800576e <_strtod_l+0x43e>
 8005700:	9907      	ldr	r1, [sp, #28]
 8005702:	2900      	cmp	r1, #0
 8005704:	f43f ae58 	beq.w	80053b8 <_strtod_l+0x88>
 8005708:	dd23      	ble.n	8005752 <_strtod_l+0x422>
 800570a:	2916      	cmp	r1, #22
 800570c:	dc0b      	bgt.n	8005726 <_strtod_l+0x3f6>
 800570e:	4b67      	ldr	r3, [pc, #412]	; (80058ac <_strtod_l+0x57c>)
 8005710:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005714:	ed93 7b00 	vldr	d7, [r3]
 8005718:	ec49 8b16 	vmov	d6, r8, r9
 800571c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005720:	ec59 8b17 	vmov	r8, r9, d7
 8005724:	e648      	b.n	80053b8 <_strtod_l+0x88>
 8005726:	9807      	ldr	r0, [sp, #28]
 8005728:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800572c:	4281      	cmp	r1, r0
 800572e:	db1e      	blt.n	800576e <_strtod_l+0x43e>
 8005730:	4a5e      	ldr	r2, [pc, #376]	; (80058ac <_strtod_l+0x57c>)
 8005732:	f1c3 030f 	rsb	r3, r3, #15
 8005736:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800573a:	ed91 7b00 	vldr	d7, [r1]
 800573e:	ec49 8b16 	vmov	d6, r8, r9
 8005742:	1ac3      	subs	r3, r0, r3
 8005744:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8005748:	ee27 7b06 	vmul.f64	d7, d7, d6
 800574c:	ed92 6b00 	vldr	d6, [r2]
 8005750:	e7e4      	b.n	800571c <_strtod_l+0x3ec>
 8005752:	9907      	ldr	r1, [sp, #28]
 8005754:	3116      	adds	r1, #22
 8005756:	db0a      	blt.n	800576e <_strtod_l+0x43e>
 8005758:	4b54      	ldr	r3, [pc, #336]	; (80058ac <_strtod_l+0x57c>)
 800575a:	1b7d      	subs	r5, r7, r5
 800575c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005760:	ed95 7b00 	vldr	d7, [r5]
 8005764:	ec49 8b16 	vmov	d6, r8, r9
 8005768:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800576c:	e7d8      	b.n	8005720 <_strtod_l+0x3f0>
 800576e:	9907      	ldr	r1, [sp, #28]
 8005770:	1a9a      	subs	r2, r3, r2
 8005772:	440a      	add	r2, r1
 8005774:	2a00      	cmp	r2, #0
 8005776:	dd6f      	ble.n	8005858 <_strtod_l+0x528>
 8005778:	f012 000f 	ands.w	r0, r2, #15
 800577c:	d00a      	beq.n	8005794 <_strtod_l+0x464>
 800577e:	494b      	ldr	r1, [pc, #300]	; (80058ac <_strtod_l+0x57c>)
 8005780:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005784:	ed91 7b00 	vldr	d7, [r1]
 8005788:	ec49 8b16 	vmov	d6, r8, r9
 800578c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005790:	ec59 8b17 	vmov	r8, r9, d7
 8005794:	f032 020f 	bics.w	r2, r2, #15
 8005798:	d04f      	beq.n	800583a <_strtod_l+0x50a>
 800579a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800579e:	dd22      	ble.n	80057e6 <_strtod_l+0x4b6>
 80057a0:	2500      	movs	r5, #0
 80057a2:	462e      	mov	r6, r5
 80057a4:	9506      	str	r5, [sp, #24]
 80057a6:	462f      	mov	r7, r5
 80057a8:	2322      	movs	r3, #34	; 0x22
 80057aa:	f8df 910c 	ldr.w	r9, [pc, #268]	; 80058b8 <_strtod_l+0x588>
 80057ae:	6023      	str	r3, [r4, #0]
 80057b0:	f04f 0800 	mov.w	r8, #0
 80057b4:	9b06      	ldr	r3, [sp, #24]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f43f adfe 	beq.w	80053b8 <_strtod_l+0x88>
 80057bc:	9912      	ldr	r1, [sp, #72]	; 0x48
 80057be:	4620      	mov	r0, r4
 80057c0:	f001 fec4 	bl	800754c <_Bfree>
 80057c4:	4639      	mov	r1, r7
 80057c6:	4620      	mov	r0, r4
 80057c8:	f001 fec0 	bl	800754c <_Bfree>
 80057cc:	4631      	mov	r1, r6
 80057ce:	4620      	mov	r0, r4
 80057d0:	f001 febc 	bl	800754c <_Bfree>
 80057d4:	9906      	ldr	r1, [sp, #24]
 80057d6:	4620      	mov	r0, r4
 80057d8:	f001 feb8 	bl	800754c <_Bfree>
 80057dc:	4629      	mov	r1, r5
 80057de:	4620      	mov	r0, r4
 80057e0:	f001 feb4 	bl	800754c <_Bfree>
 80057e4:	e5e8      	b.n	80053b8 <_strtod_l+0x88>
 80057e6:	2000      	movs	r0, #0
 80057e8:	ec49 8b17 	vmov	d7, r8, r9
 80057ec:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 80058b0 <_strtod_l+0x580>
 80057f0:	1112      	asrs	r2, r2, #4
 80057f2:	4601      	mov	r1, r0
 80057f4:	2a01      	cmp	r2, #1
 80057f6:	dc23      	bgt.n	8005840 <_strtod_l+0x510>
 80057f8:	b108      	cbz	r0, 80057fe <_strtod_l+0x4ce>
 80057fa:	ec59 8b17 	vmov	r8, r9, d7
 80057fe:	4a2c      	ldr	r2, [pc, #176]	; (80058b0 <_strtod_l+0x580>)
 8005800:	482c      	ldr	r0, [pc, #176]	; (80058b4 <_strtod_l+0x584>)
 8005802:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005806:	ed92 7b00 	vldr	d7, [r2]
 800580a:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800580e:	ec49 8b16 	vmov	d6, r8, r9
 8005812:	4a29      	ldr	r2, [pc, #164]	; (80058b8 <_strtod_l+0x588>)
 8005814:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005818:	ee17 1a90 	vmov	r1, s15
 800581c:	400a      	ands	r2, r1
 800581e:	4282      	cmp	r2, r0
 8005820:	ec59 8b17 	vmov	r8, r9, d7
 8005824:	d8bc      	bhi.n	80057a0 <_strtod_l+0x470>
 8005826:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800582a:	4282      	cmp	r2, r0
 800582c:	bf86      	itte	hi
 800582e:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 80058bc <_strtod_l+0x58c>
 8005832:	f04f 38ff 	movhi.w	r8, #4294967295
 8005836:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800583a:	2200      	movs	r2, #0
 800583c:	9204      	str	r2, [sp, #16]
 800583e:	e078      	b.n	8005932 <_strtod_l+0x602>
 8005840:	07d6      	lsls	r6, r2, #31
 8005842:	d504      	bpl.n	800584e <_strtod_l+0x51e>
 8005844:	ed9c 6b00 	vldr	d6, [ip]
 8005848:	2001      	movs	r0, #1
 800584a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800584e:	3101      	adds	r1, #1
 8005850:	1052      	asrs	r2, r2, #1
 8005852:	f10c 0c08 	add.w	ip, ip, #8
 8005856:	e7cd      	b.n	80057f4 <_strtod_l+0x4c4>
 8005858:	d0ef      	beq.n	800583a <_strtod_l+0x50a>
 800585a:	4252      	negs	r2, r2
 800585c:	f012 000f 	ands.w	r0, r2, #15
 8005860:	d00a      	beq.n	8005878 <_strtod_l+0x548>
 8005862:	4912      	ldr	r1, [pc, #72]	; (80058ac <_strtod_l+0x57c>)
 8005864:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005868:	ed91 7b00 	vldr	d7, [r1]
 800586c:	ec49 8b16 	vmov	d6, r8, r9
 8005870:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005874:	ec59 8b17 	vmov	r8, r9, d7
 8005878:	1112      	asrs	r2, r2, #4
 800587a:	d0de      	beq.n	800583a <_strtod_l+0x50a>
 800587c:	2a1f      	cmp	r2, #31
 800587e:	dd1f      	ble.n	80058c0 <_strtod_l+0x590>
 8005880:	2500      	movs	r5, #0
 8005882:	462e      	mov	r6, r5
 8005884:	9506      	str	r5, [sp, #24]
 8005886:	462f      	mov	r7, r5
 8005888:	2322      	movs	r3, #34	; 0x22
 800588a:	f04f 0800 	mov.w	r8, #0
 800588e:	f04f 0900 	mov.w	r9, #0
 8005892:	6023      	str	r3, [r4, #0]
 8005894:	e78e      	b.n	80057b4 <_strtod_l+0x484>
 8005896:	bf00      	nop
 8005898:	08008d41 	.word	0x08008d41
 800589c:	08008d84 	.word	0x08008d84
 80058a0:	08008d39 	.word	0x08008d39
 80058a4:	08008ec4 	.word	0x08008ec4
 80058a8:	080091d8 	.word	0x080091d8
 80058ac:	080090b8 	.word	0x080090b8
 80058b0:	08009090 	.word	0x08009090
 80058b4:	7ca00000 	.word	0x7ca00000
 80058b8:	7ff00000 	.word	0x7ff00000
 80058bc:	7fefffff 	.word	0x7fefffff
 80058c0:	f012 0110 	ands.w	r1, r2, #16
 80058c4:	bf18      	it	ne
 80058c6:	216a      	movne	r1, #106	; 0x6a
 80058c8:	9104      	str	r1, [sp, #16]
 80058ca:	ec49 8b17 	vmov	d7, r8, r9
 80058ce:	49be      	ldr	r1, [pc, #760]	; (8005bc8 <_strtod_l+0x898>)
 80058d0:	2000      	movs	r0, #0
 80058d2:	07d6      	lsls	r6, r2, #31
 80058d4:	d504      	bpl.n	80058e0 <_strtod_l+0x5b0>
 80058d6:	ed91 6b00 	vldr	d6, [r1]
 80058da:	2001      	movs	r0, #1
 80058dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80058e0:	1052      	asrs	r2, r2, #1
 80058e2:	f101 0108 	add.w	r1, r1, #8
 80058e6:	d1f4      	bne.n	80058d2 <_strtod_l+0x5a2>
 80058e8:	b108      	cbz	r0, 80058ee <_strtod_l+0x5be>
 80058ea:	ec59 8b17 	vmov	r8, r9, d7
 80058ee:	9a04      	ldr	r2, [sp, #16]
 80058f0:	b1c2      	cbz	r2, 8005924 <_strtod_l+0x5f4>
 80058f2:	f3c9 510a 	ubfx	r1, r9, #20, #11
 80058f6:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 80058fa:	2a00      	cmp	r2, #0
 80058fc:	4648      	mov	r0, r9
 80058fe:	dd11      	ble.n	8005924 <_strtod_l+0x5f4>
 8005900:	2a1f      	cmp	r2, #31
 8005902:	f340 812e 	ble.w	8005b62 <_strtod_l+0x832>
 8005906:	2a34      	cmp	r2, #52	; 0x34
 8005908:	bfde      	ittt	le
 800590a:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800590e:	f04f 32ff 	movle.w	r2, #4294967295
 8005912:	fa02 f101 	lslle.w	r1, r2, r1
 8005916:	f04f 0800 	mov.w	r8, #0
 800591a:	bfcc      	ite	gt
 800591c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005920:	ea01 0900 	andle.w	r9, r1, r0
 8005924:	ec49 8b17 	vmov	d7, r8, r9
 8005928:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800592c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005930:	d0a6      	beq.n	8005880 <_strtod_l+0x550>
 8005932:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005934:	9200      	str	r2, [sp, #0]
 8005936:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005938:	9a06      	ldr	r2, [sp, #24]
 800593a:	4620      	mov	r0, r4
 800593c:	f001 fe6e 	bl	800761c <__s2b>
 8005940:	9006      	str	r0, [sp, #24]
 8005942:	2800      	cmp	r0, #0
 8005944:	f43f af2c 	beq.w	80057a0 <_strtod_l+0x470>
 8005948:	9b07      	ldr	r3, [sp, #28]
 800594a:	1b7d      	subs	r5, r7, r5
 800594c:	2b00      	cmp	r3, #0
 800594e:	bfb4      	ite	lt
 8005950:	462b      	movlt	r3, r5
 8005952:	2300      	movge	r3, #0
 8005954:	9309      	str	r3, [sp, #36]	; 0x24
 8005956:	9b07      	ldr	r3, [sp, #28]
 8005958:	ed9f 9b93 	vldr	d9, [pc, #588]	; 8005ba8 <_strtod_l+0x878>
 800595c:	ed9f ab94 	vldr	d10, [pc, #592]	; 8005bb0 <_strtod_l+0x880>
 8005960:	ed9f bb95 	vldr	d11, [pc, #596]	; 8005bb8 <_strtod_l+0x888>
 8005964:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005968:	2500      	movs	r5, #0
 800596a:	930c      	str	r3, [sp, #48]	; 0x30
 800596c:	462e      	mov	r6, r5
 800596e:	9b06      	ldr	r3, [sp, #24]
 8005970:	4620      	mov	r0, r4
 8005972:	6859      	ldr	r1, [r3, #4]
 8005974:	f001 fdaa 	bl	80074cc <_Balloc>
 8005978:	4607      	mov	r7, r0
 800597a:	2800      	cmp	r0, #0
 800597c:	f43f af14 	beq.w	80057a8 <_strtod_l+0x478>
 8005980:	9b06      	ldr	r3, [sp, #24]
 8005982:	691a      	ldr	r2, [r3, #16]
 8005984:	3202      	adds	r2, #2
 8005986:	f103 010c 	add.w	r1, r3, #12
 800598a:	0092      	lsls	r2, r2, #2
 800598c:	300c      	adds	r0, #12
 800598e:	f001 fd8f 	bl	80074b0 <memcpy>
 8005992:	ec49 8b10 	vmov	d0, r8, r9
 8005996:	aa14      	add	r2, sp, #80	; 0x50
 8005998:	a913      	add	r1, sp, #76	; 0x4c
 800599a:	4620      	mov	r0, r4
 800599c:	f002 f984 	bl	8007ca8 <__d2b>
 80059a0:	ec49 8b18 	vmov	d8, r8, r9
 80059a4:	9012      	str	r0, [sp, #72]	; 0x48
 80059a6:	2800      	cmp	r0, #0
 80059a8:	f43f aefe 	beq.w	80057a8 <_strtod_l+0x478>
 80059ac:	2101      	movs	r1, #1
 80059ae:	4620      	mov	r0, r4
 80059b0:	f001 fece 	bl	8007750 <__i2b>
 80059b4:	4606      	mov	r6, r0
 80059b6:	2800      	cmp	r0, #0
 80059b8:	f43f aef6 	beq.w	80057a8 <_strtod_l+0x478>
 80059bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80059be:	9914      	ldr	r1, [sp, #80]	; 0x50
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	bfab      	itete	ge
 80059c4:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 80059c6:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 80059c8:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 80059cc:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 80059d0:	bfac      	ite	ge
 80059d2:	eb03 0b02 	addge.w	fp, r3, r2
 80059d6:	eba2 0a03 	sublt.w	sl, r2, r3
 80059da:	9a04      	ldr	r2, [sp, #16]
 80059dc:	1a9b      	subs	r3, r3, r2
 80059de:	440b      	add	r3, r1
 80059e0:	4a7a      	ldr	r2, [pc, #488]	; (8005bcc <_strtod_l+0x89c>)
 80059e2:	3b01      	subs	r3, #1
 80059e4:	4293      	cmp	r3, r2
 80059e6:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 80059ea:	f280 80cd 	bge.w	8005b88 <_strtod_l+0x858>
 80059ee:	1ad2      	subs	r2, r2, r3
 80059f0:	2a1f      	cmp	r2, #31
 80059f2:	eba1 0102 	sub.w	r1, r1, r2
 80059f6:	f04f 0001 	mov.w	r0, #1
 80059fa:	f300 80b9 	bgt.w	8005b70 <_strtod_l+0x840>
 80059fe:	fa00 f302 	lsl.w	r3, r0, r2
 8005a02:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a04:	2300      	movs	r3, #0
 8005a06:	930a      	str	r3, [sp, #40]	; 0x28
 8005a08:	eb0b 0301 	add.w	r3, fp, r1
 8005a0c:	9a04      	ldr	r2, [sp, #16]
 8005a0e:	459b      	cmp	fp, r3
 8005a10:	448a      	add	sl, r1
 8005a12:	4492      	add	sl, r2
 8005a14:	465a      	mov	r2, fp
 8005a16:	bfa8      	it	ge
 8005a18:	461a      	movge	r2, r3
 8005a1a:	4552      	cmp	r2, sl
 8005a1c:	bfa8      	it	ge
 8005a1e:	4652      	movge	r2, sl
 8005a20:	2a00      	cmp	r2, #0
 8005a22:	bfc2      	ittt	gt
 8005a24:	1a9b      	subgt	r3, r3, r2
 8005a26:	ebaa 0a02 	subgt.w	sl, sl, r2
 8005a2a:	ebab 0b02 	subgt.w	fp, fp, r2
 8005a2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a30:	2a00      	cmp	r2, #0
 8005a32:	dd18      	ble.n	8005a66 <_strtod_l+0x736>
 8005a34:	4631      	mov	r1, r6
 8005a36:	4620      	mov	r0, r4
 8005a38:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a3a:	f001 ff49 	bl	80078d0 <__pow5mult>
 8005a3e:	4606      	mov	r6, r0
 8005a40:	2800      	cmp	r0, #0
 8005a42:	f43f aeb1 	beq.w	80057a8 <_strtod_l+0x478>
 8005a46:	4601      	mov	r1, r0
 8005a48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a4a:	4620      	mov	r0, r4
 8005a4c:	f001 fe96 	bl	800777c <__multiply>
 8005a50:	900e      	str	r0, [sp, #56]	; 0x38
 8005a52:	2800      	cmp	r0, #0
 8005a54:	f43f aea8 	beq.w	80057a8 <_strtod_l+0x478>
 8005a58:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	f001 fd76 	bl	800754c <_Bfree>
 8005a60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a64:	9212      	str	r2, [sp, #72]	; 0x48
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f300 8093 	bgt.w	8005b92 <_strtod_l+0x862>
 8005a6c:	9b07      	ldr	r3, [sp, #28]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	dd08      	ble.n	8005a84 <_strtod_l+0x754>
 8005a72:	4639      	mov	r1, r7
 8005a74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a76:	4620      	mov	r0, r4
 8005a78:	f001 ff2a 	bl	80078d0 <__pow5mult>
 8005a7c:	4607      	mov	r7, r0
 8005a7e:	2800      	cmp	r0, #0
 8005a80:	f43f ae92 	beq.w	80057a8 <_strtod_l+0x478>
 8005a84:	f1ba 0f00 	cmp.w	sl, #0
 8005a88:	dd08      	ble.n	8005a9c <_strtod_l+0x76c>
 8005a8a:	4639      	mov	r1, r7
 8005a8c:	4652      	mov	r2, sl
 8005a8e:	4620      	mov	r0, r4
 8005a90:	f001 ff78 	bl	8007984 <__lshift>
 8005a94:	4607      	mov	r7, r0
 8005a96:	2800      	cmp	r0, #0
 8005a98:	f43f ae86 	beq.w	80057a8 <_strtod_l+0x478>
 8005a9c:	f1bb 0f00 	cmp.w	fp, #0
 8005aa0:	dd08      	ble.n	8005ab4 <_strtod_l+0x784>
 8005aa2:	4631      	mov	r1, r6
 8005aa4:	465a      	mov	r2, fp
 8005aa6:	4620      	mov	r0, r4
 8005aa8:	f001 ff6c 	bl	8007984 <__lshift>
 8005aac:	4606      	mov	r6, r0
 8005aae:	2800      	cmp	r0, #0
 8005ab0:	f43f ae7a 	beq.w	80057a8 <_strtod_l+0x478>
 8005ab4:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005ab6:	463a      	mov	r2, r7
 8005ab8:	4620      	mov	r0, r4
 8005aba:	f001 ffef 	bl	8007a9c <__mdiff>
 8005abe:	4605      	mov	r5, r0
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	f43f ae71 	beq.w	80057a8 <_strtod_l+0x478>
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8005acc:	60c3      	str	r3, [r0, #12]
 8005ace:	4631      	mov	r1, r6
 8005ad0:	f001 ffc8 	bl	8007a64 <__mcmp>
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	da7d      	bge.n	8005bd4 <_strtod_l+0x8a4>
 8005ad8:	ea5a 0308 	orrs.w	r3, sl, r8
 8005adc:	f040 80a3 	bne.w	8005c26 <_strtod_l+0x8f6>
 8005ae0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f040 809e 	bne.w	8005c26 <_strtod_l+0x8f6>
 8005aea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005aee:	0d1b      	lsrs	r3, r3, #20
 8005af0:	051b      	lsls	r3, r3, #20
 8005af2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005af6:	f240 8096 	bls.w	8005c26 <_strtod_l+0x8f6>
 8005afa:	696b      	ldr	r3, [r5, #20]
 8005afc:	b91b      	cbnz	r3, 8005b06 <_strtod_l+0x7d6>
 8005afe:	692b      	ldr	r3, [r5, #16]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	f340 8090 	ble.w	8005c26 <_strtod_l+0x8f6>
 8005b06:	4629      	mov	r1, r5
 8005b08:	2201      	movs	r2, #1
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f001 ff3a 	bl	8007984 <__lshift>
 8005b10:	4631      	mov	r1, r6
 8005b12:	4605      	mov	r5, r0
 8005b14:	f001 ffa6 	bl	8007a64 <__mcmp>
 8005b18:	2800      	cmp	r0, #0
 8005b1a:	f340 8084 	ble.w	8005c26 <_strtod_l+0x8f6>
 8005b1e:	9904      	ldr	r1, [sp, #16]
 8005b20:	4a2b      	ldr	r2, [pc, #172]	; (8005bd0 <_strtod_l+0x8a0>)
 8005b22:	464b      	mov	r3, r9
 8005b24:	2900      	cmp	r1, #0
 8005b26:	f000 809d 	beq.w	8005c64 <_strtod_l+0x934>
 8005b2a:	ea02 0109 	and.w	r1, r2, r9
 8005b2e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005b32:	f300 8097 	bgt.w	8005c64 <_strtod_l+0x934>
 8005b36:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005b3a:	f77f aea5 	ble.w	8005888 <_strtod_l+0x558>
 8005b3e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8005bc0 <_strtod_l+0x890>
 8005b42:	ec49 8b16 	vmov	d6, r8, r9
 8005b46:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005b4a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005b4e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	bf08      	it	eq
 8005b56:	2322      	moveq	r3, #34	; 0x22
 8005b58:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005b5c:	bf08      	it	eq
 8005b5e:	6023      	streq	r3, [r4, #0]
 8005b60:	e62c      	b.n	80057bc <_strtod_l+0x48c>
 8005b62:	f04f 31ff 	mov.w	r1, #4294967295
 8005b66:	fa01 f202 	lsl.w	r2, r1, r2
 8005b6a:	ea02 0808 	and.w	r8, r2, r8
 8005b6e:	e6d9      	b.n	8005924 <_strtod_l+0x5f4>
 8005b70:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8005b74:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8005b78:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8005b7c:	33e2      	adds	r3, #226	; 0xe2
 8005b7e:	fa00 f303 	lsl.w	r3, r0, r3
 8005b82:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8005b86:	e73f      	b.n	8005a08 <_strtod_l+0x6d8>
 8005b88:	2200      	movs	r2, #0
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005b90:	e73a      	b.n	8005a08 <_strtod_l+0x6d8>
 8005b92:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005b94:	461a      	mov	r2, r3
 8005b96:	4620      	mov	r0, r4
 8005b98:	f001 fef4 	bl	8007984 <__lshift>
 8005b9c:	9012      	str	r0, [sp, #72]	; 0x48
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	f47f af64 	bne.w	8005a6c <_strtod_l+0x73c>
 8005ba4:	e600      	b.n	80057a8 <_strtod_l+0x478>
 8005ba6:	bf00      	nop
 8005ba8:	94a03595 	.word	0x94a03595
 8005bac:	3fcfffff 	.word	0x3fcfffff
 8005bb0:	94a03595 	.word	0x94a03595
 8005bb4:	3fdfffff 	.word	0x3fdfffff
 8005bb8:	35afe535 	.word	0x35afe535
 8005bbc:	3fe00000 	.word	0x3fe00000
 8005bc0:	00000000 	.word	0x00000000
 8005bc4:	39500000 	.word	0x39500000
 8005bc8:	08008d98 	.word	0x08008d98
 8005bcc:	fffffc02 	.word	0xfffffc02
 8005bd0:	7ff00000 	.word	0x7ff00000
 8005bd4:	46cb      	mov	fp, r9
 8005bd6:	d15f      	bne.n	8005c98 <_strtod_l+0x968>
 8005bd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005bdc:	f1ba 0f00 	cmp.w	sl, #0
 8005be0:	d02a      	beq.n	8005c38 <_strtod_l+0x908>
 8005be2:	4aa7      	ldr	r2, [pc, #668]	; (8005e80 <_strtod_l+0xb50>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d12b      	bne.n	8005c40 <_strtod_l+0x910>
 8005be8:	9b04      	ldr	r3, [sp, #16]
 8005bea:	4642      	mov	r2, r8
 8005bec:	b1fb      	cbz	r3, 8005c2e <_strtod_l+0x8fe>
 8005bee:	4ba5      	ldr	r3, [pc, #660]	; (8005e84 <_strtod_l+0xb54>)
 8005bf0:	ea09 0303 	and.w	r3, r9, r3
 8005bf4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8005bfc:	d81a      	bhi.n	8005c34 <_strtod_l+0x904>
 8005bfe:	0d1b      	lsrs	r3, r3, #20
 8005c00:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005c04:	fa01 f303 	lsl.w	r3, r1, r3
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d119      	bne.n	8005c40 <_strtod_l+0x910>
 8005c0c:	4b9e      	ldr	r3, [pc, #632]	; (8005e88 <_strtod_l+0xb58>)
 8005c0e:	459b      	cmp	fp, r3
 8005c10:	d102      	bne.n	8005c18 <_strtod_l+0x8e8>
 8005c12:	3201      	adds	r2, #1
 8005c14:	f43f adc8 	beq.w	80057a8 <_strtod_l+0x478>
 8005c18:	4b9a      	ldr	r3, [pc, #616]	; (8005e84 <_strtod_l+0xb54>)
 8005c1a:	ea0b 0303 	and.w	r3, fp, r3
 8005c1e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8005c22:	f04f 0800 	mov.w	r8, #0
 8005c26:	9b04      	ldr	r3, [sp, #16]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d188      	bne.n	8005b3e <_strtod_l+0x80e>
 8005c2c:	e5c6      	b.n	80057bc <_strtod_l+0x48c>
 8005c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005c32:	e7e9      	b.n	8005c08 <_strtod_l+0x8d8>
 8005c34:	460b      	mov	r3, r1
 8005c36:	e7e7      	b.n	8005c08 <_strtod_l+0x8d8>
 8005c38:	ea53 0308 	orrs.w	r3, r3, r8
 8005c3c:	f43f af6f 	beq.w	8005b1e <_strtod_l+0x7ee>
 8005c40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c42:	b1cb      	cbz	r3, 8005c78 <_strtod_l+0x948>
 8005c44:	ea13 0f0b 	tst.w	r3, fp
 8005c48:	d0ed      	beq.n	8005c26 <_strtod_l+0x8f6>
 8005c4a:	9a04      	ldr	r2, [sp, #16]
 8005c4c:	4640      	mov	r0, r8
 8005c4e:	4649      	mov	r1, r9
 8005c50:	f1ba 0f00 	cmp.w	sl, #0
 8005c54:	d014      	beq.n	8005c80 <_strtod_l+0x950>
 8005c56:	f7ff fb51 	bl	80052fc <sulp>
 8005c5a:	ee38 7b00 	vadd.f64	d7, d8, d0
 8005c5e:	ec59 8b17 	vmov	r8, r9, d7
 8005c62:	e7e0      	b.n	8005c26 <_strtod_l+0x8f6>
 8005c64:	4013      	ands	r3, r2
 8005c66:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005c6a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005c6e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005c72:	f04f 38ff 	mov.w	r8, #4294967295
 8005c76:	e7d6      	b.n	8005c26 <_strtod_l+0x8f6>
 8005c78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c7a:	ea13 0f08 	tst.w	r3, r8
 8005c7e:	e7e3      	b.n	8005c48 <_strtod_l+0x918>
 8005c80:	f7ff fb3c 	bl	80052fc <sulp>
 8005c84:	ee38 0b40 	vsub.f64	d0, d8, d0
 8005c88:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8005c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c90:	ec59 8b10 	vmov	r8, r9, d0
 8005c94:	d1c7      	bne.n	8005c26 <_strtod_l+0x8f6>
 8005c96:	e5f7      	b.n	8005888 <_strtod_l+0x558>
 8005c98:	4631      	mov	r1, r6
 8005c9a:	4628      	mov	r0, r5
 8005c9c:	f002 f860 	bl	8007d60 <__ratio>
 8005ca0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8005ca4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8005ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cac:	d865      	bhi.n	8005d7a <_strtod_l+0xa4a>
 8005cae:	f1ba 0f00 	cmp.w	sl, #0
 8005cb2:	d042      	beq.n	8005d3a <_strtod_l+0xa0a>
 8005cb4:	4b75      	ldr	r3, [pc, #468]	; (8005e8c <_strtod_l+0xb5c>)
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8005cbc:	4871      	ldr	r0, [pc, #452]	; (8005e84 <_strtod_l+0xb54>)
 8005cbe:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8005e98 <_strtod_l+0xb68>
 8005cc2:	ea0b 0100 	and.w	r1, fp, r0
 8005cc6:	4561      	cmp	r1, ip
 8005cc8:	f040 808e 	bne.w	8005de8 <_strtod_l+0xab8>
 8005ccc:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8005cd0:	ec49 8b10 	vmov	d0, r8, r9
 8005cd4:	ec43 2b1c 	vmov	d12, r2, r3
 8005cd8:	910a      	str	r1, [sp, #40]	; 0x28
 8005cda:	f001 ff69 	bl	8007bb0 <__ulp>
 8005cde:	ec49 8b1e 	vmov	d14, r8, r9
 8005ce2:	4868      	ldr	r0, [pc, #416]	; (8005e84 <_strtod_l+0xb54>)
 8005ce4:	eeac eb00 	vfma.f64	d14, d12, d0
 8005ce8:	ee1e 3a90 	vmov	r3, s29
 8005cec:	4a68      	ldr	r2, [pc, #416]	; (8005e90 <_strtod_l+0xb60>)
 8005cee:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005cf0:	4018      	ands	r0, r3
 8005cf2:	4290      	cmp	r0, r2
 8005cf4:	ec59 8b1e 	vmov	r8, r9, d14
 8005cf8:	d94e      	bls.n	8005d98 <_strtod_l+0xa68>
 8005cfa:	ee18 3a90 	vmov	r3, s17
 8005cfe:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d104      	bne.n	8005d10 <_strtod_l+0x9e0>
 8005d06:	ee18 3a10 	vmov	r3, s16
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	f43f ad4c 	beq.w	80057a8 <_strtod_l+0x478>
 8005d10:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8005e88 <_strtod_l+0xb58>
 8005d14:	f04f 38ff 	mov.w	r8, #4294967295
 8005d18:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	f001 fc16 	bl	800754c <_Bfree>
 8005d20:	4639      	mov	r1, r7
 8005d22:	4620      	mov	r0, r4
 8005d24:	f001 fc12 	bl	800754c <_Bfree>
 8005d28:	4631      	mov	r1, r6
 8005d2a:	4620      	mov	r0, r4
 8005d2c:	f001 fc0e 	bl	800754c <_Bfree>
 8005d30:	4629      	mov	r1, r5
 8005d32:	4620      	mov	r0, r4
 8005d34:	f001 fc0a 	bl	800754c <_Bfree>
 8005d38:	e619      	b.n	800596e <_strtod_l+0x63e>
 8005d3a:	f1b8 0f00 	cmp.w	r8, #0
 8005d3e:	d112      	bne.n	8005d66 <_strtod_l+0xa36>
 8005d40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005d44:	b9b3      	cbnz	r3, 8005d74 <_strtod_l+0xa44>
 8005d46:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8005d4a:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8005d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d52:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8005d56:	bf58      	it	pl
 8005d58:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 8005d5c:	eeb1 7b4d 	vneg.f64	d7, d13
 8005d60:	ec53 2b17 	vmov	r2, r3, d7
 8005d64:	e7aa      	b.n	8005cbc <_strtod_l+0x98c>
 8005d66:	f1b8 0f01 	cmp.w	r8, #1
 8005d6a:	d103      	bne.n	8005d74 <_strtod_l+0xa44>
 8005d6c:	f1b9 0f00 	cmp.w	r9, #0
 8005d70:	f43f ad8a 	beq.w	8005888 <_strtod_l+0x558>
 8005d74:	4b47      	ldr	r3, [pc, #284]	; (8005e94 <_strtod_l+0xb64>)
 8005d76:	2200      	movs	r2, #0
 8005d78:	e79e      	b.n	8005cb8 <_strtod_l+0x988>
 8005d7a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8005d7e:	ee20 db0d 	vmul.f64	d13, d0, d13
 8005d82:	f1ba 0f00 	cmp.w	sl, #0
 8005d86:	d104      	bne.n	8005d92 <_strtod_l+0xa62>
 8005d88:	eeb1 7b4d 	vneg.f64	d7, d13
 8005d8c:	ec53 2b17 	vmov	r2, r3, d7
 8005d90:	e794      	b.n	8005cbc <_strtod_l+0x98c>
 8005d92:	eeb0 7b4d 	vmov.f64	d7, d13
 8005d96:	e7f9      	b.n	8005d8c <_strtod_l+0xa5c>
 8005d98:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005d9c:	9b04      	ldr	r3, [sp, #16]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1ba      	bne.n	8005d18 <_strtod_l+0x9e8>
 8005da2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005da6:	0d1b      	lsrs	r3, r3, #20
 8005da8:	051b      	lsls	r3, r3, #20
 8005daa:	4299      	cmp	r1, r3
 8005dac:	d1b4      	bne.n	8005d18 <_strtod_l+0x9e8>
 8005dae:	ec51 0b1d 	vmov	r0, r1, d13
 8005db2:	f7fa fc71 	bl	8000698 <__aeabi_d2lz>
 8005db6:	f7fa fc29 	bl	800060c <__aeabi_l2d>
 8005dba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005dbe:	ec41 0b17 	vmov	d7, r0, r1
 8005dc2:	ea43 0308 	orr.w	r3, r3, r8
 8005dc6:	ea53 030a 	orrs.w	r3, r3, sl
 8005dca:	ee3d db47 	vsub.f64	d13, d13, d7
 8005dce:	d03c      	beq.n	8005e4a <_strtod_l+0xb1a>
 8005dd0:	eeb4 dbca 	vcmpe.f64	d13, d10
 8005dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dd8:	f53f acf0 	bmi.w	80057bc <_strtod_l+0x48c>
 8005ddc:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8005de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005de4:	dd98      	ble.n	8005d18 <_strtod_l+0x9e8>
 8005de6:	e4e9      	b.n	80057bc <_strtod_l+0x48c>
 8005de8:	9804      	ldr	r0, [sp, #16]
 8005dea:	b1f0      	cbz	r0, 8005e2a <_strtod_l+0xafa>
 8005dec:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8005df0:	d81b      	bhi.n	8005e2a <_strtod_l+0xafa>
 8005df2:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8005e78 <_strtod_l+0xb48>
 8005df6:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8005dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dfe:	d811      	bhi.n	8005e24 <_strtod_l+0xaf4>
 8005e00:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8005e04:	ee1d 3a10 	vmov	r3, s26
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	bf38      	it	cc
 8005e0c:	2301      	movcc	r3, #1
 8005e0e:	ee0d 3a10 	vmov	s26, r3
 8005e12:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8005e16:	f1ba 0f00 	cmp.w	sl, #0
 8005e1a:	d113      	bne.n	8005e44 <_strtod_l+0xb14>
 8005e1c:	eeb1 7b4d 	vneg.f64	d7, d13
 8005e20:	ec53 2b17 	vmov	r2, r3, d7
 8005e24:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8005e28:	1a43      	subs	r3, r0, r1
 8005e2a:	eeb0 0b48 	vmov.f64	d0, d8
 8005e2e:	ec43 2b1c 	vmov	d12, r2, r3
 8005e32:	910a      	str	r1, [sp, #40]	; 0x28
 8005e34:	f001 febc 	bl	8007bb0 <__ulp>
 8005e38:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005e3a:	eeac 8b00 	vfma.f64	d8, d12, d0
 8005e3e:	ec59 8b18 	vmov	r8, r9, d8
 8005e42:	e7ab      	b.n	8005d9c <_strtod_l+0xa6c>
 8005e44:	eeb0 7b4d 	vmov.f64	d7, d13
 8005e48:	e7ea      	b.n	8005e20 <_strtod_l+0xaf0>
 8005e4a:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8005e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e52:	f57f af61 	bpl.w	8005d18 <_strtod_l+0x9e8>
 8005e56:	e4b1      	b.n	80057bc <_strtod_l+0x48c>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	9308      	str	r3, [sp, #32]
 8005e5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e60:	6013      	str	r3, [r2, #0]
 8005e62:	f7ff baad 	b.w	80053c0 <_strtod_l+0x90>
 8005e66:	2a65      	cmp	r2, #101	; 0x65
 8005e68:	f43f ab9f 	beq.w	80055aa <_strtod_l+0x27a>
 8005e6c:	2a45      	cmp	r2, #69	; 0x45
 8005e6e:	f43f ab9c 	beq.w	80055aa <_strtod_l+0x27a>
 8005e72:	2101      	movs	r1, #1
 8005e74:	f7ff bbd4 	b.w	8005620 <_strtod_l+0x2f0>
 8005e78:	ffc00000 	.word	0xffc00000
 8005e7c:	41dfffff 	.word	0x41dfffff
 8005e80:	000fffff 	.word	0x000fffff
 8005e84:	7ff00000 	.word	0x7ff00000
 8005e88:	7fefffff 	.word	0x7fefffff
 8005e8c:	3ff00000 	.word	0x3ff00000
 8005e90:	7c9fffff 	.word	0x7c9fffff
 8005e94:	bff00000 	.word	0xbff00000
 8005e98:	7fe00000 	.word	0x7fe00000

08005e9c <_strtod_r>:
 8005e9c:	4b01      	ldr	r3, [pc, #4]	; (8005ea4 <_strtod_r+0x8>)
 8005e9e:	f7ff ba47 	b.w	8005330 <_strtod_l>
 8005ea2:	bf00      	nop
 8005ea4:	20000080 	.word	0x20000080

08005ea8 <_strtol_l.constprop.0>:
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005eae:	d001      	beq.n	8005eb4 <_strtol_l.constprop.0+0xc>
 8005eb0:	2b24      	cmp	r3, #36	; 0x24
 8005eb2:	d906      	bls.n	8005ec2 <_strtol_l.constprop.0+0x1a>
 8005eb4:	f7fe fb6a 	bl	800458c <__errno>
 8005eb8:	2316      	movs	r3, #22
 8005eba:	6003      	str	r3, [r0, #0]
 8005ebc:	2000      	movs	r0, #0
 8005ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ec2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005fa8 <_strtol_l.constprop.0+0x100>
 8005ec6:	460d      	mov	r5, r1
 8005ec8:	462e      	mov	r6, r5
 8005eca:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ece:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005ed2:	f017 0708 	ands.w	r7, r7, #8
 8005ed6:	d1f7      	bne.n	8005ec8 <_strtol_l.constprop.0+0x20>
 8005ed8:	2c2d      	cmp	r4, #45	; 0x2d
 8005eda:	d132      	bne.n	8005f42 <_strtol_l.constprop.0+0x9a>
 8005edc:	782c      	ldrb	r4, [r5, #0]
 8005ede:	2701      	movs	r7, #1
 8005ee0:	1cb5      	adds	r5, r6, #2
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d05b      	beq.n	8005f9e <_strtol_l.constprop.0+0xf6>
 8005ee6:	2b10      	cmp	r3, #16
 8005ee8:	d109      	bne.n	8005efe <_strtol_l.constprop.0+0x56>
 8005eea:	2c30      	cmp	r4, #48	; 0x30
 8005eec:	d107      	bne.n	8005efe <_strtol_l.constprop.0+0x56>
 8005eee:	782c      	ldrb	r4, [r5, #0]
 8005ef0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005ef4:	2c58      	cmp	r4, #88	; 0x58
 8005ef6:	d14d      	bne.n	8005f94 <_strtol_l.constprop.0+0xec>
 8005ef8:	786c      	ldrb	r4, [r5, #1]
 8005efa:	2310      	movs	r3, #16
 8005efc:	3502      	adds	r5, #2
 8005efe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005f02:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f06:	f04f 0c00 	mov.w	ip, #0
 8005f0a:	fbb8 f9f3 	udiv	r9, r8, r3
 8005f0e:	4666      	mov	r6, ip
 8005f10:	fb03 8a19 	mls	sl, r3, r9, r8
 8005f14:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005f18:	f1be 0f09 	cmp.w	lr, #9
 8005f1c:	d816      	bhi.n	8005f4c <_strtol_l.constprop.0+0xa4>
 8005f1e:	4674      	mov	r4, lr
 8005f20:	42a3      	cmp	r3, r4
 8005f22:	dd24      	ble.n	8005f6e <_strtol_l.constprop.0+0xc6>
 8005f24:	f1bc 0f00 	cmp.w	ip, #0
 8005f28:	db1e      	blt.n	8005f68 <_strtol_l.constprop.0+0xc0>
 8005f2a:	45b1      	cmp	r9, r6
 8005f2c:	d31c      	bcc.n	8005f68 <_strtol_l.constprop.0+0xc0>
 8005f2e:	d101      	bne.n	8005f34 <_strtol_l.constprop.0+0x8c>
 8005f30:	45a2      	cmp	sl, r4
 8005f32:	db19      	blt.n	8005f68 <_strtol_l.constprop.0+0xc0>
 8005f34:	fb06 4603 	mla	r6, r6, r3, r4
 8005f38:	f04f 0c01 	mov.w	ip, #1
 8005f3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f40:	e7e8      	b.n	8005f14 <_strtol_l.constprop.0+0x6c>
 8005f42:	2c2b      	cmp	r4, #43	; 0x2b
 8005f44:	bf04      	itt	eq
 8005f46:	782c      	ldrbeq	r4, [r5, #0]
 8005f48:	1cb5      	addeq	r5, r6, #2
 8005f4a:	e7ca      	b.n	8005ee2 <_strtol_l.constprop.0+0x3a>
 8005f4c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005f50:	f1be 0f19 	cmp.w	lr, #25
 8005f54:	d801      	bhi.n	8005f5a <_strtol_l.constprop.0+0xb2>
 8005f56:	3c37      	subs	r4, #55	; 0x37
 8005f58:	e7e2      	b.n	8005f20 <_strtol_l.constprop.0+0x78>
 8005f5a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005f5e:	f1be 0f19 	cmp.w	lr, #25
 8005f62:	d804      	bhi.n	8005f6e <_strtol_l.constprop.0+0xc6>
 8005f64:	3c57      	subs	r4, #87	; 0x57
 8005f66:	e7db      	b.n	8005f20 <_strtol_l.constprop.0+0x78>
 8005f68:	f04f 3cff 	mov.w	ip, #4294967295
 8005f6c:	e7e6      	b.n	8005f3c <_strtol_l.constprop.0+0x94>
 8005f6e:	f1bc 0f00 	cmp.w	ip, #0
 8005f72:	da05      	bge.n	8005f80 <_strtol_l.constprop.0+0xd8>
 8005f74:	2322      	movs	r3, #34	; 0x22
 8005f76:	6003      	str	r3, [r0, #0]
 8005f78:	4646      	mov	r6, r8
 8005f7a:	b942      	cbnz	r2, 8005f8e <_strtol_l.constprop.0+0xe6>
 8005f7c:	4630      	mov	r0, r6
 8005f7e:	e79e      	b.n	8005ebe <_strtol_l.constprop.0+0x16>
 8005f80:	b107      	cbz	r7, 8005f84 <_strtol_l.constprop.0+0xdc>
 8005f82:	4276      	negs	r6, r6
 8005f84:	2a00      	cmp	r2, #0
 8005f86:	d0f9      	beq.n	8005f7c <_strtol_l.constprop.0+0xd4>
 8005f88:	f1bc 0f00 	cmp.w	ip, #0
 8005f8c:	d000      	beq.n	8005f90 <_strtol_l.constprop.0+0xe8>
 8005f8e:	1e69      	subs	r1, r5, #1
 8005f90:	6011      	str	r1, [r2, #0]
 8005f92:	e7f3      	b.n	8005f7c <_strtol_l.constprop.0+0xd4>
 8005f94:	2430      	movs	r4, #48	; 0x30
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d1b1      	bne.n	8005efe <_strtol_l.constprop.0+0x56>
 8005f9a:	2308      	movs	r3, #8
 8005f9c:	e7af      	b.n	8005efe <_strtol_l.constprop.0+0x56>
 8005f9e:	2c30      	cmp	r4, #48	; 0x30
 8005fa0:	d0a5      	beq.n	8005eee <_strtol_l.constprop.0+0x46>
 8005fa2:	230a      	movs	r3, #10
 8005fa4:	e7ab      	b.n	8005efe <_strtol_l.constprop.0+0x56>
 8005fa6:	bf00      	nop
 8005fa8:	08008dc1 	.word	0x08008dc1

08005fac <_strtol_r>:
 8005fac:	f7ff bf7c 	b.w	8005ea8 <_strtol_l.constprop.0>

08005fb0 <quorem>:
 8005fb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fb4:	6903      	ldr	r3, [r0, #16]
 8005fb6:	690c      	ldr	r4, [r1, #16]
 8005fb8:	42a3      	cmp	r3, r4
 8005fba:	4607      	mov	r7, r0
 8005fbc:	f2c0 8081 	blt.w	80060c2 <quorem+0x112>
 8005fc0:	3c01      	subs	r4, #1
 8005fc2:	f101 0814 	add.w	r8, r1, #20
 8005fc6:	f100 0514 	add.w	r5, r0, #20
 8005fca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fce:	9301      	str	r3, [sp, #4]
 8005fd0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005fd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005fe0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005fe4:	fbb2 f6f3 	udiv	r6, r2, r3
 8005fe8:	d331      	bcc.n	800604e <quorem+0x9e>
 8005fea:	f04f 0e00 	mov.w	lr, #0
 8005fee:	4640      	mov	r0, r8
 8005ff0:	46ac      	mov	ip, r5
 8005ff2:	46f2      	mov	sl, lr
 8005ff4:	f850 2b04 	ldr.w	r2, [r0], #4
 8005ff8:	b293      	uxth	r3, r2
 8005ffa:	fb06 e303 	mla	r3, r6, r3, lr
 8005ffe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006002:	b29b      	uxth	r3, r3
 8006004:	ebaa 0303 	sub.w	r3, sl, r3
 8006008:	f8dc a000 	ldr.w	sl, [ip]
 800600c:	0c12      	lsrs	r2, r2, #16
 800600e:	fa13 f38a 	uxtah	r3, r3, sl
 8006012:	fb06 e202 	mla	r2, r6, r2, lr
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	9b00      	ldr	r3, [sp, #0]
 800601a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800601e:	b292      	uxth	r2, r2
 8006020:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006024:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006028:	f8bd 3000 	ldrh.w	r3, [sp]
 800602c:	4581      	cmp	r9, r0
 800602e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006032:	f84c 3b04 	str.w	r3, [ip], #4
 8006036:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800603a:	d2db      	bcs.n	8005ff4 <quorem+0x44>
 800603c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006040:	b92b      	cbnz	r3, 800604e <quorem+0x9e>
 8006042:	9b01      	ldr	r3, [sp, #4]
 8006044:	3b04      	subs	r3, #4
 8006046:	429d      	cmp	r5, r3
 8006048:	461a      	mov	r2, r3
 800604a:	d32e      	bcc.n	80060aa <quorem+0xfa>
 800604c:	613c      	str	r4, [r7, #16]
 800604e:	4638      	mov	r0, r7
 8006050:	f001 fd08 	bl	8007a64 <__mcmp>
 8006054:	2800      	cmp	r0, #0
 8006056:	db24      	blt.n	80060a2 <quorem+0xf2>
 8006058:	3601      	adds	r6, #1
 800605a:	4628      	mov	r0, r5
 800605c:	f04f 0c00 	mov.w	ip, #0
 8006060:	f858 2b04 	ldr.w	r2, [r8], #4
 8006064:	f8d0 e000 	ldr.w	lr, [r0]
 8006068:	b293      	uxth	r3, r2
 800606a:	ebac 0303 	sub.w	r3, ip, r3
 800606e:	0c12      	lsrs	r2, r2, #16
 8006070:	fa13 f38e 	uxtah	r3, r3, lr
 8006074:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006078:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800607c:	b29b      	uxth	r3, r3
 800607e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006082:	45c1      	cmp	r9, r8
 8006084:	f840 3b04 	str.w	r3, [r0], #4
 8006088:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800608c:	d2e8      	bcs.n	8006060 <quorem+0xb0>
 800608e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006092:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006096:	b922      	cbnz	r2, 80060a2 <quorem+0xf2>
 8006098:	3b04      	subs	r3, #4
 800609a:	429d      	cmp	r5, r3
 800609c:	461a      	mov	r2, r3
 800609e:	d30a      	bcc.n	80060b6 <quorem+0x106>
 80060a0:	613c      	str	r4, [r7, #16]
 80060a2:	4630      	mov	r0, r6
 80060a4:	b003      	add	sp, #12
 80060a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060aa:	6812      	ldr	r2, [r2, #0]
 80060ac:	3b04      	subs	r3, #4
 80060ae:	2a00      	cmp	r2, #0
 80060b0:	d1cc      	bne.n	800604c <quorem+0x9c>
 80060b2:	3c01      	subs	r4, #1
 80060b4:	e7c7      	b.n	8006046 <quorem+0x96>
 80060b6:	6812      	ldr	r2, [r2, #0]
 80060b8:	3b04      	subs	r3, #4
 80060ba:	2a00      	cmp	r2, #0
 80060bc:	d1f0      	bne.n	80060a0 <quorem+0xf0>
 80060be:	3c01      	subs	r4, #1
 80060c0:	e7eb      	b.n	800609a <quorem+0xea>
 80060c2:	2000      	movs	r0, #0
 80060c4:	e7ee      	b.n	80060a4 <quorem+0xf4>
	...

080060c8 <_dtoa_r>:
 80060c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060cc:	ed2d 8b02 	vpush	{d8}
 80060d0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80060d2:	b091      	sub	sp, #68	; 0x44
 80060d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80060d8:	ec59 8b10 	vmov	r8, r9, d0
 80060dc:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80060de:	9106      	str	r1, [sp, #24]
 80060e0:	4606      	mov	r6, r0
 80060e2:	9208      	str	r2, [sp, #32]
 80060e4:	930c      	str	r3, [sp, #48]	; 0x30
 80060e6:	b975      	cbnz	r5, 8006106 <_dtoa_r+0x3e>
 80060e8:	2010      	movs	r0, #16
 80060ea:	f001 f9c7 	bl	800747c <malloc>
 80060ee:	4602      	mov	r2, r0
 80060f0:	6270      	str	r0, [r6, #36]	; 0x24
 80060f2:	b920      	cbnz	r0, 80060fe <_dtoa_r+0x36>
 80060f4:	4baa      	ldr	r3, [pc, #680]	; (80063a0 <_dtoa_r+0x2d8>)
 80060f6:	21ea      	movs	r1, #234	; 0xea
 80060f8:	48aa      	ldr	r0, [pc, #680]	; (80063a4 <_dtoa_r+0x2dc>)
 80060fa:	f002 fba1 	bl	8008840 <__assert_func>
 80060fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006102:	6005      	str	r5, [r0, #0]
 8006104:	60c5      	str	r5, [r0, #12]
 8006106:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006108:	6819      	ldr	r1, [r3, #0]
 800610a:	b151      	cbz	r1, 8006122 <_dtoa_r+0x5a>
 800610c:	685a      	ldr	r2, [r3, #4]
 800610e:	604a      	str	r2, [r1, #4]
 8006110:	2301      	movs	r3, #1
 8006112:	4093      	lsls	r3, r2
 8006114:	608b      	str	r3, [r1, #8]
 8006116:	4630      	mov	r0, r6
 8006118:	f001 fa18 	bl	800754c <_Bfree>
 800611c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800611e:	2200      	movs	r2, #0
 8006120:	601a      	str	r2, [r3, #0]
 8006122:	f1b9 0300 	subs.w	r3, r9, #0
 8006126:	bfbb      	ittet	lt
 8006128:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800612c:	9303      	strlt	r3, [sp, #12]
 800612e:	2300      	movge	r3, #0
 8006130:	2201      	movlt	r2, #1
 8006132:	bfac      	ite	ge
 8006134:	6023      	strge	r3, [r4, #0]
 8006136:	6022      	strlt	r2, [r4, #0]
 8006138:	4b9b      	ldr	r3, [pc, #620]	; (80063a8 <_dtoa_r+0x2e0>)
 800613a:	9c03      	ldr	r4, [sp, #12]
 800613c:	43a3      	bics	r3, r4
 800613e:	d11c      	bne.n	800617a <_dtoa_r+0xb2>
 8006140:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006142:	f242 730f 	movw	r3, #9999	; 0x270f
 8006146:	6013      	str	r3, [r2, #0]
 8006148:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800614c:	ea53 0308 	orrs.w	r3, r3, r8
 8006150:	f000 84fd 	beq.w	8006b4e <_dtoa_r+0xa86>
 8006154:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006156:	b963      	cbnz	r3, 8006172 <_dtoa_r+0xaa>
 8006158:	4b94      	ldr	r3, [pc, #592]	; (80063ac <_dtoa_r+0x2e4>)
 800615a:	e01f      	b.n	800619c <_dtoa_r+0xd4>
 800615c:	4b94      	ldr	r3, [pc, #592]	; (80063b0 <_dtoa_r+0x2e8>)
 800615e:	9301      	str	r3, [sp, #4]
 8006160:	3308      	adds	r3, #8
 8006162:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006164:	6013      	str	r3, [r2, #0]
 8006166:	9801      	ldr	r0, [sp, #4]
 8006168:	b011      	add	sp, #68	; 0x44
 800616a:	ecbd 8b02 	vpop	{d8}
 800616e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006172:	4b8e      	ldr	r3, [pc, #568]	; (80063ac <_dtoa_r+0x2e4>)
 8006174:	9301      	str	r3, [sp, #4]
 8006176:	3303      	adds	r3, #3
 8006178:	e7f3      	b.n	8006162 <_dtoa_r+0x9a>
 800617a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800617e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006186:	d10b      	bne.n	80061a0 <_dtoa_r+0xd8>
 8006188:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800618a:	2301      	movs	r3, #1
 800618c:	6013      	str	r3, [r2, #0]
 800618e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006190:	2b00      	cmp	r3, #0
 8006192:	f000 84d9 	beq.w	8006b48 <_dtoa_r+0xa80>
 8006196:	4887      	ldr	r0, [pc, #540]	; (80063b4 <_dtoa_r+0x2ec>)
 8006198:	6018      	str	r0, [r3, #0]
 800619a:	1e43      	subs	r3, r0, #1
 800619c:	9301      	str	r3, [sp, #4]
 800619e:	e7e2      	b.n	8006166 <_dtoa_r+0x9e>
 80061a0:	a90f      	add	r1, sp, #60	; 0x3c
 80061a2:	aa0e      	add	r2, sp, #56	; 0x38
 80061a4:	4630      	mov	r0, r6
 80061a6:	eeb0 0b48 	vmov.f64	d0, d8
 80061aa:	f001 fd7d 	bl	8007ca8 <__d2b>
 80061ae:	f3c4 510a 	ubfx	r1, r4, #20, #11
 80061b2:	4605      	mov	r5, r0
 80061b4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80061b6:	2900      	cmp	r1, #0
 80061b8:	d046      	beq.n	8006248 <_dtoa_r+0x180>
 80061ba:	ee18 4a90 	vmov	r4, s17
 80061be:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80061c2:	ec53 2b18 	vmov	r2, r3, d8
 80061c6:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 80061ca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80061ce:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80061d2:	2400      	movs	r4, #0
 80061d4:	ec43 2b16 	vmov	d6, r2, r3
 80061d8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80061dc:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8006388 <_dtoa_r+0x2c0>
 80061e0:	ee36 7b47 	vsub.f64	d7, d6, d7
 80061e4:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8006390 <_dtoa_r+0x2c8>
 80061e8:	eea7 6b05 	vfma.f64	d6, d7, d5
 80061ec:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8006398 <_dtoa_r+0x2d0>
 80061f0:	ee07 1a90 	vmov	s15, r1
 80061f4:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80061f8:	eeb0 7b46 	vmov.f64	d7, d6
 80061fc:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006200:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006204:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800620c:	ee16 ba90 	vmov	fp, s13
 8006210:	940a      	str	r4, [sp, #40]	; 0x28
 8006212:	d508      	bpl.n	8006226 <_dtoa_r+0x15e>
 8006214:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006218:	eeb4 6b47 	vcmp.f64	d6, d7
 800621c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006220:	bf18      	it	ne
 8006222:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8006226:	f1bb 0f16 	cmp.w	fp, #22
 800622a:	d82f      	bhi.n	800628c <_dtoa_r+0x1c4>
 800622c:	4b62      	ldr	r3, [pc, #392]	; (80063b8 <_dtoa_r+0x2f0>)
 800622e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006232:	ed93 7b00 	vldr	d7, [r3]
 8006236:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800623a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800623e:	d501      	bpl.n	8006244 <_dtoa_r+0x17c>
 8006240:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006244:	2300      	movs	r3, #0
 8006246:	e022      	b.n	800628e <_dtoa_r+0x1c6>
 8006248:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800624a:	4401      	add	r1, r0
 800624c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8006250:	2b20      	cmp	r3, #32
 8006252:	bfc1      	itttt	gt
 8006254:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006258:	fa04 f303 	lslgt.w	r3, r4, r3
 800625c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8006260:	fa28 f804 	lsrgt.w	r8, r8, r4
 8006264:	bfd6      	itet	le
 8006266:	f1c3 0320 	rsble	r3, r3, #32
 800626a:	ea43 0808 	orrgt.w	r8, r3, r8
 800626e:	fa08 f803 	lslle.w	r8, r8, r3
 8006272:	ee07 8a90 	vmov	s15, r8
 8006276:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800627a:	3901      	subs	r1, #1
 800627c:	ee17 4a90 	vmov	r4, s15
 8006280:	ec53 2b17 	vmov	r2, r3, d7
 8006284:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8006288:	2401      	movs	r4, #1
 800628a:	e7a3      	b.n	80061d4 <_dtoa_r+0x10c>
 800628c:	2301      	movs	r3, #1
 800628e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006290:	1a43      	subs	r3, r0, r1
 8006292:	1e5a      	subs	r2, r3, #1
 8006294:	bf45      	ittet	mi
 8006296:	f1c3 0301 	rsbmi	r3, r3, #1
 800629a:	9304      	strmi	r3, [sp, #16]
 800629c:	2300      	movpl	r3, #0
 800629e:	2300      	movmi	r3, #0
 80062a0:	9205      	str	r2, [sp, #20]
 80062a2:	bf54      	ite	pl
 80062a4:	9304      	strpl	r3, [sp, #16]
 80062a6:	9305      	strmi	r3, [sp, #20]
 80062a8:	f1bb 0f00 	cmp.w	fp, #0
 80062ac:	db18      	blt.n	80062e0 <_dtoa_r+0x218>
 80062ae:	9b05      	ldr	r3, [sp, #20]
 80062b0:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 80062b4:	445b      	add	r3, fp
 80062b6:	9305      	str	r3, [sp, #20]
 80062b8:	2300      	movs	r3, #0
 80062ba:	9a06      	ldr	r2, [sp, #24]
 80062bc:	2a09      	cmp	r2, #9
 80062be:	d849      	bhi.n	8006354 <_dtoa_r+0x28c>
 80062c0:	2a05      	cmp	r2, #5
 80062c2:	bfc4      	itt	gt
 80062c4:	3a04      	subgt	r2, #4
 80062c6:	9206      	strgt	r2, [sp, #24]
 80062c8:	9a06      	ldr	r2, [sp, #24]
 80062ca:	f1a2 0202 	sub.w	r2, r2, #2
 80062ce:	bfcc      	ite	gt
 80062d0:	2400      	movgt	r4, #0
 80062d2:	2401      	movle	r4, #1
 80062d4:	2a03      	cmp	r2, #3
 80062d6:	d848      	bhi.n	800636a <_dtoa_r+0x2a2>
 80062d8:	e8df f002 	tbb	[pc, r2]
 80062dc:	3a2c2e0b 	.word	0x3a2c2e0b
 80062e0:	9b04      	ldr	r3, [sp, #16]
 80062e2:	2200      	movs	r2, #0
 80062e4:	eba3 030b 	sub.w	r3, r3, fp
 80062e8:	9304      	str	r3, [sp, #16]
 80062ea:	9209      	str	r2, [sp, #36]	; 0x24
 80062ec:	f1cb 0300 	rsb	r3, fp, #0
 80062f0:	e7e3      	b.n	80062ba <_dtoa_r+0x1f2>
 80062f2:	2200      	movs	r2, #0
 80062f4:	9207      	str	r2, [sp, #28]
 80062f6:	9a08      	ldr	r2, [sp, #32]
 80062f8:	2a00      	cmp	r2, #0
 80062fa:	dc39      	bgt.n	8006370 <_dtoa_r+0x2a8>
 80062fc:	f04f 0a01 	mov.w	sl, #1
 8006300:	46d1      	mov	r9, sl
 8006302:	4652      	mov	r2, sl
 8006304:	f8cd a020 	str.w	sl, [sp, #32]
 8006308:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800630a:	2100      	movs	r1, #0
 800630c:	6079      	str	r1, [r7, #4]
 800630e:	2004      	movs	r0, #4
 8006310:	f100 0c14 	add.w	ip, r0, #20
 8006314:	4594      	cmp	ip, r2
 8006316:	6879      	ldr	r1, [r7, #4]
 8006318:	d92f      	bls.n	800637a <_dtoa_r+0x2b2>
 800631a:	4630      	mov	r0, r6
 800631c:	930d      	str	r3, [sp, #52]	; 0x34
 800631e:	f001 f8d5 	bl	80074cc <_Balloc>
 8006322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006324:	9001      	str	r0, [sp, #4]
 8006326:	4602      	mov	r2, r0
 8006328:	2800      	cmp	r0, #0
 800632a:	d149      	bne.n	80063c0 <_dtoa_r+0x2f8>
 800632c:	4b23      	ldr	r3, [pc, #140]	; (80063bc <_dtoa_r+0x2f4>)
 800632e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006332:	e6e1      	b.n	80060f8 <_dtoa_r+0x30>
 8006334:	2201      	movs	r2, #1
 8006336:	e7dd      	b.n	80062f4 <_dtoa_r+0x22c>
 8006338:	2200      	movs	r2, #0
 800633a:	9207      	str	r2, [sp, #28]
 800633c:	9a08      	ldr	r2, [sp, #32]
 800633e:	eb0b 0a02 	add.w	sl, fp, r2
 8006342:	f10a 0901 	add.w	r9, sl, #1
 8006346:	464a      	mov	r2, r9
 8006348:	2a01      	cmp	r2, #1
 800634a:	bfb8      	it	lt
 800634c:	2201      	movlt	r2, #1
 800634e:	e7db      	b.n	8006308 <_dtoa_r+0x240>
 8006350:	2201      	movs	r2, #1
 8006352:	e7f2      	b.n	800633a <_dtoa_r+0x272>
 8006354:	2401      	movs	r4, #1
 8006356:	2200      	movs	r2, #0
 8006358:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800635c:	f04f 3aff 	mov.w	sl, #4294967295
 8006360:	2100      	movs	r1, #0
 8006362:	46d1      	mov	r9, sl
 8006364:	2212      	movs	r2, #18
 8006366:	9108      	str	r1, [sp, #32]
 8006368:	e7ce      	b.n	8006308 <_dtoa_r+0x240>
 800636a:	2201      	movs	r2, #1
 800636c:	9207      	str	r2, [sp, #28]
 800636e:	e7f5      	b.n	800635c <_dtoa_r+0x294>
 8006370:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006374:	46d1      	mov	r9, sl
 8006376:	4652      	mov	r2, sl
 8006378:	e7c6      	b.n	8006308 <_dtoa_r+0x240>
 800637a:	3101      	adds	r1, #1
 800637c:	6079      	str	r1, [r7, #4]
 800637e:	0040      	lsls	r0, r0, #1
 8006380:	e7c6      	b.n	8006310 <_dtoa_r+0x248>
 8006382:	bf00      	nop
 8006384:	f3af 8000 	nop.w
 8006388:	636f4361 	.word	0x636f4361
 800638c:	3fd287a7 	.word	0x3fd287a7
 8006390:	8b60c8b3 	.word	0x8b60c8b3
 8006394:	3fc68a28 	.word	0x3fc68a28
 8006398:	509f79fb 	.word	0x509f79fb
 800639c:	3fd34413 	.word	0x3fd34413
 80063a0:	08008ece 	.word	0x08008ece
 80063a4:	08008ee5 	.word	0x08008ee5
 80063a8:	7ff00000 	.word	0x7ff00000
 80063ac:	08008eca 	.word	0x08008eca
 80063b0:	08008ec1 	.word	0x08008ec1
 80063b4:	08008d45 	.word	0x08008d45
 80063b8:	080090b8 	.word	0x080090b8
 80063bc:	08008f40 	.word	0x08008f40
 80063c0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80063c2:	9901      	ldr	r1, [sp, #4]
 80063c4:	6011      	str	r1, [r2, #0]
 80063c6:	f1b9 0f0e 	cmp.w	r9, #14
 80063ca:	d86c      	bhi.n	80064a6 <_dtoa_r+0x3de>
 80063cc:	2c00      	cmp	r4, #0
 80063ce:	d06a      	beq.n	80064a6 <_dtoa_r+0x3de>
 80063d0:	f1bb 0f00 	cmp.w	fp, #0
 80063d4:	f340 80a0 	ble.w	8006518 <_dtoa_r+0x450>
 80063d8:	49c1      	ldr	r1, [pc, #772]	; (80066e0 <_dtoa_r+0x618>)
 80063da:	f00b 020f 	and.w	r2, fp, #15
 80063de:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80063e2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80063e6:	ed92 7b00 	vldr	d7, [r2]
 80063ea:	ea4f 112b 	mov.w	r1, fp, asr #4
 80063ee:	f000 8087 	beq.w	8006500 <_dtoa_r+0x438>
 80063f2:	4abc      	ldr	r2, [pc, #752]	; (80066e4 <_dtoa_r+0x61c>)
 80063f4:	ed92 6b08 	vldr	d6, [r2, #32]
 80063f8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80063fc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006400:	f001 010f 	and.w	r1, r1, #15
 8006404:	2203      	movs	r2, #3
 8006406:	48b7      	ldr	r0, [pc, #732]	; (80066e4 <_dtoa_r+0x61c>)
 8006408:	2900      	cmp	r1, #0
 800640a:	d17b      	bne.n	8006504 <_dtoa_r+0x43c>
 800640c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006410:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006414:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006418:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800641a:	2900      	cmp	r1, #0
 800641c:	f000 80a2 	beq.w	8006564 <_dtoa_r+0x49c>
 8006420:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006424:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006428:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800642c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006430:	f140 8098 	bpl.w	8006564 <_dtoa_r+0x49c>
 8006434:	f1b9 0f00 	cmp.w	r9, #0
 8006438:	f000 8094 	beq.w	8006564 <_dtoa_r+0x49c>
 800643c:	f1ba 0f00 	cmp.w	sl, #0
 8006440:	dd2f      	ble.n	80064a2 <_dtoa_r+0x3da>
 8006442:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006446:	ee27 7b06 	vmul.f64	d7, d7, d6
 800644a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800644e:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006452:	3201      	adds	r2, #1
 8006454:	4650      	mov	r0, sl
 8006456:	ed9d 6b02 	vldr	d6, [sp, #8]
 800645a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800645e:	ee07 2a90 	vmov	s15, r2
 8006462:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006466:	eea7 5b06 	vfma.f64	d5, d7, d6
 800646a:	ee15 4a90 	vmov	r4, s11
 800646e:	ec52 1b15 	vmov	r1, r2, d5
 8006472:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8006476:	2800      	cmp	r0, #0
 8006478:	d177      	bne.n	800656a <_dtoa_r+0x4a2>
 800647a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800647e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006482:	ec42 1b17 	vmov	d7, r1, r2
 8006486:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800648a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800648e:	f300 8263 	bgt.w	8006958 <_dtoa_r+0x890>
 8006492:	eeb1 7b47 	vneg.f64	d7, d7
 8006496:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800649a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800649e:	f100 8258 	bmi.w	8006952 <_dtoa_r+0x88a>
 80064a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80064a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80064a8:	2a00      	cmp	r2, #0
 80064aa:	f2c0 811d 	blt.w	80066e8 <_dtoa_r+0x620>
 80064ae:	f1bb 0f0e 	cmp.w	fp, #14
 80064b2:	f300 8119 	bgt.w	80066e8 <_dtoa_r+0x620>
 80064b6:	4b8a      	ldr	r3, [pc, #552]	; (80066e0 <_dtoa_r+0x618>)
 80064b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80064bc:	ed93 6b00 	vldr	d6, [r3]
 80064c0:	9b08      	ldr	r3, [sp, #32]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f280 80b7 	bge.w	8006636 <_dtoa_r+0x56e>
 80064c8:	f1b9 0f00 	cmp.w	r9, #0
 80064cc:	f300 80b3 	bgt.w	8006636 <_dtoa_r+0x56e>
 80064d0:	f040 823f 	bne.w	8006952 <_dtoa_r+0x88a>
 80064d4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80064d8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80064dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80064e0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80064e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064e8:	464c      	mov	r4, r9
 80064ea:	464f      	mov	r7, r9
 80064ec:	f280 8215 	bge.w	800691a <_dtoa_r+0x852>
 80064f0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80064f4:	2331      	movs	r3, #49	; 0x31
 80064f6:	f808 3b01 	strb.w	r3, [r8], #1
 80064fa:	f10b 0b01 	add.w	fp, fp, #1
 80064fe:	e211      	b.n	8006924 <_dtoa_r+0x85c>
 8006500:	2202      	movs	r2, #2
 8006502:	e780      	b.n	8006406 <_dtoa_r+0x33e>
 8006504:	07cc      	lsls	r4, r1, #31
 8006506:	d504      	bpl.n	8006512 <_dtoa_r+0x44a>
 8006508:	ed90 6b00 	vldr	d6, [r0]
 800650c:	3201      	adds	r2, #1
 800650e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006512:	1049      	asrs	r1, r1, #1
 8006514:	3008      	adds	r0, #8
 8006516:	e777      	b.n	8006408 <_dtoa_r+0x340>
 8006518:	d022      	beq.n	8006560 <_dtoa_r+0x498>
 800651a:	f1cb 0100 	rsb	r1, fp, #0
 800651e:	4a70      	ldr	r2, [pc, #448]	; (80066e0 <_dtoa_r+0x618>)
 8006520:	f001 000f 	and.w	r0, r1, #15
 8006524:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006528:	ed92 7b00 	vldr	d7, [r2]
 800652c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006530:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006534:	486b      	ldr	r0, [pc, #428]	; (80066e4 <_dtoa_r+0x61c>)
 8006536:	1109      	asrs	r1, r1, #4
 8006538:	2400      	movs	r4, #0
 800653a:	2202      	movs	r2, #2
 800653c:	b929      	cbnz	r1, 800654a <_dtoa_r+0x482>
 800653e:	2c00      	cmp	r4, #0
 8006540:	f43f af6a 	beq.w	8006418 <_dtoa_r+0x350>
 8006544:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006548:	e766      	b.n	8006418 <_dtoa_r+0x350>
 800654a:	07cf      	lsls	r7, r1, #31
 800654c:	d505      	bpl.n	800655a <_dtoa_r+0x492>
 800654e:	ed90 6b00 	vldr	d6, [r0]
 8006552:	3201      	adds	r2, #1
 8006554:	2401      	movs	r4, #1
 8006556:	ee27 7b06 	vmul.f64	d7, d7, d6
 800655a:	1049      	asrs	r1, r1, #1
 800655c:	3008      	adds	r0, #8
 800655e:	e7ed      	b.n	800653c <_dtoa_r+0x474>
 8006560:	2202      	movs	r2, #2
 8006562:	e759      	b.n	8006418 <_dtoa_r+0x350>
 8006564:	465f      	mov	r7, fp
 8006566:	4648      	mov	r0, r9
 8006568:	e775      	b.n	8006456 <_dtoa_r+0x38e>
 800656a:	ec42 1b17 	vmov	d7, r1, r2
 800656e:	4a5c      	ldr	r2, [pc, #368]	; (80066e0 <_dtoa_r+0x618>)
 8006570:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006574:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006578:	9a01      	ldr	r2, [sp, #4]
 800657a:	1814      	adds	r4, r2, r0
 800657c:	9a07      	ldr	r2, [sp, #28]
 800657e:	b352      	cbz	r2, 80065d6 <_dtoa_r+0x50e>
 8006580:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006584:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006588:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800658c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006590:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006594:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006598:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800659c:	ee14 2a90 	vmov	r2, s9
 80065a0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80065a4:	3230      	adds	r2, #48	; 0x30
 80065a6:	ee36 6b45 	vsub.f64	d6, d6, d5
 80065aa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80065ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065b2:	f808 2b01 	strb.w	r2, [r8], #1
 80065b6:	d439      	bmi.n	800662c <_dtoa_r+0x564>
 80065b8:	ee32 5b46 	vsub.f64	d5, d2, d6
 80065bc:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80065c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065c4:	d472      	bmi.n	80066ac <_dtoa_r+0x5e4>
 80065c6:	45a0      	cmp	r8, r4
 80065c8:	f43f af6b 	beq.w	80064a2 <_dtoa_r+0x3da>
 80065cc:	ee27 7b03 	vmul.f64	d7, d7, d3
 80065d0:	ee26 6b03 	vmul.f64	d6, d6, d3
 80065d4:	e7e0      	b.n	8006598 <_dtoa_r+0x4d0>
 80065d6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80065da:	ee27 7b04 	vmul.f64	d7, d7, d4
 80065de:	4621      	mov	r1, r4
 80065e0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80065e4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80065e8:	ee14 2a90 	vmov	r2, s9
 80065ec:	3230      	adds	r2, #48	; 0x30
 80065ee:	f808 2b01 	strb.w	r2, [r8], #1
 80065f2:	45a0      	cmp	r8, r4
 80065f4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80065f8:	ee36 6b45 	vsub.f64	d6, d6, d5
 80065fc:	d118      	bne.n	8006630 <_dtoa_r+0x568>
 80065fe:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006602:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006606:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800660a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800660e:	dc4d      	bgt.n	80066ac <_dtoa_r+0x5e4>
 8006610:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006614:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800661c:	f57f af41 	bpl.w	80064a2 <_dtoa_r+0x3da>
 8006620:	4688      	mov	r8, r1
 8006622:	3901      	subs	r1, #1
 8006624:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8006628:	2b30      	cmp	r3, #48	; 0x30
 800662a:	d0f9      	beq.n	8006620 <_dtoa_r+0x558>
 800662c:	46bb      	mov	fp, r7
 800662e:	e02a      	b.n	8006686 <_dtoa_r+0x5be>
 8006630:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006634:	e7d6      	b.n	80065e4 <_dtoa_r+0x51c>
 8006636:	ed9d 7b02 	vldr	d7, [sp, #8]
 800663a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800663e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006642:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006646:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800664a:	ee15 3a10 	vmov	r3, s10
 800664e:	3330      	adds	r3, #48	; 0x30
 8006650:	f808 3b01 	strb.w	r3, [r8], #1
 8006654:	9b01      	ldr	r3, [sp, #4]
 8006656:	eba8 0303 	sub.w	r3, r8, r3
 800665a:	4599      	cmp	r9, r3
 800665c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006660:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006664:	d133      	bne.n	80066ce <_dtoa_r+0x606>
 8006666:	ee37 7b07 	vadd.f64	d7, d7, d7
 800666a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800666e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006672:	dc1a      	bgt.n	80066aa <_dtoa_r+0x5e2>
 8006674:	eeb4 7b46 	vcmp.f64	d7, d6
 8006678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800667c:	d103      	bne.n	8006686 <_dtoa_r+0x5be>
 800667e:	ee15 3a10 	vmov	r3, s10
 8006682:	07d9      	lsls	r1, r3, #31
 8006684:	d411      	bmi.n	80066aa <_dtoa_r+0x5e2>
 8006686:	4629      	mov	r1, r5
 8006688:	4630      	mov	r0, r6
 800668a:	f000 ff5f 	bl	800754c <_Bfree>
 800668e:	2300      	movs	r3, #0
 8006690:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006692:	f888 3000 	strb.w	r3, [r8]
 8006696:	f10b 0301 	add.w	r3, fp, #1
 800669a:	6013      	str	r3, [r2, #0]
 800669c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800669e:	2b00      	cmp	r3, #0
 80066a0:	f43f ad61 	beq.w	8006166 <_dtoa_r+0x9e>
 80066a4:	f8c3 8000 	str.w	r8, [r3]
 80066a8:	e55d      	b.n	8006166 <_dtoa_r+0x9e>
 80066aa:	465f      	mov	r7, fp
 80066ac:	4643      	mov	r3, r8
 80066ae:	4698      	mov	r8, r3
 80066b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066b4:	2a39      	cmp	r2, #57	; 0x39
 80066b6:	d106      	bne.n	80066c6 <_dtoa_r+0x5fe>
 80066b8:	9a01      	ldr	r2, [sp, #4]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d1f7      	bne.n	80066ae <_dtoa_r+0x5e6>
 80066be:	9901      	ldr	r1, [sp, #4]
 80066c0:	2230      	movs	r2, #48	; 0x30
 80066c2:	3701      	adds	r7, #1
 80066c4:	700a      	strb	r2, [r1, #0]
 80066c6:	781a      	ldrb	r2, [r3, #0]
 80066c8:	3201      	adds	r2, #1
 80066ca:	701a      	strb	r2, [r3, #0]
 80066cc:	e7ae      	b.n	800662c <_dtoa_r+0x564>
 80066ce:	ee27 7b04 	vmul.f64	d7, d7, d4
 80066d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80066d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066da:	d1b2      	bne.n	8006642 <_dtoa_r+0x57a>
 80066dc:	e7d3      	b.n	8006686 <_dtoa_r+0x5be>
 80066de:	bf00      	nop
 80066e0:	080090b8 	.word	0x080090b8
 80066e4:	08009090 	.word	0x08009090
 80066e8:	9907      	ldr	r1, [sp, #28]
 80066ea:	2900      	cmp	r1, #0
 80066ec:	f000 80d0 	beq.w	8006890 <_dtoa_r+0x7c8>
 80066f0:	9906      	ldr	r1, [sp, #24]
 80066f2:	2901      	cmp	r1, #1
 80066f4:	f300 80b4 	bgt.w	8006860 <_dtoa_r+0x798>
 80066f8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80066fa:	2900      	cmp	r1, #0
 80066fc:	f000 80ac 	beq.w	8006858 <_dtoa_r+0x790>
 8006700:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006704:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006708:	461c      	mov	r4, r3
 800670a:	930a      	str	r3, [sp, #40]	; 0x28
 800670c:	9b04      	ldr	r3, [sp, #16]
 800670e:	4413      	add	r3, r2
 8006710:	9304      	str	r3, [sp, #16]
 8006712:	9b05      	ldr	r3, [sp, #20]
 8006714:	2101      	movs	r1, #1
 8006716:	4413      	add	r3, r2
 8006718:	4630      	mov	r0, r6
 800671a:	9305      	str	r3, [sp, #20]
 800671c:	f001 f818 	bl	8007750 <__i2b>
 8006720:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006722:	4607      	mov	r7, r0
 8006724:	f1b8 0f00 	cmp.w	r8, #0
 8006728:	dd0d      	ble.n	8006746 <_dtoa_r+0x67e>
 800672a:	9a05      	ldr	r2, [sp, #20]
 800672c:	2a00      	cmp	r2, #0
 800672e:	dd0a      	ble.n	8006746 <_dtoa_r+0x67e>
 8006730:	4542      	cmp	r2, r8
 8006732:	9904      	ldr	r1, [sp, #16]
 8006734:	bfa8      	it	ge
 8006736:	4642      	movge	r2, r8
 8006738:	1a89      	subs	r1, r1, r2
 800673a:	9104      	str	r1, [sp, #16]
 800673c:	9905      	ldr	r1, [sp, #20]
 800673e:	eba8 0802 	sub.w	r8, r8, r2
 8006742:	1a8a      	subs	r2, r1, r2
 8006744:	9205      	str	r2, [sp, #20]
 8006746:	b303      	cbz	r3, 800678a <_dtoa_r+0x6c2>
 8006748:	9a07      	ldr	r2, [sp, #28]
 800674a:	2a00      	cmp	r2, #0
 800674c:	f000 80a5 	beq.w	800689a <_dtoa_r+0x7d2>
 8006750:	2c00      	cmp	r4, #0
 8006752:	dd13      	ble.n	800677c <_dtoa_r+0x6b4>
 8006754:	4639      	mov	r1, r7
 8006756:	4622      	mov	r2, r4
 8006758:	4630      	mov	r0, r6
 800675a:	930d      	str	r3, [sp, #52]	; 0x34
 800675c:	f001 f8b8 	bl	80078d0 <__pow5mult>
 8006760:	462a      	mov	r2, r5
 8006762:	4601      	mov	r1, r0
 8006764:	4607      	mov	r7, r0
 8006766:	4630      	mov	r0, r6
 8006768:	f001 f808 	bl	800777c <__multiply>
 800676c:	4629      	mov	r1, r5
 800676e:	900a      	str	r0, [sp, #40]	; 0x28
 8006770:	4630      	mov	r0, r6
 8006772:	f000 feeb 	bl	800754c <_Bfree>
 8006776:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006778:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800677a:	4615      	mov	r5, r2
 800677c:	1b1a      	subs	r2, r3, r4
 800677e:	d004      	beq.n	800678a <_dtoa_r+0x6c2>
 8006780:	4629      	mov	r1, r5
 8006782:	4630      	mov	r0, r6
 8006784:	f001 f8a4 	bl	80078d0 <__pow5mult>
 8006788:	4605      	mov	r5, r0
 800678a:	2101      	movs	r1, #1
 800678c:	4630      	mov	r0, r6
 800678e:	f000 ffdf 	bl	8007750 <__i2b>
 8006792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006794:	2b00      	cmp	r3, #0
 8006796:	4604      	mov	r4, r0
 8006798:	f340 8081 	ble.w	800689e <_dtoa_r+0x7d6>
 800679c:	461a      	mov	r2, r3
 800679e:	4601      	mov	r1, r0
 80067a0:	4630      	mov	r0, r6
 80067a2:	f001 f895 	bl	80078d0 <__pow5mult>
 80067a6:	9b06      	ldr	r3, [sp, #24]
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	4604      	mov	r4, r0
 80067ac:	dd7a      	ble.n	80068a4 <_dtoa_r+0x7dc>
 80067ae:	2300      	movs	r3, #0
 80067b0:	930a      	str	r3, [sp, #40]	; 0x28
 80067b2:	6922      	ldr	r2, [r4, #16]
 80067b4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80067b8:	6910      	ldr	r0, [r2, #16]
 80067ba:	f000 ff79 	bl	80076b0 <__hi0bits>
 80067be:	f1c0 0020 	rsb	r0, r0, #32
 80067c2:	9b05      	ldr	r3, [sp, #20]
 80067c4:	4418      	add	r0, r3
 80067c6:	f010 001f 	ands.w	r0, r0, #31
 80067ca:	f000 808c 	beq.w	80068e6 <_dtoa_r+0x81e>
 80067ce:	f1c0 0220 	rsb	r2, r0, #32
 80067d2:	2a04      	cmp	r2, #4
 80067d4:	f340 8085 	ble.w	80068e2 <_dtoa_r+0x81a>
 80067d8:	f1c0 001c 	rsb	r0, r0, #28
 80067dc:	9b04      	ldr	r3, [sp, #16]
 80067de:	4403      	add	r3, r0
 80067e0:	9304      	str	r3, [sp, #16]
 80067e2:	9b05      	ldr	r3, [sp, #20]
 80067e4:	4403      	add	r3, r0
 80067e6:	4480      	add	r8, r0
 80067e8:	9305      	str	r3, [sp, #20]
 80067ea:	9b04      	ldr	r3, [sp, #16]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	dd05      	ble.n	80067fc <_dtoa_r+0x734>
 80067f0:	4629      	mov	r1, r5
 80067f2:	461a      	mov	r2, r3
 80067f4:	4630      	mov	r0, r6
 80067f6:	f001 f8c5 	bl	8007984 <__lshift>
 80067fa:	4605      	mov	r5, r0
 80067fc:	9b05      	ldr	r3, [sp, #20]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	dd05      	ble.n	800680e <_dtoa_r+0x746>
 8006802:	4621      	mov	r1, r4
 8006804:	461a      	mov	r2, r3
 8006806:	4630      	mov	r0, r6
 8006808:	f001 f8bc 	bl	8007984 <__lshift>
 800680c:	4604      	mov	r4, r0
 800680e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006810:	2b00      	cmp	r3, #0
 8006812:	d06a      	beq.n	80068ea <_dtoa_r+0x822>
 8006814:	4621      	mov	r1, r4
 8006816:	4628      	mov	r0, r5
 8006818:	f001 f924 	bl	8007a64 <__mcmp>
 800681c:	2800      	cmp	r0, #0
 800681e:	da64      	bge.n	80068ea <_dtoa_r+0x822>
 8006820:	2300      	movs	r3, #0
 8006822:	4629      	mov	r1, r5
 8006824:	220a      	movs	r2, #10
 8006826:	4630      	mov	r0, r6
 8006828:	f000 feb2 	bl	8007590 <__multadd>
 800682c:	9b07      	ldr	r3, [sp, #28]
 800682e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006832:	4605      	mov	r5, r0
 8006834:	2b00      	cmp	r3, #0
 8006836:	f000 8191 	beq.w	8006b5c <_dtoa_r+0xa94>
 800683a:	4639      	mov	r1, r7
 800683c:	2300      	movs	r3, #0
 800683e:	220a      	movs	r2, #10
 8006840:	4630      	mov	r0, r6
 8006842:	f000 fea5 	bl	8007590 <__multadd>
 8006846:	f1ba 0f00 	cmp.w	sl, #0
 800684a:	4607      	mov	r7, r0
 800684c:	f300 808d 	bgt.w	800696a <_dtoa_r+0x8a2>
 8006850:	9b06      	ldr	r3, [sp, #24]
 8006852:	2b02      	cmp	r3, #2
 8006854:	dc50      	bgt.n	80068f8 <_dtoa_r+0x830>
 8006856:	e088      	b.n	800696a <_dtoa_r+0x8a2>
 8006858:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800685a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800685e:	e751      	b.n	8006704 <_dtoa_r+0x63c>
 8006860:	f109 34ff 	add.w	r4, r9, #4294967295
 8006864:	42a3      	cmp	r3, r4
 8006866:	bfbf      	itttt	lt
 8006868:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800686a:	1ae3      	sublt	r3, r4, r3
 800686c:	18d2      	addlt	r2, r2, r3
 800686e:	9209      	strlt	r2, [sp, #36]	; 0x24
 8006870:	bfb6      	itet	lt
 8006872:	4623      	movlt	r3, r4
 8006874:	1b1c      	subge	r4, r3, r4
 8006876:	2400      	movlt	r4, #0
 8006878:	f1b9 0f00 	cmp.w	r9, #0
 800687c:	bfb5      	itete	lt
 800687e:	9a04      	ldrlt	r2, [sp, #16]
 8006880:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8006884:	eba2 0809 	sublt.w	r8, r2, r9
 8006888:	464a      	movge	r2, r9
 800688a:	bfb8      	it	lt
 800688c:	2200      	movlt	r2, #0
 800688e:	e73c      	b.n	800670a <_dtoa_r+0x642>
 8006890:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006894:	9f07      	ldr	r7, [sp, #28]
 8006896:	461c      	mov	r4, r3
 8006898:	e744      	b.n	8006724 <_dtoa_r+0x65c>
 800689a:	461a      	mov	r2, r3
 800689c:	e770      	b.n	8006780 <_dtoa_r+0x6b8>
 800689e:	9b06      	ldr	r3, [sp, #24]
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	dc18      	bgt.n	80068d6 <_dtoa_r+0x80e>
 80068a4:	9b02      	ldr	r3, [sp, #8]
 80068a6:	b9b3      	cbnz	r3, 80068d6 <_dtoa_r+0x80e>
 80068a8:	9b03      	ldr	r3, [sp, #12]
 80068aa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80068ae:	b9a2      	cbnz	r2, 80068da <_dtoa_r+0x812>
 80068b0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80068b4:	0d12      	lsrs	r2, r2, #20
 80068b6:	0512      	lsls	r2, r2, #20
 80068b8:	b18a      	cbz	r2, 80068de <_dtoa_r+0x816>
 80068ba:	9b04      	ldr	r3, [sp, #16]
 80068bc:	3301      	adds	r3, #1
 80068be:	9304      	str	r3, [sp, #16]
 80068c0:	9b05      	ldr	r3, [sp, #20]
 80068c2:	3301      	adds	r3, #1
 80068c4:	9305      	str	r3, [sp, #20]
 80068c6:	2301      	movs	r3, #1
 80068c8:	930a      	str	r3, [sp, #40]	; 0x28
 80068ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f47f af70 	bne.w	80067b2 <_dtoa_r+0x6ea>
 80068d2:	2001      	movs	r0, #1
 80068d4:	e775      	b.n	80067c2 <_dtoa_r+0x6fa>
 80068d6:	2300      	movs	r3, #0
 80068d8:	e7f6      	b.n	80068c8 <_dtoa_r+0x800>
 80068da:	9b02      	ldr	r3, [sp, #8]
 80068dc:	e7f4      	b.n	80068c8 <_dtoa_r+0x800>
 80068de:	920a      	str	r2, [sp, #40]	; 0x28
 80068e0:	e7f3      	b.n	80068ca <_dtoa_r+0x802>
 80068e2:	d082      	beq.n	80067ea <_dtoa_r+0x722>
 80068e4:	4610      	mov	r0, r2
 80068e6:	301c      	adds	r0, #28
 80068e8:	e778      	b.n	80067dc <_dtoa_r+0x714>
 80068ea:	f1b9 0f00 	cmp.w	r9, #0
 80068ee:	dc37      	bgt.n	8006960 <_dtoa_r+0x898>
 80068f0:	9b06      	ldr	r3, [sp, #24]
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	dd34      	ble.n	8006960 <_dtoa_r+0x898>
 80068f6:	46ca      	mov	sl, r9
 80068f8:	f1ba 0f00 	cmp.w	sl, #0
 80068fc:	d10d      	bne.n	800691a <_dtoa_r+0x852>
 80068fe:	4621      	mov	r1, r4
 8006900:	4653      	mov	r3, sl
 8006902:	2205      	movs	r2, #5
 8006904:	4630      	mov	r0, r6
 8006906:	f000 fe43 	bl	8007590 <__multadd>
 800690a:	4601      	mov	r1, r0
 800690c:	4604      	mov	r4, r0
 800690e:	4628      	mov	r0, r5
 8006910:	f001 f8a8 	bl	8007a64 <__mcmp>
 8006914:	2800      	cmp	r0, #0
 8006916:	f73f adeb 	bgt.w	80064f0 <_dtoa_r+0x428>
 800691a:	9b08      	ldr	r3, [sp, #32]
 800691c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006920:	ea6f 0b03 	mvn.w	fp, r3
 8006924:	f04f 0900 	mov.w	r9, #0
 8006928:	4621      	mov	r1, r4
 800692a:	4630      	mov	r0, r6
 800692c:	f000 fe0e 	bl	800754c <_Bfree>
 8006930:	2f00      	cmp	r7, #0
 8006932:	f43f aea8 	beq.w	8006686 <_dtoa_r+0x5be>
 8006936:	f1b9 0f00 	cmp.w	r9, #0
 800693a:	d005      	beq.n	8006948 <_dtoa_r+0x880>
 800693c:	45b9      	cmp	r9, r7
 800693e:	d003      	beq.n	8006948 <_dtoa_r+0x880>
 8006940:	4649      	mov	r1, r9
 8006942:	4630      	mov	r0, r6
 8006944:	f000 fe02 	bl	800754c <_Bfree>
 8006948:	4639      	mov	r1, r7
 800694a:	4630      	mov	r0, r6
 800694c:	f000 fdfe 	bl	800754c <_Bfree>
 8006950:	e699      	b.n	8006686 <_dtoa_r+0x5be>
 8006952:	2400      	movs	r4, #0
 8006954:	4627      	mov	r7, r4
 8006956:	e7e0      	b.n	800691a <_dtoa_r+0x852>
 8006958:	46bb      	mov	fp, r7
 800695a:	4604      	mov	r4, r0
 800695c:	4607      	mov	r7, r0
 800695e:	e5c7      	b.n	80064f0 <_dtoa_r+0x428>
 8006960:	9b07      	ldr	r3, [sp, #28]
 8006962:	46ca      	mov	sl, r9
 8006964:	2b00      	cmp	r3, #0
 8006966:	f000 8100 	beq.w	8006b6a <_dtoa_r+0xaa2>
 800696a:	f1b8 0f00 	cmp.w	r8, #0
 800696e:	dd05      	ble.n	800697c <_dtoa_r+0x8b4>
 8006970:	4639      	mov	r1, r7
 8006972:	4642      	mov	r2, r8
 8006974:	4630      	mov	r0, r6
 8006976:	f001 f805 	bl	8007984 <__lshift>
 800697a:	4607      	mov	r7, r0
 800697c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800697e:	2b00      	cmp	r3, #0
 8006980:	d05d      	beq.n	8006a3e <_dtoa_r+0x976>
 8006982:	6879      	ldr	r1, [r7, #4]
 8006984:	4630      	mov	r0, r6
 8006986:	f000 fda1 	bl	80074cc <_Balloc>
 800698a:	4680      	mov	r8, r0
 800698c:	b928      	cbnz	r0, 800699a <_dtoa_r+0x8d2>
 800698e:	4b82      	ldr	r3, [pc, #520]	; (8006b98 <_dtoa_r+0xad0>)
 8006990:	4602      	mov	r2, r0
 8006992:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006996:	f7ff bbaf 	b.w	80060f8 <_dtoa_r+0x30>
 800699a:	693a      	ldr	r2, [r7, #16]
 800699c:	3202      	adds	r2, #2
 800699e:	0092      	lsls	r2, r2, #2
 80069a0:	f107 010c 	add.w	r1, r7, #12
 80069a4:	300c      	adds	r0, #12
 80069a6:	f000 fd83 	bl	80074b0 <memcpy>
 80069aa:	2201      	movs	r2, #1
 80069ac:	4641      	mov	r1, r8
 80069ae:	4630      	mov	r0, r6
 80069b0:	f000 ffe8 	bl	8007984 <__lshift>
 80069b4:	9b01      	ldr	r3, [sp, #4]
 80069b6:	3301      	adds	r3, #1
 80069b8:	9304      	str	r3, [sp, #16]
 80069ba:	9b01      	ldr	r3, [sp, #4]
 80069bc:	4453      	add	r3, sl
 80069be:	9308      	str	r3, [sp, #32]
 80069c0:	9b02      	ldr	r3, [sp, #8]
 80069c2:	f003 0301 	and.w	r3, r3, #1
 80069c6:	46b9      	mov	r9, r7
 80069c8:	9307      	str	r3, [sp, #28]
 80069ca:	4607      	mov	r7, r0
 80069cc:	9b04      	ldr	r3, [sp, #16]
 80069ce:	4621      	mov	r1, r4
 80069d0:	3b01      	subs	r3, #1
 80069d2:	4628      	mov	r0, r5
 80069d4:	9302      	str	r3, [sp, #8]
 80069d6:	f7ff faeb 	bl	8005fb0 <quorem>
 80069da:	4603      	mov	r3, r0
 80069dc:	3330      	adds	r3, #48	; 0x30
 80069de:	9005      	str	r0, [sp, #20]
 80069e0:	4649      	mov	r1, r9
 80069e2:	4628      	mov	r0, r5
 80069e4:	9309      	str	r3, [sp, #36]	; 0x24
 80069e6:	f001 f83d 	bl	8007a64 <__mcmp>
 80069ea:	463a      	mov	r2, r7
 80069ec:	4682      	mov	sl, r0
 80069ee:	4621      	mov	r1, r4
 80069f0:	4630      	mov	r0, r6
 80069f2:	f001 f853 	bl	8007a9c <__mdiff>
 80069f6:	68c2      	ldr	r2, [r0, #12]
 80069f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069fa:	4680      	mov	r8, r0
 80069fc:	bb0a      	cbnz	r2, 8006a42 <_dtoa_r+0x97a>
 80069fe:	4601      	mov	r1, r0
 8006a00:	4628      	mov	r0, r5
 8006a02:	f001 f82f 	bl	8007a64 <__mcmp>
 8006a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a08:	4602      	mov	r2, r0
 8006a0a:	4641      	mov	r1, r8
 8006a0c:	4630      	mov	r0, r6
 8006a0e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8006a12:	f000 fd9b 	bl	800754c <_Bfree>
 8006a16:	9b06      	ldr	r3, [sp, #24]
 8006a18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a1a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006a1e:	ea43 0102 	orr.w	r1, r3, r2
 8006a22:	9b07      	ldr	r3, [sp, #28]
 8006a24:	430b      	orrs	r3, r1
 8006a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a28:	d10d      	bne.n	8006a46 <_dtoa_r+0x97e>
 8006a2a:	2b39      	cmp	r3, #57	; 0x39
 8006a2c:	d029      	beq.n	8006a82 <_dtoa_r+0x9ba>
 8006a2e:	f1ba 0f00 	cmp.w	sl, #0
 8006a32:	dd01      	ble.n	8006a38 <_dtoa_r+0x970>
 8006a34:	9b05      	ldr	r3, [sp, #20]
 8006a36:	3331      	adds	r3, #49	; 0x31
 8006a38:	9a02      	ldr	r2, [sp, #8]
 8006a3a:	7013      	strb	r3, [r2, #0]
 8006a3c:	e774      	b.n	8006928 <_dtoa_r+0x860>
 8006a3e:	4638      	mov	r0, r7
 8006a40:	e7b8      	b.n	80069b4 <_dtoa_r+0x8ec>
 8006a42:	2201      	movs	r2, #1
 8006a44:	e7e1      	b.n	8006a0a <_dtoa_r+0x942>
 8006a46:	f1ba 0f00 	cmp.w	sl, #0
 8006a4a:	db06      	blt.n	8006a5a <_dtoa_r+0x992>
 8006a4c:	9906      	ldr	r1, [sp, #24]
 8006a4e:	ea41 0a0a 	orr.w	sl, r1, sl
 8006a52:	9907      	ldr	r1, [sp, #28]
 8006a54:	ea5a 0101 	orrs.w	r1, sl, r1
 8006a58:	d120      	bne.n	8006a9c <_dtoa_r+0x9d4>
 8006a5a:	2a00      	cmp	r2, #0
 8006a5c:	ddec      	ble.n	8006a38 <_dtoa_r+0x970>
 8006a5e:	4629      	mov	r1, r5
 8006a60:	2201      	movs	r2, #1
 8006a62:	4630      	mov	r0, r6
 8006a64:	9304      	str	r3, [sp, #16]
 8006a66:	f000 ff8d 	bl	8007984 <__lshift>
 8006a6a:	4621      	mov	r1, r4
 8006a6c:	4605      	mov	r5, r0
 8006a6e:	f000 fff9 	bl	8007a64 <__mcmp>
 8006a72:	2800      	cmp	r0, #0
 8006a74:	9b04      	ldr	r3, [sp, #16]
 8006a76:	dc02      	bgt.n	8006a7e <_dtoa_r+0x9b6>
 8006a78:	d1de      	bne.n	8006a38 <_dtoa_r+0x970>
 8006a7a:	07da      	lsls	r2, r3, #31
 8006a7c:	d5dc      	bpl.n	8006a38 <_dtoa_r+0x970>
 8006a7e:	2b39      	cmp	r3, #57	; 0x39
 8006a80:	d1d8      	bne.n	8006a34 <_dtoa_r+0x96c>
 8006a82:	9a02      	ldr	r2, [sp, #8]
 8006a84:	2339      	movs	r3, #57	; 0x39
 8006a86:	7013      	strb	r3, [r2, #0]
 8006a88:	4643      	mov	r3, r8
 8006a8a:	4698      	mov	r8, r3
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8006a92:	2a39      	cmp	r2, #57	; 0x39
 8006a94:	d051      	beq.n	8006b3a <_dtoa_r+0xa72>
 8006a96:	3201      	adds	r2, #1
 8006a98:	701a      	strb	r2, [r3, #0]
 8006a9a:	e745      	b.n	8006928 <_dtoa_r+0x860>
 8006a9c:	2a00      	cmp	r2, #0
 8006a9e:	dd03      	ble.n	8006aa8 <_dtoa_r+0x9e0>
 8006aa0:	2b39      	cmp	r3, #57	; 0x39
 8006aa2:	d0ee      	beq.n	8006a82 <_dtoa_r+0x9ba>
 8006aa4:	3301      	adds	r3, #1
 8006aa6:	e7c7      	b.n	8006a38 <_dtoa_r+0x970>
 8006aa8:	9a04      	ldr	r2, [sp, #16]
 8006aaa:	9908      	ldr	r1, [sp, #32]
 8006aac:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006ab0:	428a      	cmp	r2, r1
 8006ab2:	d02b      	beq.n	8006b0c <_dtoa_r+0xa44>
 8006ab4:	4629      	mov	r1, r5
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	220a      	movs	r2, #10
 8006aba:	4630      	mov	r0, r6
 8006abc:	f000 fd68 	bl	8007590 <__multadd>
 8006ac0:	45b9      	cmp	r9, r7
 8006ac2:	4605      	mov	r5, r0
 8006ac4:	f04f 0300 	mov.w	r3, #0
 8006ac8:	f04f 020a 	mov.w	r2, #10
 8006acc:	4649      	mov	r1, r9
 8006ace:	4630      	mov	r0, r6
 8006ad0:	d107      	bne.n	8006ae2 <_dtoa_r+0xa1a>
 8006ad2:	f000 fd5d 	bl	8007590 <__multadd>
 8006ad6:	4681      	mov	r9, r0
 8006ad8:	4607      	mov	r7, r0
 8006ada:	9b04      	ldr	r3, [sp, #16]
 8006adc:	3301      	adds	r3, #1
 8006ade:	9304      	str	r3, [sp, #16]
 8006ae0:	e774      	b.n	80069cc <_dtoa_r+0x904>
 8006ae2:	f000 fd55 	bl	8007590 <__multadd>
 8006ae6:	4639      	mov	r1, r7
 8006ae8:	4681      	mov	r9, r0
 8006aea:	2300      	movs	r3, #0
 8006aec:	220a      	movs	r2, #10
 8006aee:	4630      	mov	r0, r6
 8006af0:	f000 fd4e 	bl	8007590 <__multadd>
 8006af4:	4607      	mov	r7, r0
 8006af6:	e7f0      	b.n	8006ada <_dtoa_r+0xa12>
 8006af8:	f1ba 0f00 	cmp.w	sl, #0
 8006afc:	9a01      	ldr	r2, [sp, #4]
 8006afe:	bfcc      	ite	gt
 8006b00:	46d0      	movgt	r8, sl
 8006b02:	f04f 0801 	movle.w	r8, #1
 8006b06:	4490      	add	r8, r2
 8006b08:	f04f 0900 	mov.w	r9, #0
 8006b0c:	4629      	mov	r1, r5
 8006b0e:	2201      	movs	r2, #1
 8006b10:	4630      	mov	r0, r6
 8006b12:	9302      	str	r3, [sp, #8]
 8006b14:	f000 ff36 	bl	8007984 <__lshift>
 8006b18:	4621      	mov	r1, r4
 8006b1a:	4605      	mov	r5, r0
 8006b1c:	f000 ffa2 	bl	8007a64 <__mcmp>
 8006b20:	2800      	cmp	r0, #0
 8006b22:	dcb1      	bgt.n	8006a88 <_dtoa_r+0x9c0>
 8006b24:	d102      	bne.n	8006b2c <_dtoa_r+0xa64>
 8006b26:	9b02      	ldr	r3, [sp, #8]
 8006b28:	07db      	lsls	r3, r3, #31
 8006b2a:	d4ad      	bmi.n	8006a88 <_dtoa_r+0x9c0>
 8006b2c:	4643      	mov	r3, r8
 8006b2e:	4698      	mov	r8, r3
 8006b30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b34:	2a30      	cmp	r2, #48	; 0x30
 8006b36:	d0fa      	beq.n	8006b2e <_dtoa_r+0xa66>
 8006b38:	e6f6      	b.n	8006928 <_dtoa_r+0x860>
 8006b3a:	9a01      	ldr	r2, [sp, #4]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d1a4      	bne.n	8006a8a <_dtoa_r+0x9c2>
 8006b40:	f10b 0b01 	add.w	fp, fp, #1
 8006b44:	2331      	movs	r3, #49	; 0x31
 8006b46:	e778      	b.n	8006a3a <_dtoa_r+0x972>
 8006b48:	4b14      	ldr	r3, [pc, #80]	; (8006b9c <_dtoa_r+0xad4>)
 8006b4a:	f7ff bb27 	b.w	800619c <_dtoa_r+0xd4>
 8006b4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f47f ab03 	bne.w	800615c <_dtoa_r+0x94>
 8006b56:	4b12      	ldr	r3, [pc, #72]	; (8006ba0 <_dtoa_r+0xad8>)
 8006b58:	f7ff bb20 	b.w	800619c <_dtoa_r+0xd4>
 8006b5c:	f1ba 0f00 	cmp.w	sl, #0
 8006b60:	dc03      	bgt.n	8006b6a <_dtoa_r+0xaa2>
 8006b62:	9b06      	ldr	r3, [sp, #24]
 8006b64:	2b02      	cmp	r3, #2
 8006b66:	f73f aec7 	bgt.w	80068f8 <_dtoa_r+0x830>
 8006b6a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006b6e:	4621      	mov	r1, r4
 8006b70:	4628      	mov	r0, r5
 8006b72:	f7ff fa1d 	bl	8005fb0 <quorem>
 8006b76:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006b7a:	f808 3b01 	strb.w	r3, [r8], #1
 8006b7e:	9a01      	ldr	r2, [sp, #4]
 8006b80:	eba8 0202 	sub.w	r2, r8, r2
 8006b84:	4592      	cmp	sl, r2
 8006b86:	ddb7      	ble.n	8006af8 <_dtoa_r+0xa30>
 8006b88:	4629      	mov	r1, r5
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	220a      	movs	r2, #10
 8006b8e:	4630      	mov	r0, r6
 8006b90:	f000 fcfe 	bl	8007590 <__multadd>
 8006b94:	4605      	mov	r5, r0
 8006b96:	e7ea      	b.n	8006b6e <_dtoa_r+0xaa6>
 8006b98:	08008f40 	.word	0x08008f40
 8006b9c:	08008d44 	.word	0x08008d44
 8006ba0:	08008ec1 	.word	0x08008ec1

08006ba4 <std>:
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	b510      	push	{r4, lr}
 8006ba8:	4604      	mov	r4, r0
 8006baa:	e9c0 3300 	strd	r3, r3, [r0]
 8006bae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bb2:	6083      	str	r3, [r0, #8]
 8006bb4:	8181      	strh	r1, [r0, #12]
 8006bb6:	6643      	str	r3, [r0, #100]	; 0x64
 8006bb8:	81c2      	strh	r2, [r0, #14]
 8006bba:	6183      	str	r3, [r0, #24]
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	2208      	movs	r2, #8
 8006bc0:	305c      	adds	r0, #92	; 0x5c
 8006bc2:	f7fd fd0d 	bl	80045e0 <memset>
 8006bc6:	4b05      	ldr	r3, [pc, #20]	; (8006bdc <std+0x38>)
 8006bc8:	6263      	str	r3, [r4, #36]	; 0x24
 8006bca:	4b05      	ldr	r3, [pc, #20]	; (8006be0 <std+0x3c>)
 8006bcc:	62a3      	str	r3, [r4, #40]	; 0x28
 8006bce:	4b05      	ldr	r3, [pc, #20]	; (8006be4 <std+0x40>)
 8006bd0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006bd2:	4b05      	ldr	r3, [pc, #20]	; (8006be8 <std+0x44>)
 8006bd4:	6224      	str	r4, [r4, #32]
 8006bd6:	6323      	str	r3, [r4, #48]	; 0x30
 8006bd8:	bd10      	pop	{r4, pc}
 8006bda:	bf00      	nop
 8006bdc:	080085d1 	.word	0x080085d1
 8006be0:	080085f3 	.word	0x080085f3
 8006be4:	0800862b 	.word	0x0800862b
 8006be8:	0800864f 	.word	0x0800864f

08006bec <_cleanup_r>:
 8006bec:	4901      	ldr	r1, [pc, #4]	; (8006bf4 <_cleanup_r+0x8>)
 8006bee:	f000 b8af 	b.w	8006d50 <_fwalk_reent>
 8006bf2:	bf00      	nop
 8006bf4:	080089a9 	.word	0x080089a9

08006bf8 <__sfmoreglue>:
 8006bf8:	b570      	push	{r4, r5, r6, lr}
 8006bfa:	2268      	movs	r2, #104	; 0x68
 8006bfc:	1e4d      	subs	r5, r1, #1
 8006bfe:	4355      	muls	r5, r2
 8006c00:	460e      	mov	r6, r1
 8006c02:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006c06:	f001 f9a1 	bl	8007f4c <_malloc_r>
 8006c0a:	4604      	mov	r4, r0
 8006c0c:	b140      	cbz	r0, 8006c20 <__sfmoreglue+0x28>
 8006c0e:	2100      	movs	r1, #0
 8006c10:	e9c0 1600 	strd	r1, r6, [r0]
 8006c14:	300c      	adds	r0, #12
 8006c16:	60a0      	str	r0, [r4, #8]
 8006c18:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c1c:	f7fd fce0 	bl	80045e0 <memset>
 8006c20:	4620      	mov	r0, r4
 8006c22:	bd70      	pop	{r4, r5, r6, pc}

08006c24 <__sfp_lock_acquire>:
 8006c24:	4801      	ldr	r0, [pc, #4]	; (8006c2c <__sfp_lock_acquire+0x8>)
 8006c26:	f000 bc26 	b.w	8007476 <__retarget_lock_acquire_recursive>
 8006c2a:	bf00      	nop
 8006c2c:	20000379 	.word	0x20000379

08006c30 <__sfp_lock_release>:
 8006c30:	4801      	ldr	r0, [pc, #4]	; (8006c38 <__sfp_lock_release+0x8>)
 8006c32:	f000 bc21 	b.w	8007478 <__retarget_lock_release_recursive>
 8006c36:	bf00      	nop
 8006c38:	20000379 	.word	0x20000379

08006c3c <__sinit_lock_acquire>:
 8006c3c:	4801      	ldr	r0, [pc, #4]	; (8006c44 <__sinit_lock_acquire+0x8>)
 8006c3e:	f000 bc1a 	b.w	8007476 <__retarget_lock_acquire_recursive>
 8006c42:	bf00      	nop
 8006c44:	2000037a 	.word	0x2000037a

08006c48 <__sinit_lock_release>:
 8006c48:	4801      	ldr	r0, [pc, #4]	; (8006c50 <__sinit_lock_release+0x8>)
 8006c4a:	f000 bc15 	b.w	8007478 <__retarget_lock_release_recursive>
 8006c4e:	bf00      	nop
 8006c50:	2000037a 	.word	0x2000037a

08006c54 <__sinit>:
 8006c54:	b510      	push	{r4, lr}
 8006c56:	4604      	mov	r4, r0
 8006c58:	f7ff fff0 	bl	8006c3c <__sinit_lock_acquire>
 8006c5c:	69a3      	ldr	r3, [r4, #24]
 8006c5e:	b11b      	cbz	r3, 8006c68 <__sinit+0x14>
 8006c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c64:	f7ff bff0 	b.w	8006c48 <__sinit_lock_release>
 8006c68:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006c6c:	6523      	str	r3, [r4, #80]	; 0x50
 8006c6e:	4b13      	ldr	r3, [pc, #76]	; (8006cbc <__sinit+0x68>)
 8006c70:	4a13      	ldr	r2, [pc, #76]	; (8006cc0 <__sinit+0x6c>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	62a2      	str	r2, [r4, #40]	; 0x28
 8006c76:	42a3      	cmp	r3, r4
 8006c78:	bf04      	itt	eq
 8006c7a:	2301      	moveq	r3, #1
 8006c7c:	61a3      	streq	r3, [r4, #24]
 8006c7e:	4620      	mov	r0, r4
 8006c80:	f000 f820 	bl	8006cc4 <__sfp>
 8006c84:	6060      	str	r0, [r4, #4]
 8006c86:	4620      	mov	r0, r4
 8006c88:	f000 f81c 	bl	8006cc4 <__sfp>
 8006c8c:	60a0      	str	r0, [r4, #8]
 8006c8e:	4620      	mov	r0, r4
 8006c90:	f000 f818 	bl	8006cc4 <__sfp>
 8006c94:	2200      	movs	r2, #0
 8006c96:	60e0      	str	r0, [r4, #12]
 8006c98:	2104      	movs	r1, #4
 8006c9a:	6860      	ldr	r0, [r4, #4]
 8006c9c:	f7ff ff82 	bl	8006ba4 <std>
 8006ca0:	68a0      	ldr	r0, [r4, #8]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	2109      	movs	r1, #9
 8006ca6:	f7ff ff7d 	bl	8006ba4 <std>
 8006caa:	68e0      	ldr	r0, [r4, #12]
 8006cac:	2202      	movs	r2, #2
 8006cae:	2112      	movs	r1, #18
 8006cb0:	f7ff ff78 	bl	8006ba4 <std>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	61a3      	str	r3, [r4, #24]
 8006cb8:	e7d2      	b.n	8006c60 <__sinit+0xc>
 8006cba:	bf00      	nop
 8006cbc:	08008d30 	.word	0x08008d30
 8006cc0:	08006bed 	.word	0x08006bed

08006cc4 <__sfp>:
 8006cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cc6:	4607      	mov	r7, r0
 8006cc8:	f7ff ffac 	bl	8006c24 <__sfp_lock_acquire>
 8006ccc:	4b1e      	ldr	r3, [pc, #120]	; (8006d48 <__sfp+0x84>)
 8006cce:	681e      	ldr	r6, [r3, #0]
 8006cd0:	69b3      	ldr	r3, [r6, #24]
 8006cd2:	b913      	cbnz	r3, 8006cda <__sfp+0x16>
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	f7ff ffbd 	bl	8006c54 <__sinit>
 8006cda:	3648      	adds	r6, #72	; 0x48
 8006cdc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	d503      	bpl.n	8006cec <__sfp+0x28>
 8006ce4:	6833      	ldr	r3, [r6, #0]
 8006ce6:	b30b      	cbz	r3, 8006d2c <__sfp+0x68>
 8006ce8:	6836      	ldr	r6, [r6, #0]
 8006cea:	e7f7      	b.n	8006cdc <__sfp+0x18>
 8006cec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006cf0:	b9d5      	cbnz	r5, 8006d28 <__sfp+0x64>
 8006cf2:	4b16      	ldr	r3, [pc, #88]	; (8006d4c <__sfp+0x88>)
 8006cf4:	60e3      	str	r3, [r4, #12]
 8006cf6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006cfa:	6665      	str	r5, [r4, #100]	; 0x64
 8006cfc:	f000 fbba 	bl	8007474 <__retarget_lock_init_recursive>
 8006d00:	f7ff ff96 	bl	8006c30 <__sfp_lock_release>
 8006d04:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006d08:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006d0c:	6025      	str	r5, [r4, #0]
 8006d0e:	61a5      	str	r5, [r4, #24]
 8006d10:	2208      	movs	r2, #8
 8006d12:	4629      	mov	r1, r5
 8006d14:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d18:	f7fd fc62 	bl	80045e0 <memset>
 8006d1c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006d20:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006d24:	4620      	mov	r0, r4
 8006d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d28:	3468      	adds	r4, #104	; 0x68
 8006d2a:	e7d9      	b.n	8006ce0 <__sfp+0x1c>
 8006d2c:	2104      	movs	r1, #4
 8006d2e:	4638      	mov	r0, r7
 8006d30:	f7ff ff62 	bl	8006bf8 <__sfmoreglue>
 8006d34:	4604      	mov	r4, r0
 8006d36:	6030      	str	r0, [r6, #0]
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	d1d5      	bne.n	8006ce8 <__sfp+0x24>
 8006d3c:	f7ff ff78 	bl	8006c30 <__sfp_lock_release>
 8006d40:	230c      	movs	r3, #12
 8006d42:	603b      	str	r3, [r7, #0]
 8006d44:	e7ee      	b.n	8006d24 <__sfp+0x60>
 8006d46:	bf00      	nop
 8006d48:	08008d30 	.word	0x08008d30
 8006d4c:	ffff0001 	.word	0xffff0001

08006d50 <_fwalk_reent>:
 8006d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d54:	4606      	mov	r6, r0
 8006d56:	4688      	mov	r8, r1
 8006d58:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d5c:	2700      	movs	r7, #0
 8006d5e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d62:	f1b9 0901 	subs.w	r9, r9, #1
 8006d66:	d505      	bpl.n	8006d74 <_fwalk_reent+0x24>
 8006d68:	6824      	ldr	r4, [r4, #0]
 8006d6a:	2c00      	cmp	r4, #0
 8006d6c:	d1f7      	bne.n	8006d5e <_fwalk_reent+0xe>
 8006d6e:	4638      	mov	r0, r7
 8006d70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d74:	89ab      	ldrh	r3, [r5, #12]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d907      	bls.n	8006d8a <_fwalk_reent+0x3a>
 8006d7a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d7e:	3301      	adds	r3, #1
 8006d80:	d003      	beq.n	8006d8a <_fwalk_reent+0x3a>
 8006d82:	4629      	mov	r1, r5
 8006d84:	4630      	mov	r0, r6
 8006d86:	47c0      	blx	r8
 8006d88:	4307      	orrs	r7, r0
 8006d8a:	3568      	adds	r5, #104	; 0x68
 8006d8c:	e7e9      	b.n	8006d62 <_fwalk_reent+0x12>

08006d8e <rshift>:
 8006d8e:	6903      	ldr	r3, [r0, #16]
 8006d90:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006d94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d98:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006d9c:	f100 0414 	add.w	r4, r0, #20
 8006da0:	dd45      	ble.n	8006e2e <rshift+0xa0>
 8006da2:	f011 011f 	ands.w	r1, r1, #31
 8006da6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006daa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006dae:	d10c      	bne.n	8006dca <rshift+0x3c>
 8006db0:	f100 0710 	add.w	r7, r0, #16
 8006db4:	4629      	mov	r1, r5
 8006db6:	42b1      	cmp	r1, r6
 8006db8:	d334      	bcc.n	8006e24 <rshift+0x96>
 8006dba:	1a9b      	subs	r3, r3, r2
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	1eea      	subs	r2, r5, #3
 8006dc0:	4296      	cmp	r6, r2
 8006dc2:	bf38      	it	cc
 8006dc4:	2300      	movcc	r3, #0
 8006dc6:	4423      	add	r3, r4
 8006dc8:	e015      	b.n	8006df6 <rshift+0x68>
 8006dca:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006dce:	f1c1 0820 	rsb	r8, r1, #32
 8006dd2:	40cf      	lsrs	r7, r1
 8006dd4:	f105 0e04 	add.w	lr, r5, #4
 8006dd8:	46a1      	mov	r9, r4
 8006dda:	4576      	cmp	r6, lr
 8006ddc:	46f4      	mov	ip, lr
 8006dde:	d815      	bhi.n	8006e0c <rshift+0x7e>
 8006de0:	1a9a      	subs	r2, r3, r2
 8006de2:	0092      	lsls	r2, r2, #2
 8006de4:	3a04      	subs	r2, #4
 8006de6:	3501      	adds	r5, #1
 8006de8:	42ae      	cmp	r6, r5
 8006dea:	bf38      	it	cc
 8006dec:	2200      	movcc	r2, #0
 8006dee:	18a3      	adds	r3, r4, r2
 8006df0:	50a7      	str	r7, [r4, r2]
 8006df2:	b107      	cbz	r7, 8006df6 <rshift+0x68>
 8006df4:	3304      	adds	r3, #4
 8006df6:	1b1a      	subs	r2, r3, r4
 8006df8:	42a3      	cmp	r3, r4
 8006dfa:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006dfe:	bf08      	it	eq
 8006e00:	2300      	moveq	r3, #0
 8006e02:	6102      	str	r2, [r0, #16]
 8006e04:	bf08      	it	eq
 8006e06:	6143      	streq	r3, [r0, #20]
 8006e08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e0c:	f8dc c000 	ldr.w	ip, [ip]
 8006e10:	fa0c fc08 	lsl.w	ip, ip, r8
 8006e14:	ea4c 0707 	orr.w	r7, ip, r7
 8006e18:	f849 7b04 	str.w	r7, [r9], #4
 8006e1c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006e20:	40cf      	lsrs	r7, r1
 8006e22:	e7da      	b.n	8006dda <rshift+0x4c>
 8006e24:	f851 cb04 	ldr.w	ip, [r1], #4
 8006e28:	f847 cf04 	str.w	ip, [r7, #4]!
 8006e2c:	e7c3      	b.n	8006db6 <rshift+0x28>
 8006e2e:	4623      	mov	r3, r4
 8006e30:	e7e1      	b.n	8006df6 <rshift+0x68>

08006e32 <__hexdig_fun>:
 8006e32:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006e36:	2b09      	cmp	r3, #9
 8006e38:	d802      	bhi.n	8006e40 <__hexdig_fun+0xe>
 8006e3a:	3820      	subs	r0, #32
 8006e3c:	b2c0      	uxtb	r0, r0
 8006e3e:	4770      	bx	lr
 8006e40:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006e44:	2b05      	cmp	r3, #5
 8006e46:	d801      	bhi.n	8006e4c <__hexdig_fun+0x1a>
 8006e48:	3847      	subs	r0, #71	; 0x47
 8006e4a:	e7f7      	b.n	8006e3c <__hexdig_fun+0xa>
 8006e4c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006e50:	2b05      	cmp	r3, #5
 8006e52:	d801      	bhi.n	8006e58 <__hexdig_fun+0x26>
 8006e54:	3827      	subs	r0, #39	; 0x27
 8006e56:	e7f1      	b.n	8006e3c <__hexdig_fun+0xa>
 8006e58:	2000      	movs	r0, #0
 8006e5a:	4770      	bx	lr

08006e5c <__gethex>:
 8006e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e60:	ed2d 8b02 	vpush	{d8}
 8006e64:	b089      	sub	sp, #36	; 0x24
 8006e66:	ee08 0a10 	vmov	s16, r0
 8006e6a:	9304      	str	r3, [sp, #16]
 8006e6c:	4bb4      	ldr	r3, [pc, #720]	; (8007140 <__gethex+0x2e4>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	9301      	str	r3, [sp, #4]
 8006e72:	4618      	mov	r0, r3
 8006e74:	468b      	mov	fp, r1
 8006e76:	4690      	mov	r8, r2
 8006e78:	f7f9 f9e2 	bl	8000240 <strlen>
 8006e7c:	9b01      	ldr	r3, [sp, #4]
 8006e7e:	f8db 2000 	ldr.w	r2, [fp]
 8006e82:	4403      	add	r3, r0
 8006e84:	4682      	mov	sl, r0
 8006e86:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006e8a:	9305      	str	r3, [sp, #20]
 8006e8c:	1c93      	adds	r3, r2, #2
 8006e8e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006e92:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006e96:	32fe      	adds	r2, #254	; 0xfe
 8006e98:	18d1      	adds	r1, r2, r3
 8006e9a:	461f      	mov	r7, r3
 8006e9c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006ea0:	9100      	str	r1, [sp, #0]
 8006ea2:	2830      	cmp	r0, #48	; 0x30
 8006ea4:	d0f8      	beq.n	8006e98 <__gethex+0x3c>
 8006ea6:	f7ff ffc4 	bl	8006e32 <__hexdig_fun>
 8006eaa:	4604      	mov	r4, r0
 8006eac:	2800      	cmp	r0, #0
 8006eae:	d13a      	bne.n	8006f26 <__gethex+0xca>
 8006eb0:	9901      	ldr	r1, [sp, #4]
 8006eb2:	4652      	mov	r2, sl
 8006eb4:	4638      	mov	r0, r7
 8006eb6:	f001 fbce 	bl	8008656 <strncmp>
 8006eba:	4605      	mov	r5, r0
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	d168      	bne.n	8006f92 <__gethex+0x136>
 8006ec0:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006ec4:	eb07 060a 	add.w	r6, r7, sl
 8006ec8:	f7ff ffb3 	bl	8006e32 <__hexdig_fun>
 8006ecc:	2800      	cmp	r0, #0
 8006ece:	d062      	beq.n	8006f96 <__gethex+0x13a>
 8006ed0:	4633      	mov	r3, r6
 8006ed2:	7818      	ldrb	r0, [r3, #0]
 8006ed4:	2830      	cmp	r0, #48	; 0x30
 8006ed6:	461f      	mov	r7, r3
 8006ed8:	f103 0301 	add.w	r3, r3, #1
 8006edc:	d0f9      	beq.n	8006ed2 <__gethex+0x76>
 8006ede:	f7ff ffa8 	bl	8006e32 <__hexdig_fun>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	fab0 f480 	clz	r4, r0
 8006ee8:	0964      	lsrs	r4, r4, #5
 8006eea:	4635      	mov	r5, r6
 8006eec:	9300      	str	r3, [sp, #0]
 8006eee:	463a      	mov	r2, r7
 8006ef0:	4616      	mov	r6, r2
 8006ef2:	3201      	adds	r2, #1
 8006ef4:	7830      	ldrb	r0, [r6, #0]
 8006ef6:	f7ff ff9c 	bl	8006e32 <__hexdig_fun>
 8006efa:	2800      	cmp	r0, #0
 8006efc:	d1f8      	bne.n	8006ef0 <__gethex+0x94>
 8006efe:	9901      	ldr	r1, [sp, #4]
 8006f00:	4652      	mov	r2, sl
 8006f02:	4630      	mov	r0, r6
 8006f04:	f001 fba7 	bl	8008656 <strncmp>
 8006f08:	b980      	cbnz	r0, 8006f2c <__gethex+0xd0>
 8006f0a:	b94d      	cbnz	r5, 8006f20 <__gethex+0xc4>
 8006f0c:	eb06 050a 	add.w	r5, r6, sl
 8006f10:	462a      	mov	r2, r5
 8006f12:	4616      	mov	r6, r2
 8006f14:	3201      	adds	r2, #1
 8006f16:	7830      	ldrb	r0, [r6, #0]
 8006f18:	f7ff ff8b 	bl	8006e32 <__hexdig_fun>
 8006f1c:	2800      	cmp	r0, #0
 8006f1e:	d1f8      	bne.n	8006f12 <__gethex+0xb6>
 8006f20:	1bad      	subs	r5, r5, r6
 8006f22:	00ad      	lsls	r5, r5, #2
 8006f24:	e004      	b.n	8006f30 <__gethex+0xd4>
 8006f26:	2400      	movs	r4, #0
 8006f28:	4625      	mov	r5, r4
 8006f2a:	e7e0      	b.n	8006eee <__gethex+0x92>
 8006f2c:	2d00      	cmp	r5, #0
 8006f2e:	d1f7      	bne.n	8006f20 <__gethex+0xc4>
 8006f30:	7833      	ldrb	r3, [r6, #0]
 8006f32:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006f36:	2b50      	cmp	r3, #80	; 0x50
 8006f38:	d13b      	bne.n	8006fb2 <__gethex+0x156>
 8006f3a:	7873      	ldrb	r3, [r6, #1]
 8006f3c:	2b2b      	cmp	r3, #43	; 0x2b
 8006f3e:	d02c      	beq.n	8006f9a <__gethex+0x13e>
 8006f40:	2b2d      	cmp	r3, #45	; 0x2d
 8006f42:	d02e      	beq.n	8006fa2 <__gethex+0x146>
 8006f44:	1c71      	adds	r1, r6, #1
 8006f46:	f04f 0900 	mov.w	r9, #0
 8006f4a:	7808      	ldrb	r0, [r1, #0]
 8006f4c:	f7ff ff71 	bl	8006e32 <__hexdig_fun>
 8006f50:	1e43      	subs	r3, r0, #1
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	2b18      	cmp	r3, #24
 8006f56:	d82c      	bhi.n	8006fb2 <__gethex+0x156>
 8006f58:	f1a0 0210 	sub.w	r2, r0, #16
 8006f5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006f60:	f7ff ff67 	bl	8006e32 <__hexdig_fun>
 8006f64:	1e43      	subs	r3, r0, #1
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	2b18      	cmp	r3, #24
 8006f6a:	d91d      	bls.n	8006fa8 <__gethex+0x14c>
 8006f6c:	f1b9 0f00 	cmp.w	r9, #0
 8006f70:	d000      	beq.n	8006f74 <__gethex+0x118>
 8006f72:	4252      	negs	r2, r2
 8006f74:	4415      	add	r5, r2
 8006f76:	f8cb 1000 	str.w	r1, [fp]
 8006f7a:	b1e4      	cbz	r4, 8006fb6 <__gethex+0x15a>
 8006f7c:	9b00      	ldr	r3, [sp, #0]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	bf14      	ite	ne
 8006f82:	2700      	movne	r7, #0
 8006f84:	2706      	moveq	r7, #6
 8006f86:	4638      	mov	r0, r7
 8006f88:	b009      	add	sp, #36	; 0x24
 8006f8a:	ecbd 8b02 	vpop	{d8}
 8006f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f92:	463e      	mov	r6, r7
 8006f94:	4625      	mov	r5, r4
 8006f96:	2401      	movs	r4, #1
 8006f98:	e7ca      	b.n	8006f30 <__gethex+0xd4>
 8006f9a:	f04f 0900 	mov.w	r9, #0
 8006f9e:	1cb1      	adds	r1, r6, #2
 8006fa0:	e7d3      	b.n	8006f4a <__gethex+0xee>
 8006fa2:	f04f 0901 	mov.w	r9, #1
 8006fa6:	e7fa      	b.n	8006f9e <__gethex+0x142>
 8006fa8:	230a      	movs	r3, #10
 8006faa:	fb03 0202 	mla	r2, r3, r2, r0
 8006fae:	3a10      	subs	r2, #16
 8006fb0:	e7d4      	b.n	8006f5c <__gethex+0x100>
 8006fb2:	4631      	mov	r1, r6
 8006fb4:	e7df      	b.n	8006f76 <__gethex+0x11a>
 8006fb6:	1bf3      	subs	r3, r6, r7
 8006fb8:	3b01      	subs	r3, #1
 8006fba:	4621      	mov	r1, r4
 8006fbc:	2b07      	cmp	r3, #7
 8006fbe:	dc0b      	bgt.n	8006fd8 <__gethex+0x17c>
 8006fc0:	ee18 0a10 	vmov	r0, s16
 8006fc4:	f000 fa82 	bl	80074cc <_Balloc>
 8006fc8:	4604      	mov	r4, r0
 8006fca:	b940      	cbnz	r0, 8006fde <__gethex+0x182>
 8006fcc:	4b5d      	ldr	r3, [pc, #372]	; (8007144 <__gethex+0x2e8>)
 8006fce:	4602      	mov	r2, r0
 8006fd0:	21de      	movs	r1, #222	; 0xde
 8006fd2:	485d      	ldr	r0, [pc, #372]	; (8007148 <__gethex+0x2ec>)
 8006fd4:	f001 fc34 	bl	8008840 <__assert_func>
 8006fd8:	3101      	adds	r1, #1
 8006fda:	105b      	asrs	r3, r3, #1
 8006fdc:	e7ee      	b.n	8006fbc <__gethex+0x160>
 8006fde:	f100 0914 	add.w	r9, r0, #20
 8006fe2:	f04f 0b00 	mov.w	fp, #0
 8006fe6:	f1ca 0301 	rsb	r3, sl, #1
 8006fea:	f8cd 9008 	str.w	r9, [sp, #8]
 8006fee:	f8cd b000 	str.w	fp, [sp]
 8006ff2:	9306      	str	r3, [sp, #24]
 8006ff4:	42b7      	cmp	r7, r6
 8006ff6:	d340      	bcc.n	800707a <__gethex+0x21e>
 8006ff8:	9802      	ldr	r0, [sp, #8]
 8006ffa:	9b00      	ldr	r3, [sp, #0]
 8006ffc:	f840 3b04 	str.w	r3, [r0], #4
 8007000:	eba0 0009 	sub.w	r0, r0, r9
 8007004:	1080      	asrs	r0, r0, #2
 8007006:	0146      	lsls	r6, r0, #5
 8007008:	6120      	str	r0, [r4, #16]
 800700a:	4618      	mov	r0, r3
 800700c:	f000 fb50 	bl	80076b0 <__hi0bits>
 8007010:	1a30      	subs	r0, r6, r0
 8007012:	f8d8 6000 	ldr.w	r6, [r8]
 8007016:	42b0      	cmp	r0, r6
 8007018:	dd63      	ble.n	80070e2 <__gethex+0x286>
 800701a:	1b87      	subs	r7, r0, r6
 800701c:	4639      	mov	r1, r7
 800701e:	4620      	mov	r0, r4
 8007020:	f000 fef1 	bl	8007e06 <__any_on>
 8007024:	4682      	mov	sl, r0
 8007026:	b1a8      	cbz	r0, 8007054 <__gethex+0x1f8>
 8007028:	1e7b      	subs	r3, r7, #1
 800702a:	1159      	asrs	r1, r3, #5
 800702c:	f003 021f 	and.w	r2, r3, #31
 8007030:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007034:	f04f 0a01 	mov.w	sl, #1
 8007038:	fa0a f202 	lsl.w	r2, sl, r2
 800703c:	420a      	tst	r2, r1
 800703e:	d009      	beq.n	8007054 <__gethex+0x1f8>
 8007040:	4553      	cmp	r3, sl
 8007042:	dd05      	ble.n	8007050 <__gethex+0x1f4>
 8007044:	1eb9      	subs	r1, r7, #2
 8007046:	4620      	mov	r0, r4
 8007048:	f000 fedd 	bl	8007e06 <__any_on>
 800704c:	2800      	cmp	r0, #0
 800704e:	d145      	bne.n	80070dc <__gethex+0x280>
 8007050:	f04f 0a02 	mov.w	sl, #2
 8007054:	4639      	mov	r1, r7
 8007056:	4620      	mov	r0, r4
 8007058:	f7ff fe99 	bl	8006d8e <rshift>
 800705c:	443d      	add	r5, r7
 800705e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007062:	42ab      	cmp	r3, r5
 8007064:	da4c      	bge.n	8007100 <__gethex+0x2a4>
 8007066:	ee18 0a10 	vmov	r0, s16
 800706a:	4621      	mov	r1, r4
 800706c:	f000 fa6e 	bl	800754c <_Bfree>
 8007070:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007072:	2300      	movs	r3, #0
 8007074:	6013      	str	r3, [r2, #0]
 8007076:	27a3      	movs	r7, #163	; 0xa3
 8007078:	e785      	b.n	8006f86 <__gethex+0x12a>
 800707a:	1e73      	subs	r3, r6, #1
 800707c:	9a05      	ldr	r2, [sp, #20]
 800707e:	9303      	str	r3, [sp, #12]
 8007080:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007084:	4293      	cmp	r3, r2
 8007086:	d019      	beq.n	80070bc <__gethex+0x260>
 8007088:	f1bb 0f20 	cmp.w	fp, #32
 800708c:	d107      	bne.n	800709e <__gethex+0x242>
 800708e:	9b02      	ldr	r3, [sp, #8]
 8007090:	9a00      	ldr	r2, [sp, #0]
 8007092:	f843 2b04 	str.w	r2, [r3], #4
 8007096:	9302      	str	r3, [sp, #8]
 8007098:	2300      	movs	r3, #0
 800709a:	9300      	str	r3, [sp, #0]
 800709c:	469b      	mov	fp, r3
 800709e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80070a2:	f7ff fec6 	bl	8006e32 <__hexdig_fun>
 80070a6:	9b00      	ldr	r3, [sp, #0]
 80070a8:	f000 000f 	and.w	r0, r0, #15
 80070ac:	fa00 f00b 	lsl.w	r0, r0, fp
 80070b0:	4303      	orrs	r3, r0
 80070b2:	9300      	str	r3, [sp, #0]
 80070b4:	f10b 0b04 	add.w	fp, fp, #4
 80070b8:	9b03      	ldr	r3, [sp, #12]
 80070ba:	e00d      	b.n	80070d8 <__gethex+0x27c>
 80070bc:	9b03      	ldr	r3, [sp, #12]
 80070be:	9a06      	ldr	r2, [sp, #24]
 80070c0:	4413      	add	r3, r2
 80070c2:	42bb      	cmp	r3, r7
 80070c4:	d3e0      	bcc.n	8007088 <__gethex+0x22c>
 80070c6:	4618      	mov	r0, r3
 80070c8:	9901      	ldr	r1, [sp, #4]
 80070ca:	9307      	str	r3, [sp, #28]
 80070cc:	4652      	mov	r2, sl
 80070ce:	f001 fac2 	bl	8008656 <strncmp>
 80070d2:	9b07      	ldr	r3, [sp, #28]
 80070d4:	2800      	cmp	r0, #0
 80070d6:	d1d7      	bne.n	8007088 <__gethex+0x22c>
 80070d8:	461e      	mov	r6, r3
 80070da:	e78b      	b.n	8006ff4 <__gethex+0x198>
 80070dc:	f04f 0a03 	mov.w	sl, #3
 80070e0:	e7b8      	b.n	8007054 <__gethex+0x1f8>
 80070e2:	da0a      	bge.n	80070fa <__gethex+0x29e>
 80070e4:	1a37      	subs	r7, r6, r0
 80070e6:	4621      	mov	r1, r4
 80070e8:	ee18 0a10 	vmov	r0, s16
 80070ec:	463a      	mov	r2, r7
 80070ee:	f000 fc49 	bl	8007984 <__lshift>
 80070f2:	1bed      	subs	r5, r5, r7
 80070f4:	4604      	mov	r4, r0
 80070f6:	f100 0914 	add.w	r9, r0, #20
 80070fa:	f04f 0a00 	mov.w	sl, #0
 80070fe:	e7ae      	b.n	800705e <__gethex+0x202>
 8007100:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007104:	42a8      	cmp	r0, r5
 8007106:	dd72      	ble.n	80071ee <__gethex+0x392>
 8007108:	1b45      	subs	r5, r0, r5
 800710a:	42ae      	cmp	r6, r5
 800710c:	dc36      	bgt.n	800717c <__gethex+0x320>
 800710e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007112:	2b02      	cmp	r3, #2
 8007114:	d02a      	beq.n	800716c <__gethex+0x310>
 8007116:	2b03      	cmp	r3, #3
 8007118:	d02c      	beq.n	8007174 <__gethex+0x318>
 800711a:	2b01      	cmp	r3, #1
 800711c:	d11c      	bne.n	8007158 <__gethex+0x2fc>
 800711e:	42ae      	cmp	r6, r5
 8007120:	d11a      	bne.n	8007158 <__gethex+0x2fc>
 8007122:	2e01      	cmp	r6, #1
 8007124:	d112      	bne.n	800714c <__gethex+0x2f0>
 8007126:	9a04      	ldr	r2, [sp, #16]
 8007128:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800712c:	6013      	str	r3, [r2, #0]
 800712e:	2301      	movs	r3, #1
 8007130:	6123      	str	r3, [r4, #16]
 8007132:	f8c9 3000 	str.w	r3, [r9]
 8007136:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007138:	2762      	movs	r7, #98	; 0x62
 800713a:	601c      	str	r4, [r3, #0]
 800713c:	e723      	b.n	8006f86 <__gethex+0x12a>
 800713e:	bf00      	nop
 8007140:	0800901c 	.word	0x0800901c
 8007144:	08008f40 	.word	0x08008f40
 8007148:	08008fb4 	.word	0x08008fb4
 800714c:	1e71      	subs	r1, r6, #1
 800714e:	4620      	mov	r0, r4
 8007150:	f000 fe59 	bl	8007e06 <__any_on>
 8007154:	2800      	cmp	r0, #0
 8007156:	d1e6      	bne.n	8007126 <__gethex+0x2ca>
 8007158:	ee18 0a10 	vmov	r0, s16
 800715c:	4621      	mov	r1, r4
 800715e:	f000 f9f5 	bl	800754c <_Bfree>
 8007162:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007164:	2300      	movs	r3, #0
 8007166:	6013      	str	r3, [r2, #0]
 8007168:	2750      	movs	r7, #80	; 0x50
 800716a:	e70c      	b.n	8006f86 <__gethex+0x12a>
 800716c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1f2      	bne.n	8007158 <__gethex+0x2fc>
 8007172:	e7d8      	b.n	8007126 <__gethex+0x2ca>
 8007174:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007176:	2b00      	cmp	r3, #0
 8007178:	d1d5      	bne.n	8007126 <__gethex+0x2ca>
 800717a:	e7ed      	b.n	8007158 <__gethex+0x2fc>
 800717c:	1e6f      	subs	r7, r5, #1
 800717e:	f1ba 0f00 	cmp.w	sl, #0
 8007182:	d131      	bne.n	80071e8 <__gethex+0x38c>
 8007184:	b127      	cbz	r7, 8007190 <__gethex+0x334>
 8007186:	4639      	mov	r1, r7
 8007188:	4620      	mov	r0, r4
 800718a:	f000 fe3c 	bl	8007e06 <__any_on>
 800718e:	4682      	mov	sl, r0
 8007190:	117b      	asrs	r3, r7, #5
 8007192:	2101      	movs	r1, #1
 8007194:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007198:	f007 071f 	and.w	r7, r7, #31
 800719c:	fa01 f707 	lsl.w	r7, r1, r7
 80071a0:	421f      	tst	r7, r3
 80071a2:	4629      	mov	r1, r5
 80071a4:	4620      	mov	r0, r4
 80071a6:	bf18      	it	ne
 80071a8:	f04a 0a02 	orrne.w	sl, sl, #2
 80071ac:	1b76      	subs	r6, r6, r5
 80071ae:	f7ff fdee 	bl	8006d8e <rshift>
 80071b2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80071b6:	2702      	movs	r7, #2
 80071b8:	f1ba 0f00 	cmp.w	sl, #0
 80071bc:	d048      	beq.n	8007250 <__gethex+0x3f4>
 80071be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80071c2:	2b02      	cmp	r3, #2
 80071c4:	d015      	beq.n	80071f2 <__gethex+0x396>
 80071c6:	2b03      	cmp	r3, #3
 80071c8:	d017      	beq.n	80071fa <__gethex+0x39e>
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d109      	bne.n	80071e2 <__gethex+0x386>
 80071ce:	f01a 0f02 	tst.w	sl, #2
 80071d2:	d006      	beq.n	80071e2 <__gethex+0x386>
 80071d4:	f8d9 0000 	ldr.w	r0, [r9]
 80071d8:	ea4a 0a00 	orr.w	sl, sl, r0
 80071dc:	f01a 0f01 	tst.w	sl, #1
 80071e0:	d10e      	bne.n	8007200 <__gethex+0x3a4>
 80071e2:	f047 0710 	orr.w	r7, r7, #16
 80071e6:	e033      	b.n	8007250 <__gethex+0x3f4>
 80071e8:	f04f 0a01 	mov.w	sl, #1
 80071ec:	e7d0      	b.n	8007190 <__gethex+0x334>
 80071ee:	2701      	movs	r7, #1
 80071f0:	e7e2      	b.n	80071b8 <__gethex+0x35c>
 80071f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071f4:	f1c3 0301 	rsb	r3, r3, #1
 80071f8:	9315      	str	r3, [sp, #84]	; 0x54
 80071fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d0f0      	beq.n	80071e2 <__gethex+0x386>
 8007200:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007204:	f104 0314 	add.w	r3, r4, #20
 8007208:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800720c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007210:	f04f 0c00 	mov.w	ip, #0
 8007214:	4618      	mov	r0, r3
 8007216:	f853 2b04 	ldr.w	r2, [r3], #4
 800721a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800721e:	d01c      	beq.n	800725a <__gethex+0x3fe>
 8007220:	3201      	adds	r2, #1
 8007222:	6002      	str	r2, [r0, #0]
 8007224:	2f02      	cmp	r7, #2
 8007226:	f104 0314 	add.w	r3, r4, #20
 800722a:	d13f      	bne.n	80072ac <__gethex+0x450>
 800722c:	f8d8 2000 	ldr.w	r2, [r8]
 8007230:	3a01      	subs	r2, #1
 8007232:	42b2      	cmp	r2, r6
 8007234:	d10a      	bne.n	800724c <__gethex+0x3f0>
 8007236:	1171      	asrs	r1, r6, #5
 8007238:	2201      	movs	r2, #1
 800723a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800723e:	f006 061f 	and.w	r6, r6, #31
 8007242:	fa02 f606 	lsl.w	r6, r2, r6
 8007246:	421e      	tst	r6, r3
 8007248:	bf18      	it	ne
 800724a:	4617      	movne	r7, r2
 800724c:	f047 0720 	orr.w	r7, r7, #32
 8007250:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007252:	601c      	str	r4, [r3, #0]
 8007254:	9b04      	ldr	r3, [sp, #16]
 8007256:	601d      	str	r5, [r3, #0]
 8007258:	e695      	b.n	8006f86 <__gethex+0x12a>
 800725a:	4299      	cmp	r1, r3
 800725c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007260:	d8d8      	bhi.n	8007214 <__gethex+0x3b8>
 8007262:	68a3      	ldr	r3, [r4, #8]
 8007264:	459b      	cmp	fp, r3
 8007266:	db19      	blt.n	800729c <__gethex+0x440>
 8007268:	6861      	ldr	r1, [r4, #4]
 800726a:	ee18 0a10 	vmov	r0, s16
 800726e:	3101      	adds	r1, #1
 8007270:	f000 f92c 	bl	80074cc <_Balloc>
 8007274:	4681      	mov	r9, r0
 8007276:	b918      	cbnz	r0, 8007280 <__gethex+0x424>
 8007278:	4b1a      	ldr	r3, [pc, #104]	; (80072e4 <__gethex+0x488>)
 800727a:	4602      	mov	r2, r0
 800727c:	2184      	movs	r1, #132	; 0x84
 800727e:	e6a8      	b.n	8006fd2 <__gethex+0x176>
 8007280:	6922      	ldr	r2, [r4, #16]
 8007282:	3202      	adds	r2, #2
 8007284:	f104 010c 	add.w	r1, r4, #12
 8007288:	0092      	lsls	r2, r2, #2
 800728a:	300c      	adds	r0, #12
 800728c:	f000 f910 	bl	80074b0 <memcpy>
 8007290:	4621      	mov	r1, r4
 8007292:	ee18 0a10 	vmov	r0, s16
 8007296:	f000 f959 	bl	800754c <_Bfree>
 800729a:	464c      	mov	r4, r9
 800729c:	6923      	ldr	r3, [r4, #16]
 800729e:	1c5a      	adds	r2, r3, #1
 80072a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072a4:	6122      	str	r2, [r4, #16]
 80072a6:	2201      	movs	r2, #1
 80072a8:	615a      	str	r2, [r3, #20]
 80072aa:	e7bb      	b.n	8007224 <__gethex+0x3c8>
 80072ac:	6922      	ldr	r2, [r4, #16]
 80072ae:	455a      	cmp	r2, fp
 80072b0:	dd0b      	ble.n	80072ca <__gethex+0x46e>
 80072b2:	2101      	movs	r1, #1
 80072b4:	4620      	mov	r0, r4
 80072b6:	f7ff fd6a 	bl	8006d8e <rshift>
 80072ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80072be:	3501      	adds	r5, #1
 80072c0:	42ab      	cmp	r3, r5
 80072c2:	f6ff aed0 	blt.w	8007066 <__gethex+0x20a>
 80072c6:	2701      	movs	r7, #1
 80072c8:	e7c0      	b.n	800724c <__gethex+0x3f0>
 80072ca:	f016 061f 	ands.w	r6, r6, #31
 80072ce:	d0fa      	beq.n	80072c6 <__gethex+0x46a>
 80072d0:	4453      	add	r3, sl
 80072d2:	f1c6 0620 	rsb	r6, r6, #32
 80072d6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80072da:	f000 f9e9 	bl	80076b0 <__hi0bits>
 80072de:	42b0      	cmp	r0, r6
 80072e0:	dbe7      	blt.n	80072b2 <__gethex+0x456>
 80072e2:	e7f0      	b.n	80072c6 <__gethex+0x46a>
 80072e4:	08008f40 	.word	0x08008f40

080072e8 <L_shift>:
 80072e8:	f1c2 0208 	rsb	r2, r2, #8
 80072ec:	0092      	lsls	r2, r2, #2
 80072ee:	b570      	push	{r4, r5, r6, lr}
 80072f0:	f1c2 0620 	rsb	r6, r2, #32
 80072f4:	6843      	ldr	r3, [r0, #4]
 80072f6:	6804      	ldr	r4, [r0, #0]
 80072f8:	fa03 f506 	lsl.w	r5, r3, r6
 80072fc:	432c      	orrs	r4, r5
 80072fe:	40d3      	lsrs	r3, r2
 8007300:	6004      	str	r4, [r0, #0]
 8007302:	f840 3f04 	str.w	r3, [r0, #4]!
 8007306:	4288      	cmp	r0, r1
 8007308:	d3f4      	bcc.n	80072f4 <L_shift+0xc>
 800730a:	bd70      	pop	{r4, r5, r6, pc}

0800730c <__match>:
 800730c:	b530      	push	{r4, r5, lr}
 800730e:	6803      	ldr	r3, [r0, #0]
 8007310:	3301      	adds	r3, #1
 8007312:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007316:	b914      	cbnz	r4, 800731e <__match+0x12>
 8007318:	6003      	str	r3, [r0, #0]
 800731a:	2001      	movs	r0, #1
 800731c:	bd30      	pop	{r4, r5, pc}
 800731e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007322:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007326:	2d19      	cmp	r5, #25
 8007328:	bf98      	it	ls
 800732a:	3220      	addls	r2, #32
 800732c:	42a2      	cmp	r2, r4
 800732e:	d0f0      	beq.n	8007312 <__match+0x6>
 8007330:	2000      	movs	r0, #0
 8007332:	e7f3      	b.n	800731c <__match+0x10>

08007334 <__hexnan>:
 8007334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007338:	680b      	ldr	r3, [r1, #0]
 800733a:	115e      	asrs	r6, r3, #5
 800733c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007340:	f013 031f 	ands.w	r3, r3, #31
 8007344:	b087      	sub	sp, #28
 8007346:	bf18      	it	ne
 8007348:	3604      	addne	r6, #4
 800734a:	2500      	movs	r5, #0
 800734c:	1f37      	subs	r7, r6, #4
 800734e:	4690      	mov	r8, r2
 8007350:	6802      	ldr	r2, [r0, #0]
 8007352:	9301      	str	r3, [sp, #4]
 8007354:	4682      	mov	sl, r0
 8007356:	f846 5c04 	str.w	r5, [r6, #-4]
 800735a:	46b9      	mov	r9, r7
 800735c:	463c      	mov	r4, r7
 800735e:	9502      	str	r5, [sp, #8]
 8007360:	46ab      	mov	fp, r5
 8007362:	7851      	ldrb	r1, [r2, #1]
 8007364:	1c53      	adds	r3, r2, #1
 8007366:	9303      	str	r3, [sp, #12]
 8007368:	b341      	cbz	r1, 80073bc <__hexnan+0x88>
 800736a:	4608      	mov	r0, r1
 800736c:	9205      	str	r2, [sp, #20]
 800736e:	9104      	str	r1, [sp, #16]
 8007370:	f7ff fd5f 	bl	8006e32 <__hexdig_fun>
 8007374:	2800      	cmp	r0, #0
 8007376:	d14f      	bne.n	8007418 <__hexnan+0xe4>
 8007378:	9904      	ldr	r1, [sp, #16]
 800737a:	9a05      	ldr	r2, [sp, #20]
 800737c:	2920      	cmp	r1, #32
 800737e:	d818      	bhi.n	80073b2 <__hexnan+0x7e>
 8007380:	9b02      	ldr	r3, [sp, #8]
 8007382:	459b      	cmp	fp, r3
 8007384:	dd13      	ble.n	80073ae <__hexnan+0x7a>
 8007386:	454c      	cmp	r4, r9
 8007388:	d206      	bcs.n	8007398 <__hexnan+0x64>
 800738a:	2d07      	cmp	r5, #7
 800738c:	dc04      	bgt.n	8007398 <__hexnan+0x64>
 800738e:	462a      	mov	r2, r5
 8007390:	4649      	mov	r1, r9
 8007392:	4620      	mov	r0, r4
 8007394:	f7ff ffa8 	bl	80072e8 <L_shift>
 8007398:	4544      	cmp	r4, r8
 800739a:	d950      	bls.n	800743e <__hexnan+0x10a>
 800739c:	2300      	movs	r3, #0
 800739e:	f1a4 0904 	sub.w	r9, r4, #4
 80073a2:	f844 3c04 	str.w	r3, [r4, #-4]
 80073a6:	f8cd b008 	str.w	fp, [sp, #8]
 80073aa:	464c      	mov	r4, r9
 80073ac:	461d      	mov	r5, r3
 80073ae:	9a03      	ldr	r2, [sp, #12]
 80073b0:	e7d7      	b.n	8007362 <__hexnan+0x2e>
 80073b2:	2929      	cmp	r1, #41	; 0x29
 80073b4:	d156      	bne.n	8007464 <__hexnan+0x130>
 80073b6:	3202      	adds	r2, #2
 80073b8:	f8ca 2000 	str.w	r2, [sl]
 80073bc:	f1bb 0f00 	cmp.w	fp, #0
 80073c0:	d050      	beq.n	8007464 <__hexnan+0x130>
 80073c2:	454c      	cmp	r4, r9
 80073c4:	d206      	bcs.n	80073d4 <__hexnan+0xa0>
 80073c6:	2d07      	cmp	r5, #7
 80073c8:	dc04      	bgt.n	80073d4 <__hexnan+0xa0>
 80073ca:	462a      	mov	r2, r5
 80073cc:	4649      	mov	r1, r9
 80073ce:	4620      	mov	r0, r4
 80073d0:	f7ff ff8a 	bl	80072e8 <L_shift>
 80073d4:	4544      	cmp	r4, r8
 80073d6:	d934      	bls.n	8007442 <__hexnan+0x10e>
 80073d8:	f1a8 0204 	sub.w	r2, r8, #4
 80073dc:	4623      	mov	r3, r4
 80073de:	f853 1b04 	ldr.w	r1, [r3], #4
 80073e2:	f842 1f04 	str.w	r1, [r2, #4]!
 80073e6:	429f      	cmp	r7, r3
 80073e8:	d2f9      	bcs.n	80073de <__hexnan+0xaa>
 80073ea:	1b3b      	subs	r3, r7, r4
 80073ec:	f023 0303 	bic.w	r3, r3, #3
 80073f0:	3304      	adds	r3, #4
 80073f2:	3401      	adds	r4, #1
 80073f4:	3e03      	subs	r6, #3
 80073f6:	42b4      	cmp	r4, r6
 80073f8:	bf88      	it	hi
 80073fa:	2304      	movhi	r3, #4
 80073fc:	4443      	add	r3, r8
 80073fe:	2200      	movs	r2, #0
 8007400:	f843 2b04 	str.w	r2, [r3], #4
 8007404:	429f      	cmp	r7, r3
 8007406:	d2fb      	bcs.n	8007400 <__hexnan+0xcc>
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	b91b      	cbnz	r3, 8007414 <__hexnan+0xe0>
 800740c:	4547      	cmp	r7, r8
 800740e:	d127      	bne.n	8007460 <__hexnan+0x12c>
 8007410:	2301      	movs	r3, #1
 8007412:	603b      	str	r3, [r7, #0]
 8007414:	2005      	movs	r0, #5
 8007416:	e026      	b.n	8007466 <__hexnan+0x132>
 8007418:	3501      	adds	r5, #1
 800741a:	2d08      	cmp	r5, #8
 800741c:	f10b 0b01 	add.w	fp, fp, #1
 8007420:	dd06      	ble.n	8007430 <__hexnan+0xfc>
 8007422:	4544      	cmp	r4, r8
 8007424:	d9c3      	bls.n	80073ae <__hexnan+0x7a>
 8007426:	2300      	movs	r3, #0
 8007428:	f844 3c04 	str.w	r3, [r4, #-4]
 800742c:	2501      	movs	r5, #1
 800742e:	3c04      	subs	r4, #4
 8007430:	6822      	ldr	r2, [r4, #0]
 8007432:	f000 000f 	and.w	r0, r0, #15
 8007436:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800743a:	6022      	str	r2, [r4, #0]
 800743c:	e7b7      	b.n	80073ae <__hexnan+0x7a>
 800743e:	2508      	movs	r5, #8
 8007440:	e7b5      	b.n	80073ae <__hexnan+0x7a>
 8007442:	9b01      	ldr	r3, [sp, #4]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d0df      	beq.n	8007408 <__hexnan+0xd4>
 8007448:	f04f 32ff 	mov.w	r2, #4294967295
 800744c:	f1c3 0320 	rsb	r3, r3, #32
 8007450:	fa22 f303 	lsr.w	r3, r2, r3
 8007454:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007458:	401a      	ands	r2, r3
 800745a:	f846 2c04 	str.w	r2, [r6, #-4]
 800745e:	e7d3      	b.n	8007408 <__hexnan+0xd4>
 8007460:	3f04      	subs	r7, #4
 8007462:	e7d1      	b.n	8007408 <__hexnan+0xd4>
 8007464:	2004      	movs	r0, #4
 8007466:	b007      	add	sp, #28
 8007468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800746c <_localeconv_r>:
 800746c:	4800      	ldr	r0, [pc, #0]	; (8007470 <_localeconv_r+0x4>)
 800746e:	4770      	bx	lr
 8007470:	20000170 	.word	0x20000170

08007474 <__retarget_lock_init_recursive>:
 8007474:	4770      	bx	lr

08007476 <__retarget_lock_acquire_recursive>:
 8007476:	4770      	bx	lr

08007478 <__retarget_lock_release_recursive>:
 8007478:	4770      	bx	lr
	...

0800747c <malloc>:
 800747c:	4b02      	ldr	r3, [pc, #8]	; (8007488 <malloc+0xc>)
 800747e:	4601      	mov	r1, r0
 8007480:	6818      	ldr	r0, [r3, #0]
 8007482:	f000 bd63 	b.w	8007f4c <_malloc_r>
 8007486:	bf00      	nop
 8007488:	20000018 	.word	0x20000018

0800748c <__ascii_mbtowc>:
 800748c:	b082      	sub	sp, #8
 800748e:	b901      	cbnz	r1, 8007492 <__ascii_mbtowc+0x6>
 8007490:	a901      	add	r1, sp, #4
 8007492:	b142      	cbz	r2, 80074a6 <__ascii_mbtowc+0x1a>
 8007494:	b14b      	cbz	r3, 80074aa <__ascii_mbtowc+0x1e>
 8007496:	7813      	ldrb	r3, [r2, #0]
 8007498:	600b      	str	r3, [r1, #0]
 800749a:	7812      	ldrb	r2, [r2, #0]
 800749c:	1e10      	subs	r0, r2, #0
 800749e:	bf18      	it	ne
 80074a0:	2001      	movne	r0, #1
 80074a2:	b002      	add	sp, #8
 80074a4:	4770      	bx	lr
 80074a6:	4610      	mov	r0, r2
 80074a8:	e7fb      	b.n	80074a2 <__ascii_mbtowc+0x16>
 80074aa:	f06f 0001 	mvn.w	r0, #1
 80074ae:	e7f8      	b.n	80074a2 <__ascii_mbtowc+0x16>

080074b0 <memcpy>:
 80074b0:	440a      	add	r2, r1
 80074b2:	4291      	cmp	r1, r2
 80074b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80074b8:	d100      	bne.n	80074bc <memcpy+0xc>
 80074ba:	4770      	bx	lr
 80074bc:	b510      	push	{r4, lr}
 80074be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074c6:	4291      	cmp	r1, r2
 80074c8:	d1f9      	bne.n	80074be <memcpy+0xe>
 80074ca:	bd10      	pop	{r4, pc}

080074cc <_Balloc>:
 80074cc:	b570      	push	{r4, r5, r6, lr}
 80074ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80074d0:	4604      	mov	r4, r0
 80074d2:	460d      	mov	r5, r1
 80074d4:	b976      	cbnz	r6, 80074f4 <_Balloc+0x28>
 80074d6:	2010      	movs	r0, #16
 80074d8:	f7ff ffd0 	bl	800747c <malloc>
 80074dc:	4602      	mov	r2, r0
 80074de:	6260      	str	r0, [r4, #36]	; 0x24
 80074e0:	b920      	cbnz	r0, 80074ec <_Balloc+0x20>
 80074e2:	4b18      	ldr	r3, [pc, #96]	; (8007544 <_Balloc+0x78>)
 80074e4:	4818      	ldr	r0, [pc, #96]	; (8007548 <_Balloc+0x7c>)
 80074e6:	2166      	movs	r1, #102	; 0x66
 80074e8:	f001 f9aa 	bl	8008840 <__assert_func>
 80074ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074f0:	6006      	str	r6, [r0, #0]
 80074f2:	60c6      	str	r6, [r0, #12]
 80074f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80074f6:	68f3      	ldr	r3, [r6, #12]
 80074f8:	b183      	cbz	r3, 800751c <_Balloc+0x50>
 80074fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007502:	b9b8      	cbnz	r0, 8007534 <_Balloc+0x68>
 8007504:	2101      	movs	r1, #1
 8007506:	fa01 f605 	lsl.w	r6, r1, r5
 800750a:	1d72      	adds	r2, r6, #5
 800750c:	0092      	lsls	r2, r2, #2
 800750e:	4620      	mov	r0, r4
 8007510:	f000 fc9a 	bl	8007e48 <_calloc_r>
 8007514:	b160      	cbz	r0, 8007530 <_Balloc+0x64>
 8007516:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800751a:	e00e      	b.n	800753a <_Balloc+0x6e>
 800751c:	2221      	movs	r2, #33	; 0x21
 800751e:	2104      	movs	r1, #4
 8007520:	4620      	mov	r0, r4
 8007522:	f000 fc91 	bl	8007e48 <_calloc_r>
 8007526:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007528:	60f0      	str	r0, [r6, #12]
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1e4      	bne.n	80074fa <_Balloc+0x2e>
 8007530:	2000      	movs	r0, #0
 8007532:	bd70      	pop	{r4, r5, r6, pc}
 8007534:	6802      	ldr	r2, [r0, #0]
 8007536:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800753a:	2300      	movs	r3, #0
 800753c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007540:	e7f7      	b.n	8007532 <_Balloc+0x66>
 8007542:	bf00      	nop
 8007544:	08008ece 	.word	0x08008ece
 8007548:	08009030 	.word	0x08009030

0800754c <_Bfree>:
 800754c:	b570      	push	{r4, r5, r6, lr}
 800754e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007550:	4605      	mov	r5, r0
 8007552:	460c      	mov	r4, r1
 8007554:	b976      	cbnz	r6, 8007574 <_Bfree+0x28>
 8007556:	2010      	movs	r0, #16
 8007558:	f7ff ff90 	bl	800747c <malloc>
 800755c:	4602      	mov	r2, r0
 800755e:	6268      	str	r0, [r5, #36]	; 0x24
 8007560:	b920      	cbnz	r0, 800756c <_Bfree+0x20>
 8007562:	4b09      	ldr	r3, [pc, #36]	; (8007588 <_Bfree+0x3c>)
 8007564:	4809      	ldr	r0, [pc, #36]	; (800758c <_Bfree+0x40>)
 8007566:	218a      	movs	r1, #138	; 0x8a
 8007568:	f001 f96a 	bl	8008840 <__assert_func>
 800756c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007570:	6006      	str	r6, [r0, #0]
 8007572:	60c6      	str	r6, [r0, #12]
 8007574:	b13c      	cbz	r4, 8007586 <_Bfree+0x3a>
 8007576:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007578:	6862      	ldr	r2, [r4, #4]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007580:	6021      	str	r1, [r4, #0]
 8007582:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007586:	bd70      	pop	{r4, r5, r6, pc}
 8007588:	08008ece 	.word	0x08008ece
 800758c:	08009030 	.word	0x08009030

08007590 <__multadd>:
 8007590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007594:	690d      	ldr	r5, [r1, #16]
 8007596:	4607      	mov	r7, r0
 8007598:	460c      	mov	r4, r1
 800759a:	461e      	mov	r6, r3
 800759c:	f101 0c14 	add.w	ip, r1, #20
 80075a0:	2000      	movs	r0, #0
 80075a2:	f8dc 3000 	ldr.w	r3, [ip]
 80075a6:	b299      	uxth	r1, r3
 80075a8:	fb02 6101 	mla	r1, r2, r1, r6
 80075ac:	0c1e      	lsrs	r6, r3, #16
 80075ae:	0c0b      	lsrs	r3, r1, #16
 80075b0:	fb02 3306 	mla	r3, r2, r6, r3
 80075b4:	b289      	uxth	r1, r1
 80075b6:	3001      	adds	r0, #1
 80075b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80075bc:	4285      	cmp	r5, r0
 80075be:	f84c 1b04 	str.w	r1, [ip], #4
 80075c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80075c6:	dcec      	bgt.n	80075a2 <__multadd+0x12>
 80075c8:	b30e      	cbz	r6, 800760e <__multadd+0x7e>
 80075ca:	68a3      	ldr	r3, [r4, #8]
 80075cc:	42ab      	cmp	r3, r5
 80075ce:	dc19      	bgt.n	8007604 <__multadd+0x74>
 80075d0:	6861      	ldr	r1, [r4, #4]
 80075d2:	4638      	mov	r0, r7
 80075d4:	3101      	adds	r1, #1
 80075d6:	f7ff ff79 	bl	80074cc <_Balloc>
 80075da:	4680      	mov	r8, r0
 80075dc:	b928      	cbnz	r0, 80075ea <__multadd+0x5a>
 80075de:	4602      	mov	r2, r0
 80075e0:	4b0c      	ldr	r3, [pc, #48]	; (8007614 <__multadd+0x84>)
 80075e2:	480d      	ldr	r0, [pc, #52]	; (8007618 <__multadd+0x88>)
 80075e4:	21b5      	movs	r1, #181	; 0xb5
 80075e6:	f001 f92b 	bl	8008840 <__assert_func>
 80075ea:	6922      	ldr	r2, [r4, #16]
 80075ec:	3202      	adds	r2, #2
 80075ee:	f104 010c 	add.w	r1, r4, #12
 80075f2:	0092      	lsls	r2, r2, #2
 80075f4:	300c      	adds	r0, #12
 80075f6:	f7ff ff5b 	bl	80074b0 <memcpy>
 80075fa:	4621      	mov	r1, r4
 80075fc:	4638      	mov	r0, r7
 80075fe:	f7ff ffa5 	bl	800754c <_Bfree>
 8007602:	4644      	mov	r4, r8
 8007604:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007608:	3501      	adds	r5, #1
 800760a:	615e      	str	r6, [r3, #20]
 800760c:	6125      	str	r5, [r4, #16]
 800760e:	4620      	mov	r0, r4
 8007610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007614:	08008f40 	.word	0x08008f40
 8007618:	08009030 	.word	0x08009030

0800761c <__s2b>:
 800761c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007620:	460c      	mov	r4, r1
 8007622:	4615      	mov	r5, r2
 8007624:	461f      	mov	r7, r3
 8007626:	2209      	movs	r2, #9
 8007628:	3308      	adds	r3, #8
 800762a:	4606      	mov	r6, r0
 800762c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007630:	2100      	movs	r1, #0
 8007632:	2201      	movs	r2, #1
 8007634:	429a      	cmp	r2, r3
 8007636:	db09      	blt.n	800764c <__s2b+0x30>
 8007638:	4630      	mov	r0, r6
 800763a:	f7ff ff47 	bl	80074cc <_Balloc>
 800763e:	b940      	cbnz	r0, 8007652 <__s2b+0x36>
 8007640:	4602      	mov	r2, r0
 8007642:	4b19      	ldr	r3, [pc, #100]	; (80076a8 <__s2b+0x8c>)
 8007644:	4819      	ldr	r0, [pc, #100]	; (80076ac <__s2b+0x90>)
 8007646:	21ce      	movs	r1, #206	; 0xce
 8007648:	f001 f8fa 	bl	8008840 <__assert_func>
 800764c:	0052      	lsls	r2, r2, #1
 800764e:	3101      	adds	r1, #1
 8007650:	e7f0      	b.n	8007634 <__s2b+0x18>
 8007652:	9b08      	ldr	r3, [sp, #32]
 8007654:	6143      	str	r3, [r0, #20]
 8007656:	2d09      	cmp	r5, #9
 8007658:	f04f 0301 	mov.w	r3, #1
 800765c:	6103      	str	r3, [r0, #16]
 800765e:	dd16      	ble.n	800768e <__s2b+0x72>
 8007660:	f104 0909 	add.w	r9, r4, #9
 8007664:	46c8      	mov	r8, r9
 8007666:	442c      	add	r4, r5
 8007668:	f818 3b01 	ldrb.w	r3, [r8], #1
 800766c:	4601      	mov	r1, r0
 800766e:	3b30      	subs	r3, #48	; 0x30
 8007670:	220a      	movs	r2, #10
 8007672:	4630      	mov	r0, r6
 8007674:	f7ff ff8c 	bl	8007590 <__multadd>
 8007678:	45a0      	cmp	r8, r4
 800767a:	d1f5      	bne.n	8007668 <__s2b+0x4c>
 800767c:	f1a5 0408 	sub.w	r4, r5, #8
 8007680:	444c      	add	r4, r9
 8007682:	1b2d      	subs	r5, r5, r4
 8007684:	1963      	adds	r3, r4, r5
 8007686:	42bb      	cmp	r3, r7
 8007688:	db04      	blt.n	8007694 <__s2b+0x78>
 800768a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800768e:	340a      	adds	r4, #10
 8007690:	2509      	movs	r5, #9
 8007692:	e7f6      	b.n	8007682 <__s2b+0x66>
 8007694:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007698:	4601      	mov	r1, r0
 800769a:	3b30      	subs	r3, #48	; 0x30
 800769c:	220a      	movs	r2, #10
 800769e:	4630      	mov	r0, r6
 80076a0:	f7ff ff76 	bl	8007590 <__multadd>
 80076a4:	e7ee      	b.n	8007684 <__s2b+0x68>
 80076a6:	bf00      	nop
 80076a8:	08008f40 	.word	0x08008f40
 80076ac:	08009030 	.word	0x08009030

080076b0 <__hi0bits>:
 80076b0:	0c03      	lsrs	r3, r0, #16
 80076b2:	041b      	lsls	r3, r3, #16
 80076b4:	b9d3      	cbnz	r3, 80076ec <__hi0bits+0x3c>
 80076b6:	0400      	lsls	r0, r0, #16
 80076b8:	2310      	movs	r3, #16
 80076ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80076be:	bf04      	itt	eq
 80076c0:	0200      	lsleq	r0, r0, #8
 80076c2:	3308      	addeq	r3, #8
 80076c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80076c8:	bf04      	itt	eq
 80076ca:	0100      	lsleq	r0, r0, #4
 80076cc:	3304      	addeq	r3, #4
 80076ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80076d2:	bf04      	itt	eq
 80076d4:	0080      	lsleq	r0, r0, #2
 80076d6:	3302      	addeq	r3, #2
 80076d8:	2800      	cmp	r0, #0
 80076da:	db05      	blt.n	80076e8 <__hi0bits+0x38>
 80076dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80076e0:	f103 0301 	add.w	r3, r3, #1
 80076e4:	bf08      	it	eq
 80076e6:	2320      	moveq	r3, #32
 80076e8:	4618      	mov	r0, r3
 80076ea:	4770      	bx	lr
 80076ec:	2300      	movs	r3, #0
 80076ee:	e7e4      	b.n	80076ba <__hi0bits+0xa>

080076f0 <__lo0bits>:
 80076f0:	6803      	ldr	r3, [r0, #0]
 80076f2:	f013 0207 	ands.w	r2, r3, #7
 80076f6:	4601      	mov	r1, r0
 80076f8:	d00b      	beq.n	8007712 <__lo0bits+0x22>
 80076fa:	07da      	lsls	r2, r3, #31
 80076fc:	d423      	bmi.n	8007746 <__lo0bits+0x56>
 80076fe:	0798      	lsls	r0, r3, #30
 8007700:	bf49      	itett	mi
 8007702:	085b      	lsrmi	r3, r3, #1
 8007704:	089b      	lsrpl	r3, r3, #2
 8007706:	2001      	movmi	r0, #1
 8007708:	600b      	strmi	r3, [r1, #0]
 800770a:	bf5c      	itt	pl
 800770c:	600b      	strpl	r3, [r1, #0]
 800770e:	2002      	movpl	r0, #2
 8007710:	4770      	bx	lr
 8007712:	b298      	uxth	r0, r3
 8007714:	b9a8      	cbnz	r0, 8007742 <__lo0bits+0x52>
 8007716:	0c1b      	lsrs	r3, r3, #16
 8007718:	2010      	movs	r0, #16
 800771a:	b2da      	uxtb	r2, r3
 800771c:	b90a      	cbnz	r2, 8007722 <__lo0bits+0x32>
 800771e:	3008      	adds	r0, #8
 8007720:	0a1b      	lsrs	r3, r3, #8
 8007722:	071a      	lsls	r2, r3, #28
 8007724:	bf04      	itt	eq
 8007726:	091b      	lsreq	r3, r3, #4
 8007728:	3004      	addeq	r0, #4
 800772a:	079a      	lsls	r2, r3, #30
 800772c:	bf04      	itt	eq
 800772e:	089b      	lsreq	r3, r3, #2
 8007730:	3002      	addeq	r0, #2
 8007732:	07da      	lsls	r2, r3, #31
 8007734:	d403      	bmi.n	800773e <__lo0bits+0x4e>
 8007736:	085b      	lsrs	r3, r3, #1
 8007738:	f100 0001 	add.w	r0, r0, #1
 800773c:	d005      	beq.n	800774a <__lo0bits+0x5a>
 800773e:	600b      	str	r3, [r1, #0]
 8007740:	4770      	bx	lr
 8007742:	4610      	mov	r0, r2
 8007744:	e7e9      	b.n	800771a <__lo0bits+0x2a>
 8007746:	2000      	movs	r0, #0
 8007748:	4770      	bx	lr
 800774a:	2020      	movs	r0, #32
 800774c:	4770      	bx	lr
	...

08007750 <__i2b>:
 8007750:	b510      	push	{r4, lr}
 8007752:	460c      	mov	r4, r1
 8007754:	2101      	movs	r1, #1
 8007756:	f7ff feb9 	bl	80074cc <_Balloc>
 800775a:	4602      	mov	r2, r0
 800775c:	b928      	cbnz	r0, 800776a <__i2b+0x1a>
 800775e:	4b05      	ldr	r3, [pc, #20]	; (8007774 <__i2b+0x24>)
 8007760:	4805      	ldr	r0, [pc, #20]	; (8007778 <__i2b+0x28>)
 8007762:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007766:	f001 f86b 	bl	8008840 <__assert_func>
 800776a:	2301      	movs	r3, #1
 800776c:	6144      	str	r4, [r0, #20]
 800776e:	6103      	str	r3, [r0, #16]
 8007770:	bd10      	pop	{r4, pc}
 8007772:	bf00      	nop
 8007774:	08008f40 	.word	0x08008f40
 8007778:	08009030 	.word	0x08009030

0800777c <__multiply>:
 800777c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007780:	4691      	mov	r9, r2
 8007782:	690a      	ldr	r2, [r1, #16]
 8007784:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007788:	429a      	cmp	r2, r3
 800778a:	bfb8      	it	lt
 800778c:	460b      	movlt	r3, r1
 800778e:	460c      	mov	r4, r1
 8007790:	bfbc      	itt	lt
 8007792:	464c      	movlt	r4, r9
 8007794:	4699      	movlt	r9, r3
 8007796:	6927      	ldr	r7, [r4, #16]
 8007798:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800779c:	68a3      	ldr	r3, [r4, #8]
 800779e:	6861      	ldr	r1, [r4, #4]
 80077a0:	eb07 060a 	add.w	r6, r7, sl
 80077a4:	42b3      	cmp	r3, r6
 80077a6:	b085      	sub	sp, #20
 80077a8:	bfb8      	it	lt
 80077aa:	3101      	addlt	r1, #1
 80077ac:	f7ff fe8e 	bl	80074cc <_Balloc>
 80077b0:	b930      	cbnz	r0, 80077c0 <__multiply+0x44>
 80077b2:	4602      	mov	r2, r0
 80077b4:	4b44      	ldr	r3, [pc, #272]	; (80078c8 <__multiply+0x14c>)
 80077b6:	4845      	ldr	r0, [pc, #276]	; (80078cc <__multiply+0x150>)
 80077b8:	f240 115d 	movw	r1, #349	; 0x15d
 80077bc:	f001 f840 	bl	8008840 <__assert_func>
 80077c0:	f100 0514 	add.w	r5, r0, #20
 80077c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80077c8:	462b      	mov	r3, r5
 80077ca:	2200      	movs	r2, #0
 80077cc:	4543      	cmp	r3, r8
 80077ce:	d321      	bcc.n	8007814 <__multiply+0x98>
 80077d0:	f104 0314 	add.w	r3, r4, #20
 80077d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80077d8:	f109 0314 	add.w	r3, r9, #20
 80077dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80077e0:	9202      	str	r2, [sp, #8]
 80077e2:	1b3a      	subs	r2, r7, r4
 80077e4:	3a15      	subs	r2, #21
 80077e6:	f022 0203 	bic.w	r2, r2, #3
 80077ea:	3204      	adds	r2, #4
 80077ec:	f104 0115 	add.w	r1, r4, #21
 80077f0:	428f      	cmp	r7, r1
 80077f2:	bf38      	it	cc
 80077f4:	2204      	movcc	r2, #4
 80077f6:	9201      	str	r2, [sp, #4]
 80077f8:	9a02      	ldr	r2, [sp, #8]
 80077fa:	9303      	str	r3, [sp, #12]
 80077fc:	429a      	cmp	r2, r3
 80077fe:	d80c      	bhi.n	800781a <__multiply+0x9e>
 8007800:	2e00      	cmp	r6, #0
 8007802:	dd03      	ble.n	800780c <__multiply+0x90>
 8007804:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007808:	2b00      	cmp	r3, #0
 800780a:	d05a      	beq.n	80078c2 <__multiply+0x146>
 800780c:	6106      	str	r6, [r0, #16]
 800780e:	b005      	add	sp, #20
 8007810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007814:	f843 2b04 	str.w	r2, [r3], #4
 8007818:	e7d8      	b.n	80077cc <__multiply+0x50>
 800781a:	f8b3 a000 	ldrh.w	sl, [r3]
 800781e:	f1ba 0f00 	cmp.w	sl, #0
 8007822:	d024      	beq.n	800786e <__multiply+0xf2>
 8007824:	f104 0e14 	add.w	lr, r4, #20
 8007828:	46a9      	mov	r9, r5
 800782a:	f04f 0c00 	mov.w	ip, #0
 800782e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007832:	f8d9 1000 	ldr.w	r1, [r9]
 8007836:	fa1f fb82 	uxth.w	fp, r2
 800783a:	b289      	uxth	r1, r1
 800783c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007840:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007844:	f8d9 2000 	ldr.w	r2, [r9]
 8007848:	4461      	add	r1, ip
 800784a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800784e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007852:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007856:	b289      	uxth	r1, r1
 8007858:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800785c:	4577      	cmp	r7, lr
 800785e:	f849 1b04 	str.w	r1, [r9], #4
 8007862:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007866:	d8e2      	bhi.n	800782e <__multiply+0xb2>
 8007868:	9a01      	ldr	r2, [sp, #4]
 800786a:	f845 c002 	str.w	ip, [r5, r2]
 800786e:	9a03      	ldr	r2, [sp, #12]
 8007870:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007874:	3304      	adds	r3, #4
 8007876:	f1b9 0f00 	cmp.w	r9, #0
 800787a:	d020      	beq.n	80078be <__multiply+0x142>
 800787c:	6829      	ldr	r1, [r5, #0]
 800787e:	f104 0c14 	add.w	ip, r4, #20
 8007882:	46ae      	mov	lr, r5
 8007884:	f04f 0a00 	mov.w	sl, #0
 8007888:	f8bc b000 	ldrh.w	fp, [ip]
 800788c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007890:	fb09 220b 	mla	r2, r9, fp, r2
 8007894:	4492      	add	sl, r2
 8007896:	b289      	uxth	r1, r1
 8007898:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800789c:	f84e 1b04 	str.w	r1, [lr], #4
 80078a0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80078a4:	f8be 1000 	ldrh.w	r1, [lr]
 80078a8:	0c12      	lsrs	r2, r2, #16
 80078aa:	fb09 1102 	mla	r1, r9, r2, r1
 80078ae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80078b2:	4567      	cmp	r7, ip
 80078b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80078b8:	d8e6      	bhi.n	8007888 <__multiply+0x10c>
 80078ba:	9a01      	ldr	r2, [sp, #4]
 80078bc:	50a9      	str	r1, [r5, r2]
 80078be:	3504      	adds	r5, #4
 80078c0:	e79a      	b.n	80077f8 <__multiply+0x7c>
 80078c2:	3e01      	subs	r6, #1
 80078c4:	e79c      	b.n	8007800 <__multiply+0x84>
 80078c6:	bf00      	nop
 80078c8:	08008f40 	.word	0x08008f40
 80078cc:	08009030 	.word	0x08009030

080078d0 <__pow5mult>:
 80078d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078d4:	4615      	mov	r5, r2
 80078d6:	f012 0203 	ands.w	r2, r2, #3
 80078da:	4606      	mov	r6, r0
 80078dc:	460f      	mov	r7, r1
 80078de:	d007      	beq.n	80078f0 <__pow5mult+0x20>
 80078e0:	4c25      	ldr	r4, [pc, #148]	; (8007978 <__pow5mult+0xa8>)
 80078e2:	3a01      	subs	r2, #1
 80078e4:	2300      	movs	r3, #0
 80078e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80078ea:	f7ff fe51 	bl	8007590 <__multadd>
 80078ee:	4607      	mov	r7, r0
 80078f0:	10ad      	asrs	r5, r5, #2
 80078f2:	d03d      	beq.n	8007970 <__pow5mult+0xa0>
 80078f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80078f6:	b97c      	cbnz	r4, 8007918 <__pow5mult+0x48>
 80078f8:	2010      	movs	r0, #16
 80078fa:	f7ff fdbf 	bl	800747c <malloc>
 80078fe:	4602      	mov	r2, r0
 8007900:	6270      	str	r0, [r6, #36]	; 0x24
 8007902:	b928      	cbnz	r0, 8007910 <__pow5mult+0x40>
 8007904:	4b1d      	ldr	r3, [pc, #116]	; (800797c <__pow5mult+0xac>)
 8007906:	481e      	ldr	r0, [pc, #120]	; (8007980 <__pow5mult+0xb0>)
 8007908:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800790c:	f000 ff98 	bl	8008840 <__assert_func>
 8007910:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007914:	6004      	str	r4, [r0, #0]
 8007916:	60c4      	str	r4, [r0, #12]
 8007918:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800791c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007920:	b94c      	cbnz	r4, 8007936 <__pow5mult+0x66>
 8007922:	f240 2171 	movw	r1, #625	; 0x271
 8007926:	4630      	mov	r0, r6
 8007928:	f7ff ff12 	bl	8007750 <__i2b>
 800792c:	2300      	movs	r3, #0
 800792e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007932:	4604      	mov	r4, r0
 8007934:	6003      	str	r3, [r0, #0]
 8007936:	f04f 0900 	mov.w	r9, #0
 800793a:	07eb      	lsls	r3, r5, #31
 800793c:	d50a      	bpl.n	8007954 <__pow5mult+0x84>
 800793e:	4639      	mov	r1, r7
 8007940:	4622      	mov	r2, r4
 8007942:	4630      	mov	r0, r6
 8007944:	f7ff ff1a 	bl	800777c <__multiply>
 8007948:	4639      	mov	r1, r7
 800794a:	4680      	mov	r8, r0
 800794c:	4630      	mov	r0, r6
 800794e:	f7ff fdfd 	bl	800754c <_Bfree>
 8007952:	4647      	mov	r7, r8
 8007954:	106d      	asrs	r5, r5, #1
 8007956:	d00b      	beq.n	8007970 <__pow5mult+0xa0>
 8007958:	6820      	ldr	r0, [r4, #0]
 800795a:	b938      	cbnz	r0, 800796c <__pow5mult+0x9c>
 800795c:	4622      	mov	r2, r4
 800795e:	4621      	mov	r1, r4
 8007960:	4630      	mov	r0, r6
 8007962:	f7ff ff0b 	bl	800777c <__multiply>
 8007966:	6020      	str	r0, [r4, #0]
 8007968:	f8c0 9000 	str.w	r9, [r0]
 800796c:	4604      	mov	r4, r0
 800796e:	e7e4      	b.n	800793a <__pow5mult+0x6a>
 8007970:	4638      	mov	r0, r7
 8007972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007976:	bf00      	nop
 8007978:	08009180 	.word	0x08009180
 800797c:	08008ece 	.word	0x08008ece
 8007980:	08009030 	.word	0x08009030

08007984 <__lshift>:
 8007984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007988:	460c      	mov	r4, r1
 800798a:	6849      	ldr	r1, [r1, #4]
 800798c:	6923      	ldr	r3, [r4, #16]
 800798e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007992:	68a3      	ldr	r3, [r4, #8]
 8007994:	4607      	mov	r7, r0
 8007996:	4691      	mov	r9, r2
 8007998:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800799c:	f108 0601 	add.w	r6, r8, #1
 80079a0:	42b3      	cmp	r3, r6
 80079a2:	db0b      	blt.n	80079bc <__lshift+0x38>
 80079a4:	4638      	mov	r0, r7
 80079a6:	f7ff fd91 	bl	80074cc <_Balloc>
 80079aa:	4605      	mov	r5, r0
 80079ac:	b948      	cbnz	r0, 80079c2 <__lshift+0x3e>
 80079ae:	4602      	mov	r2, r0
 80079b0:	4b2a      	ldr	r3, [pc, #168]	; (8007a5c <__lshift+0xd8>)
 80079b2:	482b      	ldr	r0, [pc, #172]	; (8007a60 <__lshift+0xdc>)
 80079b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80079b8:	f000 ff42 	bl	8008840 <__assert_func>
 80079bc:	3101      	adds	r1, #1
 80079be:	005b      	lsls	r3, r3, #1
 80079c0:	e7ee      	b.n	80079a0 <__lshift+0x1c>
 80079c2:	2300      	movs	r3, #0
 80079c4:	f100 0114 	add.w	r1, r0, #20
 80079c8:	f100 0210 	add.w	r2, r0, #16
 80079cc:	4618      	mov	r0, r3
 80079ce:	4553      	cmp	r3, sl
 80079d0:	db37      	blt.n	8007a42 <__lshift+0xbe>
 80079d2:	6920      	ldr	r0, [r4, #16]
 80079d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80079d8:	f104 0314 	add.w	r3, r4, #20
 80079dc:	f019 091f 	ands.w	r9, r9, #31
 80079e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80079e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80079e8:	d02f      	beq.n	8007a4a <__lshift+0xc6>
 80079ea:	f1c9 0e20 	rsb	lr, r9, #32
 80079ee:	468a      	mov	sl, r1
 80079f0:	f04f 0c00 	mov.w	ip, #0
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	fa02 f209 	lsl.w	r2, r2, r9
 80079fa:	ea42 020c 	orr.w	r2, r2, ip
 80079fe:	f84a 2b04 	str.w	r2, [sl], #4
 8007a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a06:	4298      	cmp	r0, r3
 8007a08:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007a0c:	d8f2      	bhi.n	80079f4 <__lshift+0x70>
 8007a0e:	1b03      	subs	r3, r0, r4
 8007a10:	3b15      	subs	r3, #21
 8007a12:	f023 0303 	bic.w	r3, r3, #3
 8007a16:	3304      	adds	r3, #4
 8007a18:	f104 0215 	add.w	r2, r4, #21
 8007a1c:	4290      	cmp	r0, r2
 8007a1e:	bf38      	it	cc
 8007a20:	2304      	movcc	r3, #4
 8007a22:	f841 c003 	str.w	ip, [r1, r3]
 8007a26:	f1bc 0f00 	cmp.w	ip, #0
 8007a2a:	d001      	beq.n	8007a30 <__lshift+0xac>
 8007a2c:	f108 0602 	add.w	r6, r8, #2
 8007a30:	3e01      	subs	r6, #1
 8007a32:	4638      	mov	r0, r7
 8007a34:	612e      	str	r6, [r5, #16]
 8007a36:	4621      	mov	r1, r4
 8007a38:	f7ff fd88 	bl	800754c <_Bfree>
 8007a3c:	4628      	mov	r0, r5
 8007a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a42:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a46:	3301      	adds	r3, #1
 8007a48:	e7c1      	b.n	80079ce <__lshift+0x4a>
 8007a4a:	3904      	subs	r1, #4
 8007a4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a50:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a54:	4298      	cmp	r0, r3
 8007a56:	d8f9      	bhi.n	8007a4c <__lshift+0xc8>
 8007a58:	e7ea      	b.n	8007a30 <__lshift+0xac>
 8007a5a:	bf00      	nop
 8007a5c:	08008f40 	.word	0x08008f40
 8007a60:	08009030 	.word	0x08009030

08007a64 <__mcmp>:
 8007a64:	b530      	push	{r4, r5, lr}
 8007a66:	6902      	ldr	r2, [r0, #16]
 8007a68:	690c      	ldr	r4, [r1, #16]
 8007a6a:	1b12      	subs	r2, r2, r4
 8007a6c:	d10e      	bne.n	8007a8c <__mcmp+0x28>
 8007a6e:	f100 0314 	add.w	r3, r0, #20
 8007a72:	3114      	adds	r1, #20
 8007a74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007a78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007a7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007a80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007a84:	42a5      	cmp	r5, r4
 8007a86:	d003      	beq.n	8007a90 <__mcmp+0x2c>
 8007a88:	d305      	bcc.n	8007a96 <__mcmp+0x32>
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	4610      	mov	r0, r2
 8007a8e:	bd30      	pop	{r4, r5, pc}
 8007a90:	4283      	cmp	r3, r0
 8007a92:	d3f3      	bcc.n	8007a7c <__mcmp+0x18>
 8007a94:	e7fa      	b.n	8007a8c <__mcmp+0x28>
 8007a96:	f04f 32ff 	mov.w	r2, #4294967295
 8007a9a:	e7f7      	b.n	8007a8c <__mcmp+0x28>

08007a9c <__mdiff>:
 8007a9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa0:	460c      	mov	r4, r1
 8007aa2:	4606      	mov	r6, r0
 8007aa4:	4611      	mov	r1, r2
 8007aa6:	4620      	mov	r0, r4
 8007aa8:	4690      	mov	r8, r2
 8007aaa:	f7ff ffdb 	bl	8007a64 <__mcmp>
 8007aae:	1e05      	subs	r5, r0, #0
 8007ab0:	d110      	bne.n	8007ad4 <__mdiff+0x38>
 8007ab2:	4629      	mov	r1, r5
 8007ab4:	4630      	mov	r0, r6
 8007ab6:	f7ff fd09 	bl	80074cc <_Balloc>
 8007aba:	b930      	cbnz	r0, 8007aca <__mdiff+0x2e>
 8007abc:	4b3a      	ldr	r3, [pc, #232]	; (8007ba8 <__mdiff+0x10c>)
 8007abe:	4602      	mov	r2, r0
 8007ac0:	f240 2132 	movw	r1, #562	; 0x232
 8007ac4:	4839      	ldr	r0, [pc, #228]	; (8007bac <__mdiff+0x110>)
 8007ac6:	f000 febb 	bl	8008840 <__assert_func>
 8007aca:	2301      	movs	r3, #1
 8007acc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ad0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad4:	bfa4      	itt	ge
 8007ad6:	4643      	movge	r3, r8
 8007ad8:	46a0      	movge	r8, r4
 8007ada:	4630      	mov	r0, r6
 8007adc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007ae0:	bfa6      	itte	ge
 8007ae2:	461c      	movge	r4, r3
 8007ae4:	2500      	movge	r5, #0
 8007ae6:	2501      	movlt	r5, #1
 8007ae8:	f7ff fcf0 	bl	80074cc <_Balloc>
 8007aec:	b920      	cbnz	r0, 8007af8 <__mdiff+0x5c>
 8007aee:	4b2e      	ldr	r3, [pc, #184]	; (8007ba8 <__mdiff+0x10c>)
 8007af0:	4602      	mov	r2, r0
 8007af2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007af6:	e7e5      	b.n	8007ac4 <__mdiff+0x28>
 8007af8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007afc:	6926      	ldr	r6, [r4, #16]
 8007afe:	60c5      	str	r5, [r0, #12]
 8007b00:	f104 0914 	add.w	r9, r4, #20
 8007b04:	f108 0514 	add.w	r5, r8, #20
 8007b08:	f100 0e14 	add.w	lr, r0, #20
 8007b0c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007b10:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007b14:	f108 0210 	add.w	r2, r8, #16
 8007b18:	46f2      	mov	sl, lr
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007b20:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007b24:	fa1f f883 	uxth.w	r8, r3
 8007b28:	fa11 f18b 	uxtah	r1, r1, fp
 8007b2c:	0c1b      	lsrs	r3, r3, #16
 8007b2e:	eba1 0808 	sub.w	r8, r1, r8
 8007b32:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007b36:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007b3a:	fa1f f888 	uxth.w	r8, r8
 8007b3e:	1419      	asrs	r1, r3, #16
 8007b40:	454e      	cmp	r6, r9
 8007b42:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007b46:	f84a 3b04 	str.w	r3, [sl], #4
 8007b4a:	d8e7      	bhi.n	8007b1c <__mdiff+0x80>
 8007b4c:	1b33      	subs	r3, r6, r4
 8007b4e:	3b15      	subs	r3, #21
 8007b50:	f023 0303 	bic.w	r3, r3, #3
 8007b54:	3304      	adds	r3, #4
 8007b56:	3415      	adds	r4, #21
 8007b58:	42a6      	cmp	r6, r4
 8007b5a:	bf38      	it	cc
 8007b5c:	2304      	movcc	r3, #4
 8007b5e:	441d      	add	r5, r3
 8007b60:	4473      	add	r3, lr
 8007b62:	469e      	mov	lr, r3
 8007b64:	462e      	mov	r6, r5
 8007b66:	4566      	cmp	r6, ip
 8007b68:	d30e      	bcc.n	8007b88 <__mdiff+0xec>
 8007b6a:	f10c 0203 	add.w	r2, ip, #3
 8007b6e:	1b52      	subs	r2, r2, r5
 8007b70:	f022 0203 	bic.w	r2, r2, #3
 8007b74:	3d03      	subs	r5, #3
 8007b76:	45ac      	cmp	ip, r5
 8007b78:	bf38      	it	cc
 8007b7a:	2200      	movcc	r2, #0
 8007b7c:	441a      	add	r2, r3
 8007b7e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007b82:	b17b      	cbz	r3, 8007ba4 <__mdiff+0x108>
 8007b84:	6107      	str	r7, [r0, #16]
 8007b86:	e7a3      	b.n	8007ad0 <__mdiff+0x34>
 8007b88:	f856 8b04 	ldr.w	r8, [r6], #4
 8007b8c:	fa11 f288 	uxtah	r2, r1, r8
 8007b90:	1414      	asrs	r4, r2, #16
 8007b92:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007b96:	b292      	uxth	r2, r2
 8007b98:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007b9c:	f84e 2b04 	str.w	r2, [lr], #4
 8007ba0:	1421      	asrs	r1, r4, #16
 8007ba2:	e7e0      	b.n	8007b66 <__mdiff+0xca>
 8007ba4:	3f01      	subs	r7, #1
 8007ba6:	e7ea      	b.n	8007b7e <__mdiff+0xe2>
 8007ba8:	08008f40 	.word	0x08008f40
 8007bac:	08009030 	.word	0x08009030

08007bb0 <__ulp>:
 8007bb0:	b082      	sub	sp, #8
 8007bb2:	ed8d 0b00 	vstr	d0, [sp]
 8007bb6:	9b01      	ldr	r3, [sp, #4]
 8007bb8:	4912      	ldr	r1, [pc, #72]	; (8007c04 <__ulp+0x54>)
 8007bba:	4019      	ands	r1, r3
 8007bbc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007bc0:	2900      	cmp	r1, #0
 8007bc2:	dd05      	ble.n	8007bd0 <__ulp+0x20>
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	460b      	mov	r3, r1
 8007bc8:	ec43 2b10 	vmov	d0, r2, r3
 8007bcc:	b002      	add	sp, #8
 8007bce:	4770      	bx	lr
 8007bd0:	4249      	negs	r1, r1
 8007bd2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007bd6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007bda:	f04f 0200 	mov.w	r2, #0
 8007bde:	f04f 0300 	mov.w	r3, #0
 8007be2:	da04      	bge.n	8007bee <__ulp+0x3e>
 8007be4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007be8:	fa41 f300 	asr.w	r3, r1, r0
 8007bec:	e7ec      	b.n	8007bc8 <__ulp+0x18>
 8007bee:	f1a0 0114 	sub.w	r1, r0, #20
 8007bf2:	291e      	cmp	r1, #30
 8007bf4:	bfda      	itte	le
 8007bf6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007bfa:	fa20 f101 	lsrle.w	r1, r0, r1
 8007bfe:	2101      	movgt	r1, #1
 8007c00:	460a      	mov	r2, r1
 8007c02:	e7e1      	b.n	8007bc8 <__ulp+0x18>
 8007c04:	7ff00000 	.word	0x7ff00000

08007c08 <__b2d>:
 8007c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c0a:	6905      	ldr	r5, [r0, #16]
 8007c0c:	f100 0714 	add.w	r7, r0, #20
 8007c10:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007c14:	1f2e      	subs	r6, r5, #4
 8007c16:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	f7ff fd48 	bl	80076b0 <__hi0bits>
 8007c20:	f1c0 0320 	rsb	r3, r0, #32
 8007c24:	280a      	cmp	r0, #10
 8007c26:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007ca4 <__b2d+0x9c>
 8007c2a:	600b      	str	r3, [r1, #0]
 8007c2c:	dc14      	bgt.n	8007c58 <__b2d+0x50>
 8007c2e:	f1c0 0e0b 	rsb	lr, r0, #11
 8007c32:	fa24 f10e 	lsr.w	r1, r4, lr
 8007c36:	42b7      	cmp	r7, r6
 8007c38:	ea41 030c 	orr.w	r3, r1, ip
 8007c3c:	bf34      	ite	cc
 8007c3e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007c42:	2100      	movcs	r1, #0
 8007c44:	3015      	adds	r0, #21
 8007c46:	fa04 f000 	lsl.w	r0, r4, r0
 8007c4a:	fa21 f10e 	lsr.w	r1, r1, lr
 8007c4e:	ea40 0201 	orr.w	r2, r0, r1
 8007c52:	ec43 2b10 	vmov	d0, r2, r3
 8007c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c58:	42b7      	cmp	r7, r6
 8007c5a:	bf3a      	itte	cc
 8007c5c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007c60:	f1a5 0608 	subcc.w	r6, r5, #8
 8007c64:	2100      	movcs	r1, #0
 8007c66:	380b      	subs	r0, #11
 8007c68:	d017      	beq.n	8007c9a <__b2d+0x92>
 8007c6a:	f1c0 0c20 	rsb	ip, r0, #32
 8007c6e:	fa04 f500 	lsl.w	r5, r4, r0
 8007c72:	42be      	cmp	r6, r7
 8007c74:	fa21 f40c 	lsr.w	r4, r1, ip
 8007c78:	ea45 0504 	orr.w	r5, r5, r4
 8007c7c:	bf8c      	ite	hi
 8007c7e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007c82:	2400      	movls	r4, #0
 8007c84:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007c88:	fa01 f000 	lsl.w	r0, r1, r0
 8007c8c:	fa24 f40c 	lsr.w	r4, r4, ip
 8007c90:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007c94:	ea40 0204 	orr.w	r2, r0, r4
 8007c98:	e7db      	b.n	8007c52 <__b2d+0x4a>
 8007c9a:	ea44 030c 	orr.w	r3, r4, ip
 8007c9e:	460a      	mov	r2, r1
 8007ca0:	e7d7      	b.n	8007c52 <__b2d+0x4a>
 8007ca2:	bf00      	nop
 8007ca4:	3ff00000 	.word	0x3ff00000

08007ca8 <__d2b>:
 8007ca8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007cac:	4689      	mov	r9, r1
 8007cae:	2101      	movs	r1, #1
 8007cb0:	ec57 6b10 	vmov	r6, r7, d0
 8007cb4:	4690      	mov	r8, r2
 8007cb6:	f7ff fc09 	bl	80074cc <_Balloc>
 8007cba:	4604      	mov	r4, r0
 8007cbc:	b930      	cbnz	r0, 8007ccc <__d2b+0x24>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	4b25      	ldr	r3, [pc, #148]	; (8007d58 <__d2b+0xb0>)
 8007cc2:	4826      	ldr	r0, [pc, #152]	; (8007d5c <__d2b+0xb4>)
 8007cc4:	f240 310a 	movw	r1, #778	; 0x30a
 8007cc8:	f000 fdba 	bl	8008840 <__assert_func>
 8007ccc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007cd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007cd4:	bb35      	cbnz	r5, 8007d24 <__d2b+0x7c>
 8007cd6:	2e00      	cmp	r6, #0
 8007cd8:	9301      	str	r3, [sp, #4]
 8007cda:	d028      	beq.n	8007d2e <__d2b+0x86>
 8007cdc:	4668      	mov	r0, sp
 8007cde:	9600      	str	r6, [sp, #0]
 8007ce0:	f7ff fd06 	bl	80076f0 <__lo0bits>
 8007ce4:	9900      	ldr	r1, [sp, #0]
 8007ce6:	b300      	cbz	r0, 8007d2a <__d2b+0x82>
 8007ce8:	9a01      	ldr	r2, [sp, #4]
 8007cea:	f1c0 0320 	rsb	r3, r0, #32
 8007cee:	fa02 f303 	lsl.w	r3, r2, r3
 8007cf2:	430b      	orrs	r3, r1
 8007cf4:	40c2      	lsrs	r2, r0
 8007cf6:	6163      	str	r3, [r4, #20]
 8007cf8:	9201      	str	r2, [sp, #4]
 8007cfa:	9b01      	ldr	r3, [sp, #4]
 8007cfc:	61a3      	str	r3, [r4, #24]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	bf14      	ite	ne
 8007d02:	2202      	movne	r2, #2
 8007d04:	2201      	moveq	r2, #1
 8007d06:	6122      	str	r2, [r4, #16]
 8007d08:	b1d5      	cbz	r5, 8007d40 <__d2b+0x98>
 8007d0a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007d0e:	4405      	add	r5, r0
 8007d10:	f8c9 5000 	str.w	r5, [r9]
 8007d14:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007d18:	f8c8 0000 	str.w	r0, [r8]
 8007d1c:	4620      	mov	r0, r4
 8007d1e:	b003      	add	sp, #12
 8007d20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d28:	e7d5      	b.n	8007cd6 <__d2b+0x2e>
 8007d2a:	6161      	str	r1, [r4, #20]
 8007d2c:	e7e5      	b.n	8007cfa <__d2b+0x52>
 8007d2e:	a801      	add	r0, sp, #4
 8007d30:	f7ff fcde 	bl	80076f0 <__lo0bits>
 8007d34:	9b01      	ldr	r3, [sp, #4]
 8007d36:	6163      	str	r3, [r4, #20]
 8007d38:	2201      	movs	r2, #1
 8007d3a:	6122      	str	r2, [r4, #16]
 8007d3c:	3020      	adds	r0, #32
 8007d3e:	e7e3      	b.n	8007d08 <__d2b+0x60>
 8007d40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007d44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007d48:	f8c9 0000 	str.w	r0, [r9]
 8007d4c:	6918      	ldr	r0, [r3, #16]
 8007d4e:	f7ff fcaf 	bl	80076b0 <__hi0bits>
 8007d52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d56:	e7df      	b.n	8007d18 <__d2b+0x70>
 8007d58:	08008f40 	.word	0x08008f40
 8007d5c:	08009030 	.word	0x08009030

08007d60 <__ratio>:
 8007d60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d64:	4688      	mov	r8, r1
 8007d66:	4669      	mov	r1, sp
 8007d68:	4681      	mov	r9, r0
 8007d6a:	f7ff ff4d 	bl	8007c08 <__b2d>
 8007d6e:	a901      	add	r1, sp, #4
 8007d70:	4640      	mov	r0, r8
 8007d72:	ec55 4b10 	vmov	r4, r5, d0
 8007d76:	ee10 aa10 	vmov	sl, s0
 8007d7a:	f7ff ff45 	bl	8007c08 <__b2d>
 8007d7e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007d82:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8007d86:	1a59      	subs	r1, r3, r1
 8007d88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007d92:	ec57 6b10 	vmov	r6, r7, d0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	bfd6      	itet	le
 8007d9a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007d9e:	462a      	movgt	r2, r5
 8007da0:	463a      	movle	r2, r7
 8007da2:	46ab      	mov	fp, r5
 8007da4:	bfd6      	itet	le
 8007da6:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8007daa:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007dae:	ee00 3a90 	vmovle	s1, r3
 8007db2:	ec4b ab17 	vmov	d7, sl, fp
 8007db6:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8007dba:	b003      	add	sp, #12
 8007dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007dc0 <__copybits>:
 8007dc0:	3901      	subs	r1, #1
 8007dc2:	b570      	push	{r4, r5, r6, lr}
 8007dc4:	1149      	asrs	r1, r1, #5
 8007dc6:	6914      	ldr	r4, [r2, #16]
 8007dc8:	3101      	adds	r1, #1
 8007dca:	f102 0314 	add.w	r3, r2, #20
 8007dce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007dd2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007dd6:	1f05      	subs	r5, r0, #4
 8007dd8:	42a3      	cmp	r3, r4
 8007dda:	d30c      	bcc.n	8007df6 <__copybits+0x36>
 8007ddc:	1aa3      	subs	r3, r4, r2
 8007dde:	3b11      	subs	r3, #17
 8007de0:	f023 0303 	bic.w	r3, r3, #3
 8007de4:	3211      	adds	r2, #17
 8007de6:	42a2      	cmp	r2, r4
 8007de8:	bf88      	it	hi
 8007dea:	2300      	movhi	r3, #0
 8007dec:	4418      	add	r0, r3
 8007dee:	2300      	movs	r3, #0
 8007df0:	4288      	cmp	r0, r1
 8007df2:	d305      	bcc.n	8007e00 <__copybits+0x40>
 8007df4:	bd70      	pop	{r4, r5, r6, pc}
 8007df6:	f853 6b04 	ldr.w	r6, [r3], #4
 8007dfa:	f845 6f04 	str.w	r6, [r5, #4]!
 8007dfe:	e7eb      	b.n	8007dd8 <__copybits+0x18>
 8007e00:	f840 3b04 	str.w	r3, [r0], #4
 8007e04:	e7f4      	b.n	8007df0 <__copybits+0x30>

08007e06 <__any_on>:
 8007e06:	f100 0214 	add.w	r2, r0, #20
 8007e0a:	6900      	ldr	r0, [r0, #16]
 8007e0c:	114b      	asrs	r3, r1, #5
 8007e0e:	4298      	cmp	r0, r3
 8007e10:	b510      	push	{r4, lr}
 8007e12:	db11      	blt.n	8007e38 <__any_on+0x32>
 8007e14:	dd0a      	ble.n	8007e2c <__any_on+0x26>
 8007e16:	f011 011f 	ands.w	r1, r1, #31
 8007e1a:	d007      	beq.n	8007e2c <__any_on+0x26>
 8007e1c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007e20:	fa24 f001 	lsr.w	r0, r4, r1
 8007e24:	fa00 f101 	lsl.w	r1, r0, r1
 8007e28:	428c      	cmp	r4, r1
 8007e2a:	d10b      	bne.n	8007e44 <__any_on+0x3e>
 8007e2c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d803      	bhi.n	8007e3c <__any_on+0x36>
 8007e34:	2000      	movs	r0, #0
 8007e36:	bd10      	pop	{r4, pc}
 8007e38:	4603      	mov	r3, r0
 8007e3a:	e7f7      	b.n	8007e2c <__any_on+0x26>
 8007e3c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e40:	2900      	cmp	r1, #0
 8007e42:	d0f5      	beq.n	8007e30 <__any_on+0x2a>
 8007e44:	2001      	movs	r0, #1
 8007e46:	e7f6      	b.n	8007e36 <__any_on+0x30>

08007e48 <_calloc_r>:
 8007e48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e4a:	fba1 2402 	umull	r2, r4, r1, r2
 8007e4e:	b94c      	cbnz	r4, 8007e64 <_calloc_r+0x1c>
 8007e50:	4611      	mov	r1, r2
 8007e52:	9201      	str	r2, [sp, #4]
 8007e54:	f000 f87a 	bl	8007f4c <_malloc_r>
 8007e58:	9a01      	ldr	r2, [sp, #4]
 8007e5a:	4605      	mov	r5, r0
 8007e5c:	b930      	cbnz	r0, 8007e6c <_calloc_r+0x24>
 8007e5e:	4628      	mov	r0, r5
 8007e60:	b003      	add	sp, #12
 8007e62:	bd30      	pop	{r4, r5, pc}
 8007e64:	220c      	movs	r2, #12
 8007e66:	6002      	str	r2, [r0, #0]
 8007e68:	2500      	movs	r5, #0
 8007e6a:	e7f8      	b.n	8007e5e <_calloc_r+0x16>
 8007e6c:	4621      	mov	r1, r4
 8007e6e:	f7fc fbb7 	bl	80045e0 <memset>
 8007e72:	e7f4      	b.n	8007e5e <_calloc_r+0x16>

08007e74 <_free_r>:
 8007e74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e76:	2900      	cmp	r1, #0
 8007e78:	d044      	beq.n	8007f04 <_free_r+0x90>
 8007e7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e7e:	9001      	str	r0, [sp, #4]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f1a1 0404 	sub.w	r4, r1, #4
 8007e86:	bfb8      	it	lt
 8007e88:	18e4      	addlt	r4, r4, r3
 8007e8a:	f000 fe6d 	bl	8008b68 <__malloc_lock>
 8007e8e:	4a1e      	ldr	r2, [pc, #120]	; (8007f08 <_free_r+0x94>)
 8007e90:	9801      	ldr	r0, [sp, #4]
 8007e92:	6813      	ldr	r3, [r2, #0]
 8007e94:	b933      	cbnz	r3, 8007ea4 <_free_r+0x30>
 8007e96:	6063      	str	r3, [r4, #4]
 8007e98:	6014      	str	r4, [r2, #0]
 8007e9a:	b003      	add	sp, #12
 8007e9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ea0:	f000 be68 	b.w	8008b74 <__malloc_unlock>
 8007ea4:	42a3      	cmp	r3, r4
 8007ea6:	d908      	bls.n	8007eba <_free_r+0x46>
 8007ea8:	6825      	ldr	r5, [r4, #0]
 8007eaa:	1961      	adds	r1, r4, r5
 8007eac:	428b      	cmp	r3, r1
 8007eae:	bf01      	itttt	eq
 8007eb0:	6819      	ldreq	r1, [r3, #0]
 8007eb2:	685b      	ldreq	r3, [r3, #4]
 8007eb4:	1949      	addeq	r1, r1, r5
 8007eb6:	6021      	streq	r1, [r4, #0]
 8007eb8:	e7ed      	b.n	8007e96 <_free_r+0x22>
 8007eba:	461a      	mov	r2, r3
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	b10b      	cbz	r3, 8007ec4 <_free_r+0x50>
 8007ec0:	42a3      	cmp	r3, r4
 8007ec2:	d9fa      	bls.n	8007eba <_free_r+0x46>
 8007ec4:	6811      	ldr	r1, [r2, #0]
 8007ec6:	1855      	adds	r5, r2, r1
 8007ec8:	42a5      	cmp	r5, r4
 8007eca:	d10b      	bne.n	8007ee4 <_free_r+0x70>
 8007ecc:	6824      	ldr	r4, [r4, #0]
 8007ece:	4421      	add	r1, r4
 8007ed0:	1854      	adds	r4, r2, r1
 8007ed2:	42a3      	cmp	r3, r4
 8007ed4:	6011      	str	r1, [r2, #0]
 8007ed6:	d1e0      	bne.n	8007e9a <_free_r+0x26>
 8007ed8:	681c      	ldr	r4, [r3, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	6053      	str	r3, [r2, #4]
 8007ede:	4421      	add	r1, r4
 8007ee0:	6011      	str	r1, [r2, #0]
 8007ee2:	e7da      	b.n	8007e9a <_free_r+0x26>
 8007ee4:	d902      	bls.n	8007eec <_free_r+0x78>
 8007ee6:	230c      	movs	r3, #12
 8007ee8:	6003      	str	r3, [r0, #0]
 8007eea:	e7d6      	b.n	8007e9a <_free_r+0x26>
 8007eec:	6825      	ldr	r5, [r4, #0]
 8007eee:	1961      	adds	r1, r4, r5
 8007ef0:	428b      	cmp	r3, r1
 8007ef2:	bf04      	itt	eq
 8007ef4:	6819      	ldreq	r1, [r3, #0]
 8007ef6:	685b      	ldreq	r3, [r3, #4]
 8007ef8:	6063      	str	r3, [r4, #4]
 8007efa:	bf04      	itt	eq
 8007efc:	1949      	addeq	r1, r1, r5
 8007efe:	6021      	streq	r1, [r4, #0]
 8007f00:	6054      	str	r4, [r2, #4]
 8007f02:	e7ca      	b.n	8007e9a <_free_r+0x26>
 8007f04:	b003      	add	sp, #12
 8007f06:	bd30      	pop	{r4, r5, pc}
 8007f08:	2000037c 	.word	0x2000037c

08007f0c <sbrk_aligned>:
 8007f0c:	b570      	push	{r4, r5, r6, lr}
 8007f0e:	4e0e      	ldr	r6, [pc, #56]	; (8007f48 <sbrk_aligned+0x3c>)
 8007f10:	460c      	mov	r4, r1
 8007f12:	6831      	ldr	r1, [r6, #0]
 8007f14:	4605      	mov	r5, r0
 8007f16:	b911      	cbnz	r1, 8007f1e <sbrk_aligned+0x12>
 8007f18:	f000 fb4a 	bl	80085b0 <_sbrk_r>
 8007f1c:	6030      	str	r0, [r6, #0]
 8007f1e:	4621      	mov	r1, r4
 8007f20:	4628      	mov	r0, r5
 8007f22:	f000 fb45 	bl	80085b0 <_sbrk_r>
 8007f26:	1c43      	adds	r3, r0, #1
 8007f28:	d00a      	beq.n	8007f40 <sbrk_aligned+0x34>
 8007f2a:	1cc4      	adds	r4, r0, #3
 8007f2c:	f024 0403 	bic.w	r4, r4, #3
 8007f30:	42a0      	cmp	r0, r4
 8007f32:	d007      	beq.n	8007f44 <sbrk_aligned+0x38>
 8007f34:	1a21      	subs	r1, r4, r0
 8007f36:	4628      	mov	r0, r5
 8007f38:	f000 fb3a 	bl	80085b0 <_sbrk_r>
 8007f3c:	3001      	adds	r0, #1
 8007f3e:	d101      	bne.n	8007f44 <sbrk_aligned+0x38>
 8007f40:	f04f 34ff 	mov.w	r4, #4294967295
 8007f44:	4620      	mov	r0, r4
 8007f46:	bd70      	pop	{r4, r5, r6, pc}
 8007f48:	20000380 	.word	0x20000380

08007f4c <_malloc_r>:
 8007f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f50:	1ccd      	adds	r5, r1, #3
 8007f52:	f025 0503 	bic.w	r5, r5, #3
 8007f56:	3508      	adds	r5, #8
 8007f58:	2d0c      	cmp	r5, #12
 8007f5a:	bf38      	it	cc
 8007f5c:	250c      	movcc	r5, #12
 8007f5e:	2d00      	cmp	r5, #0
 8007f60:	4607      	mov	r7, r0
 8007f62:	db01      	blt.n	8007f68 <_malloc_r+0x1c>
 8007f64:	42a9      	cmp	r1, r5
 8007f66:	d905      	bls.n	8007f74 <_malloc_r+0x28>
 8007f68:	230c      	movs	r3, #12
 8007f6a:	603b      	str	r3, [r7, #0]
 8007f6c:	2600      	movs	r6, #0
 8007f6e:	4630      	mov	r0, r6
 8007f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f74:	4e2e      	ldr	r6, [pc, #184]	; (8008030 <_malloc_r+0xe4>)
 8007f76:	f000 fdf7 	bl	8008b68 <__malloc_lock>
 8007f7a:	6833      	ldr	r3, [r6, #0]
 8007f7c:	461c      	mov	r4, r3
 8007f7e:	bb34      	cbnz	r4, 8007fce <_malloc_r+0x82>
 8007f80:	4629      	mov	r1, r5
 8007f82:	4638      	mov	r0, r7
 8007f84:	f7ff ffc2 	bl	8007f0c <sbrk_aligned>
 8007f88:	1c43      	adds	r3, r0, #1
 8007f8a:	4604      	mov	r4, r0
 8007f8c:	d14d      	bne.n	800802a <_malloc_r+0xde>
 8007f8e:	6834      	ldr	r4, [r6, #0]
 8007f90:	4626      	mov	r6, r4
 8007f92:	2e00      	cmp	r6, #0
 8007f94:	d140      	bne.n	8008018 <_malloc_r+0xcc>
 8007f96:	6823      	ldr	r3, [r4, #0]
 8007f98:	4631      	mov	r1, r6
 8007f9a:	4638      	mov	r0, r7
 8007f9c:	eb04 0803 	add.w	r8, r4, r3
 8007fa0:	f000 fb06 	bl	80085b0 <_sbrk_r>
 8007fa4:	4580      	cmp	r8, r0
 8007fa6:	d13a      	bne.n	800801e <_malloc_r+0xd2>
 8007fa8:	6821      	ldr	r1, [r4, #0]
 8007faa:	3503      	adds	r5, #3
 8007fac:	1a6d      	subs	r5, r5, r1
 8007fae:	f025 0503 	bic.w	r5, r5, #3
 8007fb2:	3508      	adds	r5, #8
 8007fb4:	2d0c      	cmp	r5, #12
 8007fb6:	bf38      	it	cc
 8007fb8:	250c      	movcc	r5, #12
 8007fba:	4629      	mov	r1, r5
 8007fbc:	4638      	mov	r0, r7
 8007fbe:	f7ff ffa5 	bl	8007f0c <sbrk_aligned>
 8007fc2:	3001      	adds	r0, #1
 8007fc4:	d02b      	beq.n	800801e <_malloc_r+0xd2>
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	442b      	add	r3, r5
 8007fca:	6023      	str	r3, [r4, #0]
 8007fcc:	e00e      	b.n	8007fec <_malloc_r+0xa0>
 8007fce:	6822      	ldr	r2, [r4, #0]
 8007fd0:	1b52      	subs	r2, r2, r5
 8007fd2:	d41e      	bmi.n	8008012 <_malloc_r+0xc6>
 8007fd4:	2a0b      	cmp	r2, #11
 8007fd6:	d916      	bls.n	8008006 <_malloc_r+0xba>
 8007fd8:	1961      	adds	r1, r4, r5
 8007fda:	42a3      	cmp	r3, r4
 8007fdc:	6025      	str	r5, [r4, #0]
 8007fde:	bf18      	it	ne
 8007fe0:	6059      	strne	r1, [r3, #4]
 8007fe2:	6863      	ldr	r3, [r4, #4]
 8007fe4:	bf08      	it	eq
 8007fe6:	6031      	streq	r1, [r6, #0]
 8007fe8:	5162      	str	r2, [r4, r5]
 8007fea:	604b      	str	r3, [r1, #4]
 8007fec:	4638      	mov	r0, r7
 8007fee:	f104 060b 	add.w	r6, r4, #11
 8007ff2:	f000 fdbf 	bl	8008b74 <__malloc_unlock>
 8007ff6:	f026 0607 	bic.w	r6, r6, #7
 8007ffa:	1d23      	adds	r3, r4, #4
 8007ffc:	1af2      	subs	r2, r6, r3
 8007ffe:	d0b6      	beq.n	8007f6e <_malloc_r+0x22>
 8008000:	1b9b      	subs	r3, r3, r6
 8008002:	50a3      	str	r3, [r4, r2]
 8008004:	e7b3      	b.n	8007f6e <_malloc_r+0x22>
 8008006:	6862      	ldr	r2, [r4, #4]
 8008008:	42a3      	cmp	r3, r4
 800800a:	bf0c      	ite	eq
 800800c:	6032      	streq	r2, [r6, #0]
 800800e:	605a      	strne	r2, [r3, #4]
 8008010:	e7ec      	b.n	8007fec <_malloc_r+0xa0>
 8008012:	4623      	mov	r3, r4
 8008014:	6864      	ldr	r4, [r4, #4]
 8008016:	e7b2      	b.n	8007f7e <_malloc_r+0x32>
 8008018:	4634      	mov	r4, r6
 800801a:	6876      	ldr	r6, [r6, #4]
 800801c:	e7b9      	b.n	8007f92 <_malloc_r+0x46>
 800801e:	230c      	movs	r3, #12
 8008020:	603b      	str	r3, [r7, #0]
 8008022:	4638      	mov	r0, r7
 8008024:	f000 fda6 	bl	8008b74 <__malloc_unlock>
 8008028:	e7a1      	b.n	8007f6e <_malloc_r+0x22>
 800802a:	6025      	str	r5, [r4, #0]
 800802c:	e7de      	b.n	8007fec <_malloc_r+0xa0>
 800802e:	bf00      	nop
 8008030:	2000037c 	.word	0x2000037c

08008034 <__ssputs_r>:
 8008034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008038:	688e      	ldr	r6, [r1, #8]
 800803a:	429e      	cmp	r6, r3
 800803c:	4682      	mov	sl, r0
 800803e:	460c      	mov	r4, r1
 8008040:	4690      	mov	r8, r2
 8008042:	461f      	mov	r7, r3
 8008044:	d838      	bhi.n	80080b8 <__ssputs_r+0x84>
 8008046:	898a      	ldrh	r2, [r1, #12]
 8008048:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800804c:	d032      	beq.n	80080b4 <__ssputs_r+0x80>
 800804e:	6825      	ldr	r5, [r4, #0]
 8008050:	6909      	ldr	r1, [r1, #16]
 8008052:	eba5 0901 	sub.w	r9, r5, r1
 8008056:	6965      	ldr	r5, [r4, #20]
 8008058:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800805c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008060:	3301      	adds	r3, #1
 8008062:	444b      	add	r3, r9
 8008064:	106d      	asrs	r5, r5, #1
 8008066:	429d      	cmp	r5, r3
 8008068:	bf38      	it	cc
 800806a:	461d      	movcc	r5, r3
 800806c:	0553      	lsls	r3, r2, #21
 800806e:	d531      	bpl.n	80080d4 <__ssputs_r+0xa0>
 8008070:	4629      	mov	r1, r5
 8008072:	f7ff ff6b 	bl	8007f4c <_malloc_r>
 8008076:	4606      	mov	r6, r0
 8008078:	b950      	cbnz	r0, 8008090 <__ssputs_r+0x5c>
 800807a:	230c      	movs	r3, #12
 800807c:	f8ca 3000 	str.w	r3, [sl]
 8008080:	89a3      	ldrh	r3, [r4, #12]
 8008082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008086:	81a3      	strh	r3, [r4, #12]
 8008088:	f04f 30ff 	mov.w	r0, #4294967295
 800808c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008090:	6921      	ldr	r1, [r4, #16]
 8008092:	464a      	mov	r2, r9
 8008094:	f7ff fa0c 	bl	80074b0 <memcpy>
 8008098:	89a3      	ldrh	r3, [r4, #12]
 800809a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800809e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080a2:	81a3      	strh	r3, [r4, #12]
 80080a4:	6126      	str	r6, [r4, #16]
 80080a6:	6165      	str	r5, [r4, #20]
 80080a8:	444e      	add	r6, r9
 80080aa:	eba5 0509 	sub.w	r5, r5, r9
 80080ae:	6026      	str	r6, [r4, #0]
 80080b0:	60a5      	str	r5, [r4, #8]
 80080b2:	463e      	mov	r6, r7
 80080b4:	42be      	cmp	r6, r7
 80080b6:	d900      	bls.n	80080ba <__ssputs_r+0x86>
 80080b8:	463e      	mov	r6, r7
 80080ba:	6820      	ldr	r0, [r4, #0]
 80080bc:	4632      	mov	r2, r6
 80080be:	4641      	mov	r1, r8
 80080c0:	f000 fd38 	bl	8008b34 <memmove>
 80080c4:	68a3      	ldr	r3, [r4, #8]
 80080c6:	1b9b      	subs	r3, r3, r6
 80080c8:	60a3      	str	r3, [r4, #8]
 80080ca:	6823      	ldr	r3, [r4, #0]
 80080cc:	4433      	add	r3, r6
 80080ce:	6023      	str	r3, [r4, #0]
 80080d0:	2000      	movs	r0, #0
 80080d2:	e7db      	b.n	800808c <__ssputs_r+0x58>
 80080d4:	462a      	mov	r2, r5
 80080d6:	f000 fd53 	bl	8008b80 <_realloc_r>
 80080da:	4606      	mov	r6, r0
 80080dc:	2800      	cmp	r0, #0
 80080de:	d1e1      	bne.n	80080a4 <__ssputs_r+0x70>
 80080e0:	6921      	ldr	r1, [r4, #16]
 80080e2:	4650      	mov	r0, sl
 80080e4:	f7ff fec6 	bl	8007e74 <_free_r>
 80080e8:	e7c7      	b.n	800807a <__ssputs_r+0x46>
	...

080080ec <_svfiprintf_r>:
 80080ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f0:	4698      	mov	r8, r3
 80080f2:	898b      	ldrh	r3, [r1, #12]
 80080f4:	061b      	lsls	r3, r3, #24
 80080f6:	b09d      	sub	sp, #116	; 0x74
 80080f8:	4607      	mov	r7, r0
 80080fa:	460d      	mov	r5, r1
 80080fc:	4614      	mov	r4, r2
 80080fe:	d50e      	bpl.n	800811e <_svfiprintf_r+0x32>
 8008100:	690b      	ldr	r3, [r1, #16]
 8008102:	b963      	cbnz	r3, 800811e <_svfiprintf_r+0x32>
 8008104:	2140      	movs	r1, #64	; 0x40
 8008106:	f7ff ff21 	bl	8007f4c <_malloc_r>
 800810a:	6028      	str	r0, [r5, #0]
 800810c:	6128      	str	r0, [r5, #16]
 800810e:	b920      	cbnz	r0, 800811a <_svfiprintf_r+0x2e>
 8008110:	230c      	movs	r3, #12
 8008112:	603b      	str	r3, [r7, #0]
 8008114:	f04f 30ff 	mov.w	r0, #4294967295
 8008118:	e0d1      	b.n	80082be <_svfiprintf_r+0x1d2>
 800811a:	2340      	movs	r3, #64	; 0x40
 800811c:	616b      	str	r3, [r5, #20]
 800811e:	2300      	movs	r3, #0
 8008120:	9309      	str	r3, [sp, #36]	; 0x24
 8008122:	2320      	movs	r3, #32
 8008124:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008128:	f8cd 800c 	str.w	r8, [sp, #12]
 800812c:	2330      	movs	r3, #48	; 0x30
 800812e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80082d8 <_svfiprintf_r+0x1ec>
 8008132:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008136:	f04f 0901 	mov.w	r9, #1
 800813a:	4623      	mov	r3, r4
 800813c:	469a      	mov	sl, r3
 800813e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008142:	b10a      	cbz	r2, 8008148 <_svfiprintf_r+0x5c>
 8008144:	2a25      	cmp	r2, #37	; 0x25
 8008146:	d1f9      	bne.n	800813c <_svfiprintf_r+0x50>
 8008148:	ebba 0b04 	subs.w	fp, sl, r4
 800814c:	d00b      	beq.n	8008166 <_svfiprintf_r+0x7a>
 800814e:	465b      	mov	r3, fp
 8008150:	4622      	mov	r2, r4
 8008152:	4629      	mov	r1, r5
 8008154:	4638      	mov	r0, r7
 8008156:	f7ff ff6d 	bl	8008034 <__ssputs_r>
 800815a:	3001      	adds	r0, #1
 800815c:	f000 80aa 	beq.w	80082b4 <_svfiprintf_r+0x1c8>
 8008160:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008162:	445a      	add	r2, fp
 8008164:	9209      	str	r2, [sp, #36]	; 0x24
 8008166:	f89a 3000 	ldrb.w	r3, [sl]
 800816a:	2b00      	cmp	r3, #0
 800816c:	f000 80a2 	beq.w	80082b4 <_svfiprintf_r+0x1c8>
 8008170:	2300      	movs	r3, #0
 8008172:	f04f 32ff 	mov.w	r2, #4294967295
 8008176:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800817a:	f10a 0a01 	add.w	sl, sl, #1
 800817e:	9304      	str	r3, [sp, #16]
 8008180:	9307      	str	r3, [sp, #28]
 8008182:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008186:	931a      	str	r3, [sp, #104]	; 0x68
 8008188:	4654      	mov	r4, sl
 800818a:	2205      	movs	r2, #5
 800818c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008190:	4851      	ldr	r0, [pc, #324]	; (80082d8 <_svfiprintf_r+0x1ec>)
 8008192:	f7f8 f85d 	bl	8000250 <memchr>
 8008196:	9a04      	ldr	r2, [sp, #16]
 8008198:	b9d8      	cbnz	r0, 80081d2 <_svfiprintf_r+0xe6>
 800819a:	06d0      	lsls	r0, r2, #27
 800819c:	bf44      	itt	mi
 800819e:	2320      	movmi	r3, #32
 80081a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081a4:	0711      	lsls	r1, r2, #28
 80081a6:	bf44      	itt	mi
 80081a8:	232b      	movmi	r3, #43	; 0x2b
 80081aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081ae:	f89a 3000 	ldrb.w	r3, [sl]
 80081b2:	2b2a      	cmp	r3, #42	; 0x2a
 80081b4:	d015      	beq.n	80081e2 <_svfiprintf_r+0xf6>
 80081b6:	9a07      	ldr	r2, [sp, #28]
 80081b8:	4654      	mov	r4, sl
 80081ba:	2000      	movs	r0, #0
 80081bc:	f04f 0c0a 	mov.w	ip, #10
 80081c0:	4621      	mov	r1, r4
 80081c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081c6:	3b30      	subs	r3, #48	; 0x30
 80081c8:	2b09      	cmp	r3, #9
 80081ca:	d94e      	bls.n	800826a <_svfiprintf_r+0x17e>
 80081cc:	b1b0      	cbz	r0, 80081fc <_svfiprintf_r+0x110>
 80081ce:	9207      	str	r2, [sp, #28]
 80081d0:	e014      	b.n	80081fc <_svfiprintf_r+0x110>
 80081d2:	eba0 0308 	sub.w	r3, r0, r8
 80081d6:	fa09 f303 	lsl.w	r3, r9, r3
 80081da:	4313      	orrs	r3, r2
 80081dc:	9304      	str	r3, [sp, #16]
 80081de:	46a2      	mov	sl, r4
 80081e0:	e7d2      	b.n	8008188 <_svfiprintf_r+0x9c>
 80081e2:	9b03      	ldr	r3, [sp, #12]
 80081e4:	1d19      	adds	r1, r3, #4
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	9103      	str	r1, [sp, #12]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	bfbb      	ittet	lt
 80081ee:	425b      	neglt	r3, r3
 80081f0:	f042 0202 	orrlt.w	r2, r2, #2
 80081f4:	9307      	strge	r3, [sp, #28]
 80081f6:	9307      	strlt	r3, [sp, #28]
 80081f8:	bfb8      	it	lt
 80081fa:	9204      	strlt	r2, [sp, #16]
 80081fc:	7823      	ldrb	r3, [r4, #0]
 80081fe:	2b2e      	cmp	r3, #46	; 0x2e
 8008200:	d10c      	bne.n	800821c <_svfiprintf_r+0x130>
 8008202:	7863      	ldrb	r3, [r4, #1]
 8008204:	2b2a      	cmp	r3, #42	; 0x2a
 8008206:	d135      	bne.n	8008274 <_svfiprintf_r+0x188>
 8008208:	9b03      	ldr	r3, [sp, #12]
 800820a:	1d1a      	adds	r2, r3, #4
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	9203      	str	r2, [sp, #12]
 8008210:	2b00      	cmp	r3, #0
 8008212:	bfb8      	it	lt
 8008214:	f04f 33ff 	movlt.w	r3, #4294967295
 8008218:	3402      	adds	r4, #2
 800821a:	9305      	str	r3, [sp, #20]
 800821c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80082e8 <_svfiprintf_r+0x1fc>
 8008220:	7821      	ldrb	r1, [r4, #0]
 8008222:	2203      	movs	r2, #3
 8008224:	4650      	mov	r0, sl
 8008226:	f7f8 f813 	bl	8000250 <memchr>
 800822a:	b140      	cbz	r0, 800823e <_svfiprintf_r+0x152>
 800822c:	2340      	movs	r3, #64	; 0x40
 800822e:	eba0 000a 	sub.w	r0, r0, sl
 8008232:	fa03 f000 	lsl.w	r0, r3, r0
 8008236:	9b04      	ldr	r3, [sp, #16]
 8008238:	4303      	orrs	r3, r0
 800823a:	3401      	adds	r4, #1
 800823c:	9304      	str	r3, [sp, #16]
 800823e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008242:	4826      	ldr	r0, [pc, #152]	; (80082dc <_svfiprintf_r+0x1f0>)
 8008244:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008248:	2206      	movs	r2, #6
 800824a:	f7f8 f801 	bl	8000250 <memchr>
 800824e:	2800      	cmp	r0, #0
 8008250:	d038      	beq.n	80082c4 <_svfiprintf_r+0x1d8>
 8008252:	4b23      	ldr	r3, [pc, #140]	; (80082e0 <_svfiprintf_r+0x1f4>)
 8008254:	bb1b      	cbnz	r3, 800829e <_svfiprintf_r+0x1b2>
 8008256:	9b03      	ldr	r3, [sp, #12]
 8008258:	3307      	adds	r3, #7
 800825a:	f023 0307 	bic.w	r3, r3, #7
 800825e:	3308      	adds	r3, #8
 8008260:	9303      	str	r3, [sp, #12]
 8008262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008264:	4433      	add	r3, r6
 8008266:	9309      	str	r3, [sp, #36]	; 0x24
 8008268:	e767      	b.n	800813a <_svfiprintf_r+0x4e>
 800826a:	fb0c 3202 	mla	r2, ip, r2, r3
 800826e:	460c      	mov	r4, r1
 8008270:	2001      	movs	r0, #1
 8008272:	e7a5      	b.n	80081c0 <_svfiprintf_r+0xd4>
 8008274:	2300      	movs	r3, #0
 8008276:	3401      	adds	r4, #1
 8008278:	9305      	str	r3, [sp, #20]
 800827a:	4619      	mov	r1, r3
 800827c:	f04f 0c0a 	mov.w	ip, #10
 8008280:	4620      	mov	r0, r4
 8008282:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008286:	3a30      	subs	r2, #48	; 0x30
 8008288:	2a09      	cmp	r2, #9
 800828a:	d903      	bls.n	8008294 <_svfiprintf_r+0x1a8>
 800828c:	2b00      	cmp	r3, #0
 800828e:	d0c5      	beq.n	800821c <_svfiprintf_r+0x130>
 8008290:	9105      	str	r1, [sp, #20]
 8008292:	e7c3      	b.n	800821c <_svfiprintf_r+0x130>
 8008294:	fb0c 2101 	mla	r1, ip, r1, r2
 8008298:	4604      	mov	r4, r0
 800829a:	2301      	movs	r3, #1
 800829c:	e7f0      	b.n	8008280 <_svfiprintf_r+0x194>
 800829e:	ab03      	add	r3, sp, #12
 80082a0:	9300      	str	r3, [sp, #0]
 80082a2:	462a      	mov	r2, r5
 80082a4:	4b0f      	ldr	r3, [pc, #60]	; (80082e4 <_svfiprintf_r+0x1f8>)
 80082a6:	a904      	add	r1, sp, #16
 80082a8:	4638      	mov	r0, r7
 80082aa:	f7fc fa31 	bl	8004710 <_printf_float>
 80082ae:	1c42      	adds	r2, r0, #1
 80082b0:	4606      	mov	r6, r0
 80082b2:	d1d6      	bne.n	8008262 <_svfiprintf_r+0x176>
 80082b4:	89ab      	ldrh	r3, [r5, #12]
 80082b6:	065b      	lsls	r3, r3, #25
 80082b8:	f53f af2c 	bmi.w	8008114 <_svfiprintf_r+0x28>
 80082bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082be:	b01d      	add	sp, #116	; 0x74
 80082c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c4:	ab03      	add	r3, sp, #12
 80082c6:	9300      	str	r3, [sp, #0]
 80082c8:	462a      	mov	r2, r5
 80082ca:	4b06      	ldr	r3, [pc, #24]	; (80082e4 <_svfiprintf_r+0x1f8>)
 80082cc:	a904      	add	r1, sp, #16
 80082ce:	4638      	mov	r0, r7
 80082d0:	f7fc fcaa 	bl	8004c28 <_printf_i>
 80082d4:	e7eb      	b.n	80082ae <_svfiprintf_r+0x1c2>
 80082d6:	bf00      	nop
 80082d8:	0800918c 	.word	0x0800918c
 80082dc:	08009196 	.word	0x08009196
 80082e0:	08004711 	.word	0x08004711
 80082e4:	08008035 	.word	0x08008035
 80082e8:	08009192 	.word	0x08009192

080082ec <__sfputc_r>:
 80082ec:	6893      	ldr	r3, [r2, #8]
 80082ee:	3b01      	subs	r3, #1
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	b410      	push	{r4}
 80082f4:	6093      	str	r3, [r2, #8]
 80082f6:	da08      	bge.n	800830a <__sfputc_r+0x1e>
 80082f8:	6994      	ldr	r4, [r2, #24]
 80082fa:	42a3      	cmp	r3, r4
 80082fc:	db01      	blt.n	8008302 <__sfputc_r+0x16>
 80082fe:	290a      	cmp	r1, #10
 8008300:	d103      	bne.n	800830a <__sfputc_r+0x1e>
 8008302:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008306:	f000 b9bb 	b.w	8008680 <__swbuf_r>
 800830a:	6813      	ldr	r3, [r2, #0]
 800830c:	1c58      	adds	r0, r3, #1
 800830e:	6010      	str	r0, [r2, #0]
 8008310:	7019      	strb	r1, [r3, #0]
 8008312:	4608      	mov	r0, r1
 8008314:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008318:	4770      	bx	lr

0800831a <__sfputs_r>:
 800831a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800831c:	4606      	mov	r6, r0
 800831e:	460f      	mov	r7, r1
 8008320:	4614      	mov	r4, r2
 8008322:	18d5      	adds	r5, r2, r3
 8008324:	42ac      	cmp	r4, r5
 8008326:	d101      	bne.n	800832c <__sfputs_r+0x12>
 8008328:	2000      	movs	r0, #0
 800832a:	e007      	b.n	800833c <__sfputs_r+0x22>
 800832c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008330:	463a      	mov	r2, r7
 8008332:	4630      	mov	r0, r6
 8008334:	f7ff ffda 	bl	80082ec <__sfputc_r>
 8008338:	1c43      	adds	r3, r0, #1
 800833a:	d1f3      	bne.n	8008324 <__sfputs_r+0xa>
 800833c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008340 <_vfiprintf_r>:
 8008340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008344:	460d      	mov	r5, r1
 8008346:	b09d      	sub	sp, #116	; 0x74
 8008348:	4614      	mov	r4, r2
 800834a:	4698      	mov	r8, r3
 800834c:	4606      	mov	r6, r0
 800834e:	b118      	cbz	r0, 8008358 <_vfiprintf_r+0x18>
 8008350:	6983      	ldr	r3, [r0, #24]
 8008352:	b90b      	cbnz	r3, 8008358 <_vfiprintf_r+0x18>
 8008354:	f7fe fc7e 	bl	8006c54 <__sinit>
 8008358:	4b89      	ldr	r3, [pc, #548]	; (8008580 <_vfiprintf_r+0x240>)
 800835a:	429d      	cmp	r5, r3
 800835c:	d11b      	bne.n	8008396 <_vfiprintf_r+0x56>
 800835e:	6875      	ldr	r5, [r6, #4]
 8008360:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008362:	07d9      	lsls	r1, r3, #31
 8008364:	d405      	bmi.n	8008372 <_vfiprintf_r+0x32>
 8008366:	89ab      	ldrh	r3, [r5, #12]
 8008368:	059a      	lsls	r2, r3, #22
 800836a:	d402      	bmi.n	8008372 <_vfiprintf_r+0x32>
 800836c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800836e:	f7ff f882 	bl	8007476 <__retarget_lock_acquire_recursive>
 8008372:	89ab      	ldrh	r3, [r5, #12]
 8008374:	071b      	lsls	r3, r3, #28
 8008376:	d501      	bpl.n	800837c <_vfiprintf_r+0x3c>
 8008378:	692b      	ldr	r3, [r5, #16]
 800837a:	b9eb      	cbnz	r3, 80083b8 <_vfiprintf_r+0x78>
 800837c:	4629      	mov	r1, r5
 800837e:	4630      	mov	r0, r6
 8008380:	f000 f9f0 	bl	8008764 <__swsetup_r>
 8008384:	b1c0      	cbz	r0, 80083b8 <_vfiprintf_r+0x78>
 8008386:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008388:	07dc      	lsls	r4, r3, #31
 800838a:	d50e      	bpl.n	80083aa <_vfiprintf_r+0x6a>
 800838c:	f04f 30ff 	mov.w	r0, #4294967295
 8008390:	b01d      	add	sp, #116	; 0x74
 8008392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008396:	4b7b      	ldr	r3, [pc, #492]	; (8008584 <_vfiprintf_r+0x244>)
 8008398:	429d      	cmp	r5, r3
 800839a:	d101      	bne.n	80083a0 <_vfiprintf_r+0x60>
 800839c:	68b5      	ldr	r5, [r6, #8]
 800839e:	e7df      	b.n	8008360 <_vfiprintf_r+0x20>
 80083a0:	4b79      	ldr	r3, [pc, #484]	; (8008588 <_vfiprintf_r+0x248>)
 80083a2:	429d      	cmp	r5, r3
 80083a4:	bf08      	it	eq
 80083a6:	68f5      	ldreq	r5, [r6, #12]
 80083a8:	e7da      	b.n	8008360 <_vfiprintf_r+0x20>
 80083aa:	89ab      	ldrh	r3, [r5, #12]
 80083ac:	0598      	lsls	r0, r3, #22
 80083ae:	d4ed      	bmi.n	800838c <_vfiprintf_r+0x4c>
 80083b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083b2:	f7ff f861 	bl	8007478 <__retarget_lock_release_recursive>
 80083b6:	e7e9      	b.n	800838c <_vfiprintf_r+0x4c>
 80083b8:	2300      	movs	r3, #0
 80083ba:	9309      	str	r3, [sp, #36]	; 0x24
 80083bc:	2320      	movs	r3, #32
 80083be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80083c6:	2330      	movs	r3, #48	; 0x30
 80083c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800858c <_vfiprintf_r+0x24c>
 80083cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083d0:	f04f 0901 	mov.w	r9, #1
 80083d4:	4623      	mov	r3, r4
 80083d6:	469a      	mov	sl, r3
 80083d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083dc:	b10a      	cbz	r2, 80083e2 <_vfiprintf_r+0xa2>
 80083de:	2a25      	cmp	r2, #37	; 0x25
 80083e0:	d1f9      	bne.n	80083d6 <_vfiprintf_r+0x96>
 80083e2:	ebba 0b04 	subs.w	fp, sl, r4
 80083e6:	d00b      	beq.n	8008400 <_vfiprintf_r+0xc0>
 80083e8:	465b      	mov	r3, fp
 80083ea:	4622      	mov	r2, r4
 80083ec:	4629      	mov	r1, r5
 80083ee:	4630      	mov	r0, r6
 80083f0:	f7ff ff93 	bl	800831a <__sfputs_r>
 80083f4:	3001      	adds	r0, #1
 80083f6:	f000 80aa 	beq.w	800854e <_vfiprintf_r+0x20e>
 80083fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083fc:	445a      	add	r2, fp
 80083fe:	9209      	str	r2, [sp, #36]	; 0x24
 8008400:	f89a 3000 	ldrb.w	r3, [sl]
 8008404:	2b00      	cmp	r3, #0
 8008406:	f000 80a2 	beq.w	800854e <_vfiprintf_r+0x20e>
 800840a:	2300      	movs	r3, #0
 800840c:	f04f 32ff 	mov.w	r2, #4294967295
 8008410:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008414:	f10a 0a01 	add.w	sl, sl, #1
 8008418:	9304      	str	r3, [sp, #16]
 800841a:	9307      	str	r3, [sp, #28]
 800841c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008420:	931a      	str	r3, [sp, #104]	; 0x68
 8008422:	4654      	mov	r4, sl
 8008424:	2205      	movs	r2, #5
 8008426:	f814 1b01 	ldrb.w	r1, [r4], #1
 800842a:	4858      	ldr	r0, [pc, #352]	; (800858c <_vfiprintf_r+0x24c>)
 800842c:	f7f7 ff10 	bl	8000250 <memchr>
 8008430:	9a04      	ldr	r2, [sp, #16]
 8008432:	b9d8      	cbnz	r0, 800846c <_vfiprintf_r+0x12c>
 8008434:	06d1      	lsls	r1, r2, #27
 8008436:	bf44      	itt	mi
 8008438:	2320      	movmi	r3, #32
 800843a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800843e:	0713      	lsls	r3, r2, #28
 8008440:	bf44      	itt	mi
 8008442:	232b      	movmi	r3, #43	; 0x2b
 8008444:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008448:	f89a 3000 	ldrb.w	r3, [sl]
 800844c:	2b2a      	cmp	r3, #42	; 0x2a
 800844e:	d015      	beq.n	800847c <_vfiprintf_r+0x13c>
 8008450:	9a07      	ldr	r2, [sp, #28]
 8008452:	4654      	mov	r4, sl
 8008454:	2000      	movs	r0, #0
 8008456:	f04f 0c0a 	mov.w	ip, #10
 800845a:	4621      	mov	r1, r4
 800845c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008460:	3b30      	subs	r3, #48	; 0x30
 8008462:	2b09      	cmp	r3, #9
 8008464:	d94e      	bls.n	8008504 <_vfiprintf_r+0x1c4>
 8008466:	b1b0      	cbz	r0, 8008496 <_vfiprintf_r+0x156>
 8008468:	9207      	str	r2, [sp, #28]
 800846a:	e014      	b.n	8008496 <_vfiprintf_r+0x156>
 800846c:	eba0 0308 	sub.w	r3, r0, r8
 8008470:	fa09 f303 	lsl.w	r3, r9, r3
 8008474:	4313      	orrs	r3, r2
 8008476:	9304      	str	r3, [sp, #16]
 8008478:	46a2      	mov	sl, r4
 800847a:	e7d2      	b.n	8008422 <_vfiprintf_r+0xe2>
 800847c:	9b03      	ldr	r3, [sp, #12]
 800847e:	1d19      	adds	r1, r3, #4
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	9103      	str	r1, [sp, #12]
 8008484:	2b00      	cmp	r3, #0
 8008486:	bfbb      	ittet	lt
 8008488:	425b      	neglt	r3, r3
 800848a:	f042 0202 	orrlt.w	r2, r2, #2
 800848e:	9307      	strge	r3, [sp, #28]
 8008490:	9307      	strlt	r3, [sp, #28]
 8008492:	bfb8      	it	lt
 8008494:	9204      	strlt	r2, [sp, #16]
 8008496:	7823      	ldrb	r3, [r4, #0]
 8008498:	2b2e      	cmp	r3, #46	; 0x2e
 800849a:	d10c      	bne.n	80084b6 <_vfiprintf_r+0x176>
 800849c:	7863      	ldrb	r3, [r4, #1]
 800849e:	2b2a      	cmp	r3, #42	; 0x2a
 80084a0:	d135      	bne.n	800850e <_vfiprintf_r+0x1ce>
 80084a2:	9b03      	ldr	r3, [sp, #12]
 80084a4:	1d1a      	adds	r2, r3, #4
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	9203      	str	r2, [sp, #12]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	bfb8      	it	lt
 80084ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80084b2:	3402      	adds	r4, #2
 80084b4:	9305      	str	r3, [sp, #20]
 80084b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800859c <_vfiprintf_r+0x25c>
 80084ba:	7821      	ldrb	r1, [r4, #0]
 80084bc:	2203      	movs	r2, #3
 80084be:	4650      	mov	r0, sl
 80084c0:	f7f7 fec6 	bl	8000250 <memchr>
 80084c4:	b140      	cbz	r0, 80084d8 <_vfiprintf_r+0x198>
 80084c6:	2340      	movs	r3, #64	; 0x40
 80084c8:	eba0 000a 	sub.w	r0, r0, sl
 80084cc:	fa03 f000 	lsl.w	r0, r3, r0
 80084d0:	9b04      	ldr	r3, [sp, #16]
 80084d2:	4303      	orrs	r3, r0
 80084d4:	3401      	adds	r4, #1
 80084d6:	9304      	str	r3, [sp, #16]
 80084d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084dc:	482c      	ldr	r0, [pc, #176]	; (8008590 <_vfiprintf_r+0x250>)
 80084de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084e2:	2206      	movs	r2, #6
 80084e4:	f7f7 feb4 	bl	8000250 <memchr>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	d03f      	beq.n	800856c <_vfiprintf_r+0x22c>
 80084ec:	4b29      	ldr	r3, [pc, #164]	; (8008594 <_vfiprintf_r+0x254>)
 80084ee:	bb1b      	cbnz	r3, 8008538 <_vfiprintf_r+0x1f8>
 80084f0:	9b03      	ldr	r3, [sp, #12]
 80084f2:	3307      	adds	r3, #7
 80084f4:	f023 0307 	bic.w	r3, r3, #7
 80084f8:	3308      	adds	r3, #8
 80084fa:	9303      	str	r3, [sp, #12]
 80084fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084fe:	443b      	add	r3, r7
 8008500:	9309      	str	r3, [sp, #36]	; 0x24
 8008502:	e767      	b.n	80083d4 <_vfiprintf_r+0x94>
 8008504:	fb0c 3202 	mla	r2, ip, r2, r3
 8008508:	460c      	mov	r4, r1
 800850a:	2001      	movs	r0, #1
 800850c:	e7a5      	b.n	800845a <_vfiprintf_r+0x11a>
 800850e:	2300      	movs	r3, #0
 8008510:	3401      	adds	r4, #1
 8008512:	9305      	str	r3, [sp, #20]
 8008514:	4619      	mov	r1, r3
 8008516:	f04f 0c0a 	mov.w	ip, #10
 800851a:	4620      	mov	r0, r4
 800851c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008520:	3a30      	subs	r2, #48	; 0x30
 8008522:	2a09      	cmp	r2, #9
 8008524:	d903      	bls.n	800852e <_vfiprintf_r+0x1ee>
 8008526:	2b00      	cmp	r3, #0
 8008528:	d0c5      	beq.n	80084b6 <_vfiprintf_r+0x176>
 800852a:	9105      	str	r1, [sp, #20]
 800852c:	e7c3      	b.n	80084b6 <_vfiprintf_r+0x176>
 800852e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008532:	4604      	mov	r4, r0
 8008534:	2301      	movs	r3, #1
 8008536:	e7f0      	b.n	800851a <_vfiprintf_r+0x1da>
 8008538:	ab03      	add	r3, sp, #12
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	462a      	mov	r2, r5
 800853e:	4b16      	ldr	r3, [pc, #88]	; (8008598 <_vfiprintf_r+0x258>)
 8008540:	a904      	add	r1, sp, #16
 8008542:	4630      	mov	r0, r6
 8008544:	f7fc f8e4 	bl	8004710 <_printf_float>
 8008548:	4607      	mov	r7, r0
 800854a:	1c78      	adds	r0, r7, #1
 800854c:	d1d6      	bne.n	80084fc <_vfiprintf_r+0x1bc>
 800854e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008550:	07d9      	lsls	r1, r3, #31
 8008552:	d405      	bmi.n	8008560 <_vfiprintf_r+0x220>
 8008554:	89ab      	ldrh	r3, [r5, #12]
 8008556:	059a      	lsls	r2, r3, #22
 8008558:	d402      	bmi.n	8008560 <_vfiprintf_r+0x220>
 800855a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800855c:	f7fe ff8c 	bl	8007478 <__retarget_lock_release_recursive>
 8008560:	89ab      	ldrh	r3, [r5, #12]
 8008562:	065b      	lsls	r3, r3, #25
 8008564:	f53f af12 	bmi.w	800838c <_vfiprintf_r+0x4c>
 8008568:	9809      	ldr	r0, [sp, #36]	; 0x24
 800856a:	e711      	b.n	8008390 <_vfiprintf_r+0x50>
 800856c:	ab03      	add	r3, sp, #12
 800856e:	9300      	str	r3, [sp, #0]
 8008570:	462a      	mov	r2, r5
 8008572:	4b09      	ldr	r3, [pc, #36]	; (8008598 <_vfiprintf_r+0x258>)
 8008574:	a904      	add	r1, sp, #16
 8008576:	4630      	mov	r0, r6
 8008578:	f7fc fb56 	bl	8004c28 <_printf_i>
 800857c:	e7e4      	b.n	8008548 <_vfiprintf_r+0x208>
 800857e:	bf00      	nop
 8008580:	08008f74 	.word	0x08008f74
 8008584:	08008f94 	.word	0x08008f94
 8008588:	08008f54 	.word	0x08008f54
 800858c:	0800918c 	.word	0x0800918c
 8008590:	08009196 	.word	0x08009196
 8008594:	08004711 	.word	0x08004711
 8008598:	0800831b 	.word	0x0800831b
 800859c:	08009192 	.word	0x08009192

080085a0 <nan>:
 80085a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80085a8 <nan+0x8>
 80085a4:	4770      	bx	lr
 80085a6:	bf00      	nop
 80085a8:	00000000 	.word	0x00000000
 80085ac:	7ff80000 	.word	0x7ff80000

080085b0 <_sbrk_r>:
 80085b0:	b538      	push	{r3, r4, r5, lr}
 80085b2:	4d06      	ldr	r5, [pc, #24]	; (80085cc <_sbrk_r+0x1c>)
 80085b4:	2300      	movs	r3, #0
 80085b6:	4604      	mov	r4, r0
 80085b8:	4608      	mov	r0, r1
 80085ba:	602b      	str	r3, [r5, #0]
 80085bc:	f7f8 fd22 	bl	8001004 <_sbrk>
 80085c0:	1c43      	adds	r3, r0, #1
 80085c2:	d102      	bne.n	80085ca <_sbrk_r+0x1a>
 80085c4:	682b      	ldr	r3, [r5, #0]
 80085c6:	b103      	cbz	r3, 80085ca <_sbrk_r+0x1a>
 80085c8:	6023      	str	r3, [r4, #0]
 80085ca:	bd38      	pop	{r3, r4, r5, pc}
 80085cc:	20000384 	.word	0x20000384

080085d0 <__sread>:
 80085d0:	b510      	push	{r4, lr}
 80085d2:	460c      	mov	r4, r1
 80085d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085d8:	f000 fb02 	bl	8008be0 <_read_r>
 80085dc:	2800      	cmp	r0, #0
 80085de:	bfab      	itete	ge
 80085e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085e2:	89a3      	ldrhlt	r3, [r4, #12]
 80085e4:	181b      	addge	r3, r3, r0
 80085e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085ea:	bfac      	ite	ge
 80085ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80085ee:	81a3      	strhlt	r3, [r4, #12]
 80085f0:	bd10      	pop	{r4, pc}

080085f2 <__swrite>:
 80085f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085f6:	461f      	mov	r7, r3
 80085f8:	898b      	ldrh	r3, [r1, #12]
 80085fa:	05db      	lsls	r3, r3, #23
 80085fc:	4605      	mov	r5, r0
 80085fe:	460c      	mov	r4, r1
 8008600:	4616      	mov	r6, r2
 8008602:	d505      	bpl.n	8008610 <__swrite+0x1e>
 8008604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008608:	2302      	movs	r3, #2
 800860a:	2200      	movs	r2, #0
 800860c:	f000 fa1a 	bl	8008a44 <_lseek_r>
 8008610:	89a3      	ldrh	r3, [r4, #12]
 8008612:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008616:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800861a:	81a3      	strh	r3, [r4, #12]
 800861c:	4632      	mov	r2, r6
 800861e:	463b      	mov	r3, r7
 8008620:	4628      	mov	r0, r5
 8008622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008626:	f000 b88b 	b.w	8008740 <_write_r>

0800862a <__sseek>:
 800862a:	b510      	push	{r4, lr}
 800862c:	460c      	mov	r4, r1
 800862e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008632:	f000 fa07 	bl	8008a44 <_lseek_r>
 8008636:	1c43      	adds	r3, r0, #1
 8008638:	89a3      	ldrh	r3, [r4, #12]
 800863a:	bf15      	itete	ne
 800863c:	6560      	strne	r0, [r4, #84]	; 0x54
 800863e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008642:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008646:	81a3      	strheq	r3, [r4, #12]
 8008648:	bf18      	it	ne
 800864a:	81a3      	strhne	r3, [r4, #12]
 800864c:	bd10      	pop	{r4, pc}

0800864e <__sclose>:
 800864e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008652:	f000 b913 	b.w	800887c <_close_r>

08008656 <strncmp>:
 8008656:	b510      	push	{r4, lr}
 8008658:	b17a      	cbz	r2, 800867a <strncmp+0x24>
 800865a:	4603      	mov	r3, r0
 800865c:	3901      	subs	r1, #1
 800865e:	1884      	adds	r4, r0, r2
 8008660:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008664:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008668:	4290      	cmp	r0, r2
 800866a:	d101      	bne.n	8008670 <strncmp+0x1a>
 800866c:	42a3      	cmp	r3, r4
 800866e:	d101      	bne.n	8008674 <strncmp+0x1e>
 8008670:	1a80      	subs	r0, r0, r2
 8008672:	bd10      	pop	{r4, pc}
 8008674:	2800      	cmp	r0, #0
 8008676:	d1f3      	bne.n	8008660 <strncmp+0xa>
 8008678:	e7fa      	b.n	8008670 <strncmp+0x1a>
 800867a:	4610      	mov	r0, r2
 800867c:	e7f9      	b.n	8008672 <strncmp+0x1c>
	...

08008680 <__swbuf_r>:
 8008680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008682:	460e      	mov	r6, r1
 8008684:	4614      	mov	r4, r2
 8008686:	4605      	mov	r5, r0
 8008688:	b118      	cbz	r0, 8008692 <__swbuf_r+0x12>
 800868a:	6983      	ldr	r3, [r0, #24]
 800868c:	b90b      	cbnz	r3, 8008692 <__swbuf_r+0x12>
 800868e:	f7fe fae1 	bl	8006c54 <__sinit>
 8008692:	4b21      	ldr	r3, [pc, #132]	; (8008718 <__swbuf_r+0x98>)
 8008694:	429c      	cmp	r4, r3
 8008696:	d12b      	bne.n	80086f0 <__swbuf_r+0x70>
 8008698:	686c      	ldr	r4, [r5, #4]
 800869a:	69a3      	ldr	r3, [r4, #24]
 800869c:	60a3      	str	r3, [r4, #8]
 800869e:	89a3      	ldrh	r3, [r4, #12]
 80086a0:	071a      	lsls	r2, r3, #28
 80086a2:	d52f      	bpl.n	8008704 <__swbuf_r+0x84>
 80086a4:	6923      	ldr	r3, [r4, #16]
 80086a6:	b36b      	cbz	r3, 8008704 <__swbuf_r+0x84>
 80086a8:	6923      	ldr	r3, [r4, #16]
 80086aa:	6820      	ldr	r0, [r4, #0]
 80086ac:	1ac0      	subs	r0, r0, r3
 80086ae:	6963      	ldr	r3, [r4, #20]
 80086b0:	b2f6      	uxtb	r6, r6
 80086b2:	4283      	cmp	r3, r0
 80086b4:	4637      	mov	r7, r6
 80086b6:	dc04      	bgt.n	80086c2 <__swbuf_r+0x42>
 80086b8:	4621      	mov	r1, r4
 80086ba:	4628      	mov	r0, r5
 80086bc:	f000 f974 	bl	80089a8 <_fflush_r>
 80086c0:	bb30      	cbnz	r0, 8008710 <__swbuf_r+0x90>
 80086c2:	68a3      	ldr	r3, [r4, #8]
 80086c4:	3b01      	subs	r3, #1
 80086c6:	60a3      	str	r3, [r4, #8]
 80086c8:	6823      	ldr	r3, [r4, #0]
 80086ca:	1c5a      	adds	r2, r3, #1
 80086cc:	6022      	str	r2, [r4, #0]
 80086ce:	701e      	strb	r6, [r3, #0]
 80086d0:	6963      	ldr	r3, [r4, #20]
 80086d2:	3001      	adds	r0, #1
 80086d4:	4283      	cmp	r3, r0
 80086d6:	d004      	beq.n	80086e2 <__swbuf_r+0x62>
 80086d8:	89a3      	ldrh	r3, [r4, #12]
 80086da:	07db      	lsls	r3, r3, #31
 80086dc:	d506      	bpl.n	80086ec <__swbuf_r+0x6c>
 80086de:	2e0a      	cmp	r6, #10
 80086e0:	d104      	bne.n	80086ec <__swbuf_r+0x6c>
 80086e2:	4621      	mov	r1, r4
 80086e4:	4628      	mov	r0, r5
 80086e6:	f000 f95f 	bl	80089a8 <_fflush_r>
 80086ea:	b988      	cbnz	r0, 8008710 <__swbuf_r+0x90>
 80086ec:	4638      	mov	r0, r7
 80086ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086f0:	4b0a      	ldr	r3, [pc, #40]	; (800871c <__swbuf_r+0x9c>)
 80086f2:	429c      	cmp	r4, r3
 80086f4:	d101      	bne.n	80086fa <__swbuf_r+0x7a>
 80086f6:	68ac      	ldr	r4, [r5, #8]
 80086f8:	e7cf      	b.n	800869a <__swbuf_r+0x1a>
 80086fa:	4b09      	ldr	r3, [pc, #36]	; (8008720 <__swbuf_r+0xa0>)
 80086fc:	429c      	cmp	r4, r3
 80086fe:	bf08      	it	eq
 8008700:	68ec      	ldreq	r4, [r5, #12]
 8008702:	e7ca      	b.n	800869a <__swbuf_r+0x1a>
 8008704:	4621      	mov	r1, r4
 8008706:	4628      	mov	r0, r5
 8008708:	f000 f82c 	bl	8008764 <__swsetup_r>
 800870c:	2800      	cmp	r0, #0
 800870e:	d0cb      	beq.n	80086a8 <__swbuf_r+0x28>
 8008710:	f04f 37ff 	mov.w	r7, #4294967295
 8008714:	e7ea      	b.n	80086ec <__swbuf_r+0x6c>
 8008716:	bf00      	nop
 8008718:	08008f74 	.word	0x08008f74
 800871c:	08008f94 	.word	0x08008f94
 8008720:	08008f54 	.word	0x08008f54

08008724 <__ascii_wctomb>:
 8008724:	b149      	cbz	r1, 800873a <__ascii_wctomb+0x16>
 8008726:	2aff      	cmp	r2, #255	; 0xff
 8008728:	bf85      	ittet	hi
 800872a:	238a      	movhi	r3, #138	; 0x8a
 800872c:	6003      	strhi	r3, [r0, #0]
 800872e:	700a      	strbls	r2, [r1, #0]
 8008730:	f04f 30ff 	movhi.w	r0, #4294967295
 8008734:	bf98      	it	ls
 8008736:	2001      	movls	r0, #1
 8008738:	4770      	bx	lr
 800873a:	4608      	mov	r0, r1
 800873c:	4770      	bx	lr
	...

08008740 <_write_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	4d07      	ldr	r5, [pc, #28]	; (8008760 <_write_r+0x20>)
 8008744:	4604      	mov	r4, r0
 8008746:	4608      	mov	r0, r1
 8008748:	4611      	mov	r1, r2
 800874a:	2200      	movs	r2, #0
 800874c:	602a      	str	r2, [r5, #0]
 800874e:	461a      	mov	r2, r3
 8008750:	f7f8 fc07 	bl	8000f62 <_write>
 8008754:	1c43      	adds	r3, r0, #1
 8008756:	d102      	bne.n	800875e <_write_r+0x1e>
 8008758:	682b      	ldr	r3, [r5, #0]
 800875a:	b103      	cbz	r3, 800875e <_write_r+0x1e>
 800875c:	6023      	str	r3, [r4, #0]
 800875e:	bd38      	pop	{r3, r4, r5, pc}
 8008760:	20000384 	.word	0x20000384

08008764 <__swsetup_r>:
 8008764:	4b32      	ldr	r3, [pc, #200]	; (8008830 <__swsetup_r+0xcc>)
 8008766:	b570      	push	{r4, r5, r6, lr}
 8008768:	681d      	ldr	r5, [r3, #0]
 800876a:	4606      	mov	r6, r0
 800876c:	460c      	mov	r4, r1
 800876e:	b125      	cbz	r5, 800877a <__swsetup_r+0x16>
 8008770:	69ab      	ldr	r3, [r5, #24]
 8008772:	b913      	cbnz	r3, 800877a <__swsetup_r+0x16>
 8008774:	4628      	mov	r0, r5
 8008776:	f7fe fa6d 	bl	8006c54 <__sinit>
 800877a:	4b2e      	ldr	r3, [pc, #184]	; (8008834 <__swsetup_r+0xd0>)
 800877c:	429c      	cmp	r4, r3
 800877e:	d10f      	bne.n	80087a0 <__swsetup_r+0x3c>
 8008780:	686c      	ldr	r4, [r5, #4]
 8008782:	89a3      	ldrh	r3, [r4, #12]
 8008784:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008788:	0719      	lsls	r1, r3, #28
 800878a:	d42c      	bmi.n	80087e6 <__swsetup_r+0x82>
 800878c:	06dd      	lsls	r5, r3, #27
 800878e:	d411      	bmi.n	80087b4 <__swsetup_r+0x50>
 8008790:	2309      	movs	r3, #9
 8008792:	6033      	str	r3, [r6, #0]
 8008794:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008798:	81a3      	strh	r3, [r4, #12]
 800879a:	f04f 30ff 	mov.w	r0, #4294967295
 800879e:	e03e      	b.n	800881e <__swsetup_r+0xba>
 80087a0:	4b25      	ldr	r3, [pc, #148]	; (8008838 <__swsetup_r+0xd4>)
 80087a2:	429c      	cmp	r4, r3
 80087a4:	d101      	bne.n	80087aa <__swsetup_r+0x46>
 80087a6:	68ac      	ldr	r4, [r5, #8]
 80087a8:	e7eb      	b.n	8008782 <__swsetup_r+0x1e>
 80087aa:	4b24      	ldr	r3, [pc, #144]	; (800883c <__swsetup_r+0xd8>)
 80087ac:	429c      	cmp	r4, r3
 80087ae:	bf08      	it	eq
 80087b0:	68ec      	ldreq	r4, [r5, #12]
 80087b2:	e7e6      	b.n	8008782 <__swsetup_r+0x1e>
 80087b4:	0758      	lsls	r0, r3, #29
 80087b6:	d512      	bpl.n	80087de <__swsetup_r+0x7a>
 80087b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087ba:	b141      	cbz	r1, 80087ce <__swsetup_r+0x6a>
 80087bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087c0:	4299      	cmp	r1, r3
 80087c2:	d002      	beq.n	80087ca <__swsetup_r+0x66>
 80087c4:	4630      	mov	r0, r6
 80087c6:	f7ff fb55 	bl	8007e74 <_free_r>
 80087ca:	2300      	movs	r3, #0
 80087cc:	6363      	str	r3, [r4, #52]	; 0x34
 80087ce:	89a3      	ldrh	r3, [r4, #12]
 80087d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80087d4:	81a3      	strh	r3, [r4, #12]
 80087d6:	2300      	movs	r3, #0
 80087d8:	6063      	str	r3, [r4, #4]
 80087da:	6923      	ldr	r3, [r4, #16]
 80087dc:	6023      	str	r3, [r4, #0]
 80087de:	89a3      	ldrh	r3, [r4, #12]
 80087e0:	f043 0308 	orr.w	r3, r3, #8
 80087e4:	81a3      	strh	r3, [r4, #12]
 80087e6:	6923      	ldr	r3, [r4, #16]
 80087e8:	b94b      	cbnz	r3, 80087fe <__swsetup_r+0x9a>
 80087ea:	89a3      	ldrh	r3, [r4, #12]
 80087ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80087f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087f4:	d003      	beq.n	80087fe <__swsetup_r+0x9a>
 80087f6:	4621      	mov	r1, r4
 80087f8:	4630      	mov	r0, r6
 80087fa:	f000 f95b 	bl	8008ab4 <__smakebuf_r>
 80087fe:	89a0      	ldrh	r0, [r4, #12]
 8008800:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008804:	f010 0301 	ands.w	r3, r0, #1
 8008808:	d00a      	beq.n	8008820 <__swsetup_r+0xbc>
 800880a:	2300      	movs	r3, #0
 800880c:	60a3      	str	r3, [r4, #8]
 800880e:	6963      	ldr	r3, [r4, #20]
 8008810:	425b      	negs	r3, r3
 8008812:	61a3      	str	r3, [r4, #24]
 8008814:	6923      	ldr	r3, [r4, #16]
 8008816:	b943      	cbnz	r3, 800882a <__swsetup_r+0xc6>
 8008818:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800881c:	d1ba      	bne.n	8008794 <__swsetup_r+0x30>
 800881e:	bd70      	pop	{r4, r5, r6, pc}
 8008820:	0781      	lsls	r1, r0, #30
 8008822:	bf58      	it	pl
 8008824:	6963      	ldrpl	r3, [r4, #20]
 8008826:	60a3      	str	r3, [r4, #8]
 8008828:	e7f4      	b.n	8008814 <__swsetup_r+0xb0>
 800882a:	2000      	movs	r0, #0
 800882c:	e7f7      	b.n	800881e <__swsetup_r+0xba>
 800882e:	bf00      	nop
 8008830:	20000018 	.word	0x20000018
 8008834:	08008f74 	.word	0x08008f74
 8008838:	08008f94 	.word	0x08008f94
 800883c:	08008f54 	.word	0x08008f54

08008840 <__assert_func>:
 8008840:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008842:	4614      	mov	r4, r2
 8008844:	461a      	mov	r2, r3
 8008846:	4b09      	ldr	r3, [pc, #36]	; (800886c <__assert_func+0x2c>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4605      	mov	r5, r0
 800884c:	68d8      	ldr	r0, [r3, #12]
 800884e:	b14c      	cbz	r4, 8008864 <__assert_func+0x24>
 8008850:	4b07      	ldr	r3, [pc, #28]	; (8008870 <__assert_func+0x30>)
 8008852:	9100      	str	r1, [sp, #0]
 8008854:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008858:	4906      	ldr	r1, [pc, #24]	; (8008874 <__assert_func+0x34>)
 800885a:	462b      	mov	r3, r5
 800885c:	f000 f8e0 	bl	8008a20 <fiprintf>
 8008860:	f000 f9d0 	bl	8008c04 <abort>
 8008864:	4b04      	ldr	r3, [pc, #16]	; (8008878 <__assert_func+0x38>)
 8008866:	461c      	mov	r4, r3
 8008868:	e7f3      	b.n	8008852 <__assert_func+0x12>
 800886a:	bf00      	nop
 800886c:	20000018 	.word	0x20000018
 8008870:	0800919d 	.word	0x0800919d
 8008874:	080091aa 	.word	0x080091aa
 8008878:	080091d8 	.word	0x080091d8

0800887c <_close_r>:
 800887c:	b538      	push	{r3, r4, r5, lr}
 800887e:	4d06      	ldr	r5, [pc, #24]	; (8008898 <_close_r+0x1c>)
 8008880:	2300      	movs	r3, #0
 8008882:	4604      	mov	r4, r0
 8008884:	4608      	mov	r0, r1
 8008886:	602b      	str	r3, [r5, #0]
 8008888:	f7f8 fb87 	bl	8000f9a <_close>
 800888c:	1c43      	adds	r3, r0, #1
 800888e:	d102      	bne.n	8008896 <_close_r+0x1a>
 8008890:	682b      	ldr	r3, [r5, #0]
 8008892:	b103      	cbz	r3, 8008896 <_close_r+0x1a>
 8008894:	6023      	str	r3, [r4, #0]
 8008896:	bd38      	pop	{r3, r4, r5, pc}
 8008898:	20000384 	.word	0x20000384

0800889c <__sflush_r>:
 800889c:	898a      	ldrh	r2, [r1, #12]
 800889e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a2:	4605      	mov	r5, r0
 80088a4:	0710      	lsls	r0, r2, #28
 80088a6:	460c      	mov	r4, r1
 80088a8:	d458      	bmi.n	800895c <__sflush_r+0xc0>
 80088aa:	684b      	ldr	r3, [r1, #4]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	dc05      	bgt.n	80088bc <__sflush_r+0x20>
 80088b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	dc02      	bgt.n	80088bc <__sflush_r+0x20>
 80088b6:	2000      	movs	r0, #0
 80088b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088be:	2e00      	cmp	r6, #0
 80088c0:	d0f9      	beq.n	80088b6 <__sflush_r+0x1a>
 80088c2:	2300      	movs	r3, #0
 80088c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80088c8:	682f      	ldr	r7, [r5, #0]
 80088ca:	602b      	str	r3, [r5, #0]
 80088cc:	d032      	beq.n	8008934 <__sflush_r+0x98>
 80088ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80088d0:	89a3      	ldrh	r3, [r4, #12]
 80088d2:	075a      	lsls	r2, r3, #29
 80088d4:	d505      	bpl.n	80088e2 <__sflush_r+0x46>
 80088d6:	6863      	ldr	r3, [r4, #4]
 80088d8:	1ac0      	subs	r0, r0, r3
 80088da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80088dc:	b10b      	cbz	r3, 80088e2 <__sflush_r+0x46>
 80088de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80088e0:	1ac0      	subs	r0, r0, r3
 80088e2:	2300      	movs	r3, #0
 80088e4:	4602      	mov	r2, r0
 80088e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088e8:	6a21      	ldr	r1, [r4, #32]
 80088ea:	4628      	mov	r0, r5
 80088ec:	47b0      	blx	r6
 80088ee:	1c43      	adds	r3, r0, #1
 80088f0:	89a3      	ldrh	r3, [r4, #12]
 80088f2:	d106      	bne.n	8008902 <__sflush_r+0x66>
 80088f4:	6829      	ldr	r1, [r5, #0]
 80088f6:	291d      	cmp	r1, #29
 80088f8:	d82c      	bhi.n	8008954 <__sflush_r+0xb8>
 80088fa:	4a2a      	ldr	r2, [pc, #168]	; (80089a4 <__sflush_r+0x108>)
 80088fc:	40ca      	lsrs	r2, r1
 80088fe:	07d6      	lsls	r6, r2, #31
 8008900:	d528      	bpl.n	8008954 <__sflush_r+0xb8>
 8008902:	2200      	movs	r2, #0
 8008904:	6062      	str	r2, [r4, #4]
 8008906:	04d9      	lsls	r1, r3, #19
 8008908:	6922      	ldr	r2, [r4, #16]
 800890a:	6022      	str	r2, [r4, #0]
 800890c:	d504      	bpl.n	8008918 <__sflush_r+0x7c>
 800890e:	1c42      	adds	r2, r0, #1
 8008910:	d101      	bne.n	8008916 <__sflush_r+0x7a>
 8008912:	682b      	ldr	r3, [r5, #0]
 8008914:	b903      	cbnz	r3, 8008918 <__sflush_r+0x7c>
 8008916:	6560      	str	r0, [r4, #84]	; 0x54
 8008918:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800891a:	602f      	str	r7, [r5, #0]
 800891c:	2900      	cmp	r1, #0
 800891e:	d0ca      	beq.n	80088b6 <__sflush_r+0x1a>
 8008920:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008924:	4299      	cmp	r1, r3
 8008926:	d002      	beq.n	800892e <__sflush_r+0x92>
 8008928:	4628      	mov	r0, r5
 800892a:	f7ff faa3 	bl	8007e74 <_free_r>
 800892e:	2000      	movs	r0, #0
 8008930:	6360      	str	r0, [r4, #52]	; 0x34
 8008932:	e7c1      	b.n	80088b8 <__sflush_r+0x1c>
 8008934:	6a21      	ldr	r1, [r4, #32]
 8008936:	2301      	movs	r3, #1
 8008938:	4628      	mov	r0, r5
 800893a:	47b0      	blx	r6
 800893c:	1c41      	adds	r1, r0, #1
 800893e:	d1c7      	bne.n	80088d0 <__sflush_r+0x34>
 8008940:	682b      	ldr	r3, [r5, #0]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d0c4      	beq.n	80088d0 <__sflush_r+0x34>
 8008946:	2b1d      	cmp	r3, #29
 8008948:	d001      	beq.n	800894e <__sflush_r+0xb2>
 800894a:	2b16      	cmp	r3, #22
 800894c:	d101      	bne.n	8008952 <__sflush_r+0xb6>
 800894e:	602f      	str	r7, [r5, #0]
 8008950:	e7b1      	b.n	80088b6 <__sflush_r+0x1a>
 8008952:	89a3      	ldrh	r3, [r4, #12]
 8008954:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008958:	81a3      	strh	r3, [r4, #12]
 800895a:	e7ad      	b.n	80088b8 <__sflush_r+0x1c>
 800895c:	690f      	ldr	r7, [r1, #16]
 800895e:	2f00      	cmp	r7, #0
 8008960:	d0a9      	beq.n	80088b6 <__sflush_r+0x1a>
 8008962:	0793      	lsls	r3, r2, #30
 8008964:	680e      	ldr	r6, [r1, #0]
 8008966:	bf08      	it	eq
 8008968:	694b      	ldreq	r3, [r1, #20]
 800896a:	600f      	str	r7, [r1, #0]
 800896c:	bf18      	it	ne
 800896e:	2300      	movne	r3, #0
 8008970:	eba6 0807 	sub.w	r8, r6, r7
 8008974:	608b      	str	r3, [r1, #8]
 8008976:	f1b8 0f00 	cmp.w	r8, #0
 800897a:	dd9c      	ble.n	80088b6 <__sflush_r+0x1a>
 800897c:	6a21      	ldr	r1, [r4, #32]
 800897e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008980:	4643      	mov	r3, r8
 8008982:	463a      	mov	r2, r7
 8008984:	4628      	mov	r0, r5
 8008986:	47b0      	blx	r6
 8008988:	2800      	cmp	r0, #0
 800898a:	dc06      	bgt.n	800899a <__sflush_r+0xfe>
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008992:	81a3      	strh	r3, [r4, #12]
 8008994:	f04f 30ff 	mov.w	r0, #4294967295
 8008998:	e78e      	b.n	80088b8 <__sflush_r+0x1c>
 800899a:	4407      	add	r7, r0
 800899c:	eba8 0800 	sub.w	r8, r8, r0
 80089a0:	e7e9      	b.n	8008976 <__sflush_r+0xda>
 80089a2:	bf00      	nop
 80089a4:	20400001 	.word	0x20400001

080089a8 <_fflush_r>:
 80089a8:	b538      	push	{r3, r4, r5, lr}
 80089aa:	690b      	ldr	r3, [r1, #16]
 80089ac:	4605      	mov	r5, r0
 80089ae:	460c      	mov	r4, r1
 80089b0:	b913      	cbnz	r3, 80089b8 <_fflush_r+0x10>
 80089b2:	2500      	movs	r5, #0
 80089b4:	4628      	mov	r0, r5
 80089b6:	bd38      	pop	{r3, r4, r5, pc}
 80089b8:	b118      	cbz	r0, 80089c2 <_fflush_r+0x1a>
 80089ba:	6983      	ldr	r3, [r0, #24]
 80089bc:	b90b      	cbnz	r3, 80089c2 <_fflush_r+0x1a>
 80089be:	f7fe f949 	bl	8006c54 <__sinit>
 80089c2:	4b14      	ldr	r3, [pc, #80]	; (8008a14 <_fflush_r+0x6c>)
 80089c4:	429c      	cmp	r4, r3
 80089c6:	d11b      	bne.n	8008a00 <_fflush_r+0x58>
 80089c8:	686c      	ldr	r4, [r5, #4]
 80089ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d0ef      	beq.n	80089b2 <_fflush_r+0xa>
 80089d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80089d4:	07d0      	lsls	r0, r2, #31
 80089d6:	d404      	bmi.n	80089e2 <_fflush_r+0x3a>
 80089d8:	0599      	lsls	r1, r3, #22
 80089da:	d402      	bmi.n	80089e2 <_fflush_r+0x3a>
 80089dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089de:	f7fe fd4a 	bl	8007476 <__retarget_lock_acquire_recursive>
 80089e2:	4628      	mov	r0, r5
 80089e4:	4621      	mov	r1, r4
 80089e6:	f7ff ff59 	bl	800889c <__sflush_r>
 80089ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089ec:	07da      	lsls	r2, r3, #31
 80089ee:	4605      	mov	r5, r0
 80089f0:	d4e0      	bmi.n	80089b4 <_fflush_r+0xc>
 80089f2:	89a3      	ldrh	r3, [r4, #12]
 80089f4:	059b      	lsls	r3, r3, #22
 80089f6:	d4dd      	bmi.n	80089b4 <_fflush_r+0xc>
 80089f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089fa:	f7fe fd3d 	bl	8007478 <__retarget_lock_release_recursive>
 80089fe:	e7d9      	b.n	80089b4 <_fflush_r+0xc>
 8008a00:	4b05      	ldr	r3, [pc, #20]	; (8008a18 <_fflush_r+0x70>)
 8008a02:	429c      	cmp	r4, r3
 8008a04:	d101      	bne.n	8008a0a <_fflush_r+0x62>
 8008a06:	68ac      	ldr	r4, [r5, #8]
 8008a08:	e7df      	b.n	80089ca <_fflush_r+0x22>
 8008a0a:	4b04      	ldr	r3, [pc, #16]	; (8008a1c <_fflush_r+0x74>)
 8008a0c:	429c      	cmp	r4, r3
 8008a0e:	bf08      	it	eq
 8008a10:	68ec      	ldreq	r4, [r5, #12]
 8008a12:	e7da      	b.n	80089ca <_fflush_r+0x22>
 8008a14:	08008f74 	.word	0x08008f74
 8008a18:	08008f94 	.word	0x08008f94
 8008a1c:	08008f54 	.word	0x08008f54

08008a20 <fiprintf>:
 8008a20:	b40e      	push	{r1, r2, r3}
 8008a22:	b503      	push	{r0, r1, lr}
 8008a24:	4601      	mov	r1, r0
 8008a26:	ab03      	add	r3, sp, #12
 8008a28:	4805      	ldr	r0, [pc, #20]	; (8008a40 <fiprintf+0x20>)
 8008a2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a2e:	6800      	ldr	r0, [r0, #0]
 8008a30:	9301      	str	r3, [sp, #4]
 8008a32:	f7ff fc85 	bl	8008340 <_vfiprintf_r>
 8008a36:	b002      	add	sp, #8
 8008a38:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a3c:	b003      	add	sp, #12
 8008a3e:	4770      	bx	lr
 8008a40:	20000018 	.word	0x20000018

08008a44 <_lseek_r>:
 8008a44:	b538      	push	{r3, r4, r5, lr}
 8008a46:	4d07      	ldr	r5, [pc, #28]	; (8008a64 <_lseek_r+0x20>)
 8008a48:	4604      	mov	r4, r0
 8008a4a:	4608      	mov	r0, r1
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	2200      	movs	r2, #0
 8008a50:	602a      	str	r2, [r5, #0]
 8008a52:	461a      	mov	r2, r3
 8008a54:	f7f8 fac8 	bl	8000fe8 <_lseek>
 8008a58:	1c43      	adds	r3, r0, #1
 8008a5a:	d102      	bne.n	8008a62 <_lseek_r+0x1e>
 8008a5c:	682b      	ldr	r3, [r5, #0]
 8008a5e:	b103      	cbz	r3, 8008a62 <_lseek_r+0x1e>
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	bd38      	pop	{r3, r4, r5, pc}
 8008a64:	20000384 	.word	0x20000384

08008a68 <__swhatbuf_r>:
 8008a68:	b570      	push	{r4, r5, r6, lr}
 8008a6a:	460e      	mov	r6, r1
 8008a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a70:	2900      	cmp	r1, #0
 8008a72:	b096      	sub	sp, #88	; 0x58
 8008a74:	4614      	mov	r4, r2
 8008a76:	461d      	mov	r5, r3
 8008a78:	da08      	bge.n	8008a8c <__swhatbuf_r+0x24>
 8008a7a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	602a      	str	r2, [r5, #0]
 8008a82:	061a      	lsls	r2, r3, #24
 8008a84:	d410      	bmi.n	8008aa8 <__swhatbuf_r+0x40>
 8008a86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a8a:	e00e      	b.n	8008aaa <__swhatbuf_r+0x42>
 8008a8c:	466a      	mov	r2, sp
 8008a8e:	f000 f8c1 	bl	8008c14 <_fstat_r>
 8008a92:	2800      	cmp	r0, #0
 8008a94:	dbf1      	blt.n	8008a7a <__swhatbuf_r+0x12>
 8008a96:	9a01      	ldr	r2, [sp, #4]
 8008a98:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a9c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008aa0:	425a      	negs	r2, r3
 8008aa2:	415a      	adcs	r2, r3
 8008aa4:	602a      	str	r2, [r5, #0]
 8008aa6:	e7ee      	b.n	8008a86 <__swhatbuf_r+0x1e>
 8008aa8:	2340      	movs	r3, #64	; 0x40
 8008aaa:	2000      	movs	r0, #0
 8008aac:	6023      	str	r3, [r4, #0]
 8008aae:	b016      	add	sp, #88	; 0x58
 8008ab0:	bd70      	pop	{r4, r5, r6, pc}
	...

08008ab4 <__smakebuf_r>:
 8008ab4:	898b      	ldrh	r3, [r1, #12]
 8008ab6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008ab8:	079d      	lsls	r5, r3, #30
 8008aba:	4606      	mov	r6, r0
 8008abc:	460c      	mov	r4, r1
 8008abe:	d507      	bpl.n	8008ad0 <__smakebuf_r+0x1c>
 8008ac0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ac4:	6023      	str	r3, [r4, #0]
 8008ac6:	6123      	str	r3, [r4, #16]
 8008ac8:	2301      	movs	r3, #1
 8008aca:	6163      	str	r3, [r4, #20]
 8008acc:	b002      	add	sp, #8
 8008ace:	bd70      	pop	{r4, r5, r6, pc}
 8008ad0:	ab01      	add	r3, sp, #4
 8008ad2:	466a      	mov	r2, sp
 8008ad4:	f7ff ffc8 	bl	8008a68 <__swhatbuf_r>
 8008ad8:	9900      	ldr	r1, [sp, #0]
 8008ada:	4605      	mov	r5, r0
 8008adc:	4630      	mov	r0, r6
 8008ade:	f7ff fa35 	bl	8007f4c <_malloc_r>
 8008ae2:	b948      	cbnz	r0, 8008af8 <__smakebuf_r+0x44>
 8008ae4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ae8:	059a      	lsls	r2, r3, #22
 8008aea:	d4ef      	bmi.n	8008acc <__smakebuf_r+0x18>
 8008aec:	f023 0303 	bic.w	r3, r3, #3
 8008af0:	f043 0302 	orr.w	r3, r3, #2
 8008af4:	81a3      	strh	r3, [r4, #12]
 8008af6:	e7e3      	b.n	8008ac0 <__smakebuf_r+0xc>
 8008af8:	4b0d      	ldr	r3, [pc, #52]	; (8008b30 <__smakebuf_r+0x7c>)
 8008afa:	62b3      	str	r3, [r6, #40]	; 0x28
 8008afc:	89a3      	ldrh	r3, [r4, #12]
 8008afe:	6020      	str	r0, [r4, #0]
 8008b00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b04:	81a3      	strh	r3, [r4, #12]
 8008b06:	9b00      	ldr	r3, [sp, #0]
 8008b08:	6163      	str	r3, [r4, #20]
 8008b0a:	9b01      	ldr	r3, [sp, #4]
 8008b0c:	6120      	str	r0, [r4, #16]
 8008b0e:	b15b      	cbz	r3, 8008b28 <__smakebuf_r+0x74>
 8008b10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b14:	4630      	mov	r0, r6
 8008b16:	f000 f88f 	bl	8008c38 <_isatty_r>
 8008b1a:	b128      	cbz	r0, 8008b28 <__smakebuf_r+0x74>
 8008b1c:	89a3      	ldrh	r3, [r4, #12]
 8008b1e:	f023 0303 	bic.w	r3, r3, #3
 8008b22:	f043 0301 	orr.w	r3, r3, #1
 8008b26:	81a3      	strh	r3, [r4, #12]
 8008b28:	89a0      	ldrh	r0, [r4, #12]
 8008b2a:	4305      	orrs	r5, r0
 8008b2c:	81a5      	strh	r5, [r4, #12]
 8008b2e:	e7cd      	b.n	8008acc <__smakebuf_r+0x18>
 8008b30:	08006bed 	.word	0x08006bed

08008b34 <memmove>:
 8008b34:	4288      	cmp	r0, r1
 8008b36:	b510      	push	{r4, lr}
 8008b38:	eb01 0402 	add.w	r4, r1, r2
 8008b3c:	d902      	bls.n	8008b44 <memmove+0x10>
 8008b3e:	4284      	cmp	r4, r0
 8008b40:	4623      	mov	r3, r4
 8008b42:	d807      	bhi.n	8008b54 <memmove+0x20>
 8008b44:	1e43      	subs	r3, r0, #1
 8008b46:	42a1      	cmp	r1, r4
 8008b48:	d008      	beq.n	8008b5c <memmove+0x28>
 8008b4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b52:	e7f8      	b.n	8008b46 <memmove+0x12>
 8008b54:	4402      	add	r2, r0
 8008b56:	4601      	mov	r1, r0
 8008b58:	428a      	cmp	r2, r1
 8008b5a:	d100      	bne.n	8008b5e <memmove+0x2a>
 8008b5c:	bd10      	pop	{r4, pc}
 8008b5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b66:	e7f7      	b.n	8008b58 <memmove+0x24>

08008b68 <__malloc_lock>:
 8008b68:	4801      	ldr	r0, [pc, #4]	; (8008b70 <__malloc_lock+0x8>)
 8008b6a:	f7fe bc84 	b.w	8007476 <__retarget_lock_acquire_recursive>
 8008b6e:	bf00      	nop
 8008b70:	20000378 	.word	0x20000378

08008b74 <__malloc_unlock>:
 8008b74:	4801      	ldr	r0, [pc, #4]	; (8008b7c <__malloc_unlock+0x8>)
 8008b76:	f7fe bc7f 	b.w	8007478 <__retarget_lock_release_recursive>
 8008b7a:	bf00      	nop
 8008b7c:	20000378 	.word	0x20000378

08008b80 <_realloc_r>:
 8008b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b84:	4680      	mov	r8, r0
 8008b86:	4614      	mov	r4, r2
 8008b88:	460e      	mov	r6, r1
 8008b8a:	b921      	cbnz	r1, 8008b96 <_realloc_r+0x16>
 8008b8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b90:	4611      	mov	r1, r2
 8008b92:	f7ff b9db 	b.w	8007f4c <_malloc_r>
 8008b96:	b92a      	cbnz	r2, 8008ba4 <_realloc_r+0x24>
 8008b98:	f7ff f96c 	bl	8007e74 <_free_r>
 8008b9c:	4625      	mov	r5, r4
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ba4:	f000 f858 	bl	8008c58 <_malloc_usable_size_r>
 8008ba8:	4284      	cmp	r4, r0
 8008baa:	4607      	mov	r7, r0
 8008bac:	d802      	bhi.n	8008bb4 <_realloc_r+0x34>
 8008bae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008bb2:	d812      	bhi.n	8008bda <_realloc_r+0x5a>
 8008bb4:	4621      	mov	r1, r4
 8008bb6:	4640      	mov	r0, r8
 8008bb8:	f7ff f9c8 	bl	8007f4c <_malloc_r>
 8008bbc:	4605      	mov	r5, r0
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	d0ed      	beq.n	8008b9e <_realloc_r+0x1e>
 8008bc2:	42bc      	cmp	r4, r7
 8008bc4:	4622      	mov	r2, r4
 8008bc6:	4631      	mov	r1, r6
 8008bc8:	bf28      	it	cs
 8008bca:	463a      	movcs	r2, r7
 8008bcc:	f7fe fc70 	bl	80074b0 <memcpy>
 8008bd0:	4631      	mov	r1, r6
 8008bd2:	4640      	mov	r0, r8
 8008bd4:	f7ff f94e 	bl	8007e74 <_free_r>
 8008bd8:	e7e1      	b.n	8008b9e <_realloc_r+0x1e>
 8008bda:	4635      	mov	r5, r6
 8008bdc:	e7df      	b.n	8008b9e <_realloc_r+0x1e>
	...

08008be0 <_read_r>:
 8008be0:	b538      	push	{r3, r4, r5, lr}
 8008be2:	4d07      	ldr	r5, [pc, #28]	; (8008c00 <_read_r+0x20>)
 8008be4:	4604      	mov	r4, r0
 8008be6:	4608      	mov	r0, r1
 8008be8:	4611      	mov	r1, r2
 8008bea:	2200      	movs	r2, #0
 8008bec:	602a      	str	r2, [r5, #0]
 8008bee:	461a      	mov	r2, r3
 8008bf0:	f7f8 f99a 	bl	8000f28 <_read>
 8008bf4:	1c43      	adds	r3, r0, #1
 8008bf6:	d102      	bne.n	8008bfe <_read_r+0x1e>
 8008bf8:	682b      	ldr	r3, [r5, #0]
 8008bfa:	b103      	cbz	r3, 8008bfe <_read_r+0x1e>
 8008bfc:	6023      	str	r3, [r4, #0]
 8008bfe:	bd38      	pop	{r3, r4, r5, pc}
 8008c00:	20000384 	.word	0x20000384

08008c04 <abort>:
 8008c04:	b508      	push	{r3, lr}
 8008c06:	2006      	movs	r0, #6
 8008c08:	f000 f856 	bl	8008cb8 <raise>
 8008c0c:	2001      	movs	r0, #1
 8008c0e:	f7f8 f981 	bl	8000f14 <_exit>
	...

08008c14 <_fstat_r>:
 8008c14:	b538      	push	{r3, r4, r5, lr}
 8008c16:	4d07      	ldr	r5, [pc, #28]	; (8008c34 <_fstat_r+0x20>)
 8008c18:	2300      	movs	r3, #0
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	4608      	mov	r0, r1
 8008c1e:	4611      	mov	r1, r2
 8008c20:	602b      	str	r3, [r5, #0]
 8008c22:	f7f8 f9c6 	bl	8000fb2 <_fstat>
 8008c26:	1c43      	adds	r3, r0, #1
 8008c28:	d102      	bne.n	8008c30 <_fstat_r+0x1c>
 8008c2a:	682b      	ldr	r3, [r5, #0]
 8008c2c:	b103      	cbz	r3, 8008c30 <_fstat_r+0x1c>
 8008c2e:	6023      	str	r3, [r4, #0]
 8008c30:	bd38      	pop	{r3, r4, r5, pc}
 8008c32:	bf00      	nop
 8008c34:	20000384 	.word	0x20000384

08008c38 <_isatty_r>:
 8008c38:	b538      	push	{r3, r4, r5, lr}
 8008c3a:	4d06      	ldr	r5, [pc, #24]	; (8008c54 <_isatty_r+0x1c>)
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	4604      	mov	r4, r0
 8008c40:	4608      	mov	r0, r1
 8008c42:	602b      	str	r3, [r5, #0]
 8008c44:	f7f8 f9c5 	bl	8000fd2 <_isatty>
 8008c48:	1c43      	adds	r3, r0, #1
 8008c4a:	d102      	bne.n	8008c52 <_isatty_r+0x1a>
 8008c4c:	682b      	ldr	r3, [r5, #0]
 8008c4e:	b103      	cbz	r3, 8008c52 <_isatty_r+0x1a>
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	bd38      	pop	{r3, r4, r5, pc}
 8008c54:	20000384 	.word	0x20000384

08008c58 <_malloc_usable_size_r>:
 8008c58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c5c:	1f18      	subs	r0, r3, #4
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	bfbc      	itt	lt
 8008c62:	580b      	ldrlt	r3, [r1, r0]
 8008c64:	18c0      	addlt	r0, r0, r3
 8008c66:	4770      	bx	lr

08008c68 <_raise_r>:
 8008c68:	291f      	cmp	r1, #31
 8008c6a:	b538      	push	{r3, r4, r5, lr}
 8008c6c:	4604      	mov	r4, r0
 8008c6e:	460d      	mov	r5, r1
 8008c70:	d904      	bls.n	8008c7c <_raise_r+0x14>
 8008c72:	2316      	movs	r3, #22
 8008c74:	6003      	str	r3, [r0, #0]
 8008c76:	f04f 30ff 	mov.w	r0, #4294967295
 8008c7a:	bd38      	pop	{r3, r4, r5, pc}
 8008c7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008c7e:	b112      	cbz	r2, 8008c86 <_raise_r+0x1e>
 8008c80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c84:	b94b      	cbnz	r3, 8008c9a <_raise_r+0x32>
 8008c86:	4620      	mov	r0, r4
 8008c88:	f000 f830 	bl	8008cec <_getpid_r>
 8008c8c:	462a      	mov	r2, r5
 8008c8e:	4601      	mov	r1, r0
 8008c90:	4620      	mov	r0, r4
 8008c92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c96:	f000 b817 	b.w	8008cc8 <_kill_r>
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d00a      	beq.n	8008cb4 <_raise_r+0x4c>
 8008c9e:	1c59      	adds	r1, r3, #1
 8008ca0:	d103      	bne.n	8008caa <_raise_r+0x42>
 8008ca2:	2316      	movs	r3, #22
 8008ca4:	6003      	str	r3, [r0, #0]
 8008ca6:	2001      	movs	r0, #1
 8008ca8:	e7e7      	b.n	8008c7a <_raise_r+0x12>
 8008caa:	2400      	movs	r4, #0
 8008cac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008cb0:	4628      	mov	r0, r5
 8008cb2:	4798      	blx	r3
 8008cb4:	2000      	movs	r0, #0
 8008cb6:	e7e0      	b.n	8008c7a <_raise_r+0x12>

08008cb8 <raise>:
 8008cb8:	4b02      	ldr	r3, [pc, #8]	; (8008cc4 <raise+0xc>)
 8008cba:	4601      	mov	r1, r0
 8008cbc:	6818      	ldr	r0, [r3, #0]
 8008cbe:	f7ff bfd3 	b.w	8008c68 <_raise_r>
 8008cc2:	bf00      	nop
 8008cc4:	20000018 	.word	0x20000018

08008cc8 <_kill_r>:
 8008cc8:	b538      	push	{r3, r4, r5, lr}
 8008cca:	4d07      	ldr	r5, [pc, #28]	; (8008ce8 <_kill_r+0x20>)
 8008ccc:	2300      	movs	r3, #0
 8008cce:	4604      	mov	r4, r0
 8008cd0:	4608      	mov	r0, r1
 8008cd2:	4611      	mov	r1, r2
 8008cd4:	602b      	str	r3, [r5, #0]
 8008cd6:	f7f8 f90d 	bl	8000ef4 <_kill>
 8008cda:	1c43      	adds	r3, r0, #1
 8008cdc:	d102      	bne.n	8008ce4 <_kill_r+0x1c>
 8008cde:	682b      	ldr	r3, [r5, #0]
 8008ce0:	b103      	cbz	r3, 8008ce4 <_kill_r+0x1c>
 8008ce2:	6023      	str	r3, [r4, #0]
 8008ce4:	bd38      	pop	{r3, r4, r5, pc}
 8008ce6:	bf00      	nop
 8008ce8:	20000384 	.word	0x20000384

08008cec <_getpid_r>:
 8008cec:	f7f8 b8fa 	b.w	8000ee4 <_getpid>

08008cf0 <_init>:
 8008cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf2:	bf00      	nop
 8008cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cf6:	bc08      	pop	{r3}
 8008cf8:	469e      	mov	lr, r3
 8008cfa:	4770      	bx	lr

08008cfc <_fini>:
 8008cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cfe:	bf00      	nop
 8008d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d02:	bc08      	pop	{r3}
 8008d04:	469e      	mov	lr, r3
 8008d06:	4770      	bx	lr
