--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Jun  8 13:40:13 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_25mhz_c]
            1879 items scored, 1346 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_tx1/r_Clock_Count_171__i0  (from clk_25mhz_c +)
   Destination:    FD1S3IX    D              \uart_tx1/r_SM_Main_i0  (to clk_25mhz_c +)

   Delay:                   9.455ns  (14.4% logic, 85.6% route), 7 logic levels.

 Constraint Details:

      9.455ns data_path \uart_tx1/r_Clock_Count_171__i0 to \uart_tx1/r_SM_Main_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 4.280ns

 Path Details: \uart_tx1/r_Clock_Count_171__i0 to \uart_tx1/r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_tx1/r_Clock_Count_171__i0 (from clk_25mhz_c)
Route         2   e 1.258                                  \uart_tx1/r_Clock_Count[0]
LUT4        ---     0.166              A to Z              \uart_tx1/i1080_4_lut
Route         1   e 1.020                                  \uart_tx1/n1224
LUT4        ---     0.166              B to Z              \uart_tx1/i1_4_lut_adj_25
Route         1   e 1.020                                  \uart_tx1/n1942
LUT4        ---     0.166              D to Z              \uart_tx1/i70_4_lut
Route         6   e 1.378                                  \uart_tx1/n48
LUT4        ---     0.166              C to Z              \uart_tx1/i1_2_lut_rep_40_3_lut_4_lut
Route         6   e 1.378                                  \uart_tx1/n2320
LUT4        ---     0.166              D to Z              \uart_tx1/i6_4_lut
Route         1   e 1.020                                  \uart_tx1/n3_adj_195
LUT4        ---     0.166              D to Z              \uart_tx1/i7_3_lut_4_lut
Route         1   e 1.020                                  \uart_tx1/n456
                  --------
                    9.455  (14.4% logic, 85.6% route), 7 logic levels.


Error:  The following path violates requirements by 4.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_tx1/r_Clock_Count_171__i8  (from clk_25mhz_c +)
   Destination:    FD1S3IX    D              \uart_tx1/r_SM_Main_i0  (to clk_25mhz_c +)

   Delay:                   9.455ns  (14.4% logic, 85.6% route), 7 logic levels.

 Constraint Details:

      9.455ns data_path \uart_tx1/r_Clock_Count_171__i8 to \uart_tx1/r_SM_Main_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 4.280ns

 Path Details: \uart_tx1/r_Clock_Count_171__i8 to \uart_tx1/r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_tx1/r_Clock_Count_171__i8 (from clk_25mhz_c)
Route         2   e 1.258                                  \uart_tx1/r_Clock_Count[8]
LUT4        ---     0.166              A to Z              \uart_tx1/i1_3_lut_adj_26
Route         1   e 1.020                                  \uart_tx1/n2010
LUT4        ---     0.166              A to Z              \uart_tx1/i1_4_lut_adj_25
Route         1   e 1.020                                  \uart_tx1/n1942
LUT4        ---     0.166              D to Z              \uart_tx1/i70_4_lut
Route         6   e 1.378                                  \uart_tx1/n48
LUT4        ---     0.166              C to Z              \uart_tx1/i1_2_lut_rep_40_3_lut_4_lut
Route         6   e 1.378                                  \uart_tx1/n2320
LUT4        ---     0.166              D to Z              \uart_tx1/i6_4_lut
Route         1   e 1.020                                  \uart_tx1/n3_adj_195
LUT4        ---     0.166              D to Z              \uart_tx1/i7_3_lut_4_lut
Route         1   e 1.020                                  \uart_tx1/n456
                  --------
                    9.455  (14.4% logic, 85.6% route), 7 logic levels.


Error:  The following path violates requirements by 4.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_tx1/r_Clock_Count_171__i7  (from clk_25mhz_c +)
   Destination:    FD1S3IX    D              \uart_tx1/r_SM_Main_i0  (to clk_25mhz_c +)

   Delay:                   9.455ns  (14.4% logic, 85.6% route), 7 logic levels.

 Constraint Details:

      9.455ns data_path \uart_tx1/r_Clock_Count_171__i7 to \uart_tx1/r_SM_Main_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 4.280ns

 Path Details: \uart_tx1/r_Clock_Count_171__i7 to \uart_tx1/r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \uart_tx1/r_Clock_Count_171__i7 (from clk_25mhz_c)
Route         2   e 1.258                                  \uart_tx1/r_Clock_Count[7]
LUT4        ---     0.166              C to Z              \uart_tx1/i1_3_lut_adj_26
Route         1   e 1.020                                  \uart_tx1/n2010
LUT4        ---     0.166              A to Z              \uart_tx1/i1_4_lut_adj_25
Route         1   e 1.020                                  \uart_tx1/n1942
LUT4        ---     0.166              D to Z              \uart_tx1/i70_4_lut
Route         6   e 1.378                                  \uart_tx1/n48
LUT4        ---     0.166              C to Z              \uart_tx1/i1_2_lut_rep_40_3_lut_4_lut
Route         6   e 1.378                                  \uart_tx1/n2320
LUT4        ---     0.166              D to Z              \uart_tx1/i6_4_lut
Route         1   e 1.020                                  \uart_tx1/n3_adj_195
LUT4        ---     0.166              D to Z              \uart_tx1/i7_3_lut_4_lut
Route         1   e 1.020                                  \uart_tx1/n456
                  --------
                    9.455  (14.4% logic, 85.6% route), 7 logic levels.

Warning: 9.280 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_25mhz_c]             |     5.000 ns|     9.280 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\uart_rx1/n929                          |      16|     528|     39.23%
                                        |        |        |
\uart_rx1/n2319                         |      10|     521|     38.71%
                                        |        |        |
\uart_rx1/n94                           |       8|     477|     35.44%
                                        |        |        |
\uart_rx1/n1797                         |       1|     378|     28.08%
                                        |        |        |
\uart_rx1/n19                           |       1|     272|     20.21%
                                        |        |        |
\uart_tx1/n48                           |       6|     267|     19.84%
                                        |        |        |
\uart_tx1/n1942                         |       1|     252|     18.72%
                                        |        |        |
\uart_rx1/n1721                         |      10|     196|     14.56%
                                        |        |        |
\uart_rx1/n1230                         |       1|     168|     12.48%
                                        |        |        |
\uart_rx1/clk_25mhz_c_enable_57         |      16|     160|     11.89%
                                        |        |        |
\uart_rx1/n2108                         |       1|     160|     11.89%
                                        |        |        |
\uart_rx1/clk_25mhz_c_enable_21         |       9|     144|     10.70%
                                        |        |        |
\uart_rx1/n2086                         |       1|     144|     10.70%
                                        |        |        |
\uart_tx1/n913                          |      16|     144|     10.70%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1346  Score: 2625477

Constraints cover  2410 paths, 240 nets, and 667 connections (98.5% coverage)


Peak memory: 272580608 bytes, TRCE: 458752 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
