# 32-Days-of-RTL
"32 Days of RTL" is a personal project to learn Verilog HDL RTL design in 32 days, using Xilinx Vivado

### This is the Part I of 32 Days Verilog HDL RTL design.

### I will start the next parts soon.
