+incdir+$HW_DIR/SRC/wb_bus/
+incdir+$HW_DIR/SRC/mor1kx_5.0-r1/rtl/verilog/
+incdir+$HW_DIR/SRC/uart16550_1.5.4/rtl/verilog/
+incdir+$HW_DIR/SRC/can_master/
+incdir+$HW_DIR/SRC/wb_bus/wb_common_1.0.1/
+incdir+$HW_DIR/SRC/utils/verilog_utils_0/
+incdir+$HW_DIR/SRC/ecc_bch_dec/src/rtl/univ/
+incdir+$HW_DIR/TB/include
+incdir+$HW_DIR/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_acf.v
///home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_bus/wb_bfm_1.0/wb_bfm_master.v
///home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_bus/wb_bfm_1.0/wb_bfm_memory.v
///home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_bus/wb_bfm_1.0/wb_bfm_slave.v
///home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_bus/wb_bfm_1.0/wb_bfm_transactor.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_bus/wb_common_1.0.1/wb_common.v
///home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_bus/wb_common_1.0.1/wb_common_params.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_bus/wb_intercon.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_bus/wb_intercon_1.0/rtl/verilog/wb_arbiter.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_bus/wb_intercon_1.0/rtl/verilog/wb_data_resize.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_bus/wb_intercon_1.0/rtl/verilog/wb_mux.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_ram_1.0/rtl/verilog/wb_ram.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_ram_1.0/rtl/verilog/wb_ram_ecc.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/wb_ram_1.0/rtl/verilog/wb_ram_generic.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_defines.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_defines.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/syncflop.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/adv_debug_sys_3.1.0/Hardware/adv_dbg_if/rtl/verilog/syncreg.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/autosoc_top.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_bsp.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_btl.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_crc.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_defines.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_fifo.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_ibo.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_register.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_register_asyn.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_register_asyn_syn.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_registers.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_top.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/can_transceiver.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/can_master/timescale.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/checkpoint_ctrl/rtl/verilog/checkpoint_ctrl.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/ecc_bch_dec/src/rtl/univ/bch_dec_dcd_univ_top.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/ecc_bch_dec/src/rtl/univ/bch_dec_enc_univ_top.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/ecc_bch_dec/src/rtl/univ/enc_synd_calc_univ.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/ecc_bch_dec/src/rtl/univ/err_pat_dcd_rom_univ.v
///home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/ecc_bch_dec/src/sim/univ/dcd_univ_tb_top_n.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/intgen/rtl/verilog/intgen.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/jtag_tap_1.13/tap/rtl/verilog/tap_top.v
///home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/bench/verilog/mor1kx_monitor.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/lockstep_aux/delay_unit.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx-defines.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx-sprs.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_branch_prediction.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_branch_predictor_gshare.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_branch_predictor_saturation_counter.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_branch_predictor_simple.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_bus_if_wb32.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_cache_lru.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_cfgrs.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_cpu.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_cpu_cappuccino.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_cpu_espresso.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_cpu_prontoespresso.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_ctrl_cappuccino.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_ctrl_espresso.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_ctrl_prontoespresso.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_dcache.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_decode.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_decode_execute_cappuccino.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_dmmu.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_execute_alu.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_fetch_cappuccino.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_fetch_espresso.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_fetch_prontoespresso.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_icache.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_immu.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_lockstep_cpu_cappuccino.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_lsu_cappuccino.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_lsu_espresso.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_pcu.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_pic.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_rf_cappuccino.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_rf_espresso.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_simple_dpram_sclk.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_store_buffer.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_ticktimer.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_true_dpram_sclk.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_wb_mux_cappuccino.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/mor1kx_wb_mux_espresso.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/pfpu32/pfpu32_addsub.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/pfpu32/pfpu32_cmp.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/pfpu32/pfpu32_f2i.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/pfpu32/pfpu32_i2f.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/pfpu32/pfpu32_muldiv.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/pfpu32/pfpu32_rnd.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/mor1kx_5.0-r1/rtl/verilog/pfpu32/pfpu32_top.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/parity_control/rtl/verilog/parity_ctrl.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/safety_monitor/rtl/verilog/safety_monitor.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/uart16550_1.5.4/rtl/verilog/raminfr.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/uart16550_1.5.4/rtl/verilog/uart_defines.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/uart16550_1.5.4/rtl/verilog/uart_receiver.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/uart16550_1.5.4/rtl/verilog/uart_regs.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/uart16550_1.5.4/rtl/verilog/uart_rfifo.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/uart16550_1.5.4/rtl/verilog/uart_sync_flops.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/uart16550_1.5.4/rtl/verilog/uart_tfifo.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/uart16550_1.5.4/rtl/verilog/uart_top.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/uart16550_1.5.4/rtl/verilog/uart_transmitter.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/uart16550_1.5.4/rtl/verilog/uart_wb.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/SRC/utils/verilog-arbiter_0-r1/src/arbiter.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/TB/autosoc_tb.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/TB/include/test-defines.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/TB/jtag_vpi_0-r2/jtag_vpi.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/TB/mor1kx_monitor.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/TB/vlog_tb_utils_1.0/vlog_functions.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/TB/vlog_tb_utils_1.0/vlog_tap_generator.v
/home/ICer/fusa_vpi/autosoc-development/Hardware/TB/vlog_tb_utils_1.0/vlog_tb_utils.v
