{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515887589031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515887589031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 02:53:08 2018 " "Processing started: Sun Jan 14 02:53:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515887589031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515887589031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515887589031 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1515887590551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a project.v(138) " "Verilog HDL Declaration information at project.v(138): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1515887590754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b project.v(138) " "Verilog HDL Declaration information at project.v(138): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1515887590754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c project.v(138) " "Verilog HDL Declaration information at project.v(138): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1515887590754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d project.v(138) " "Verilog HDL Declaration information at project.v(138): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1515887590754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 8 8 " "Found 8 design units, including 8 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515887590769 ""} { "Info" "ISGN_ENTITY_NAME" "2 countupdown " "Found entity 2: countupdown" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515887590769 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515887590769 ""} { "Info" "ISGN_ENTITY_NAME" "4 half_adder " "Found entity 4: half_adder" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515887590769 ""} { "Info" "ISGN_ENTITY_NAME" "5 comparator1 " "Found entity 5: comparator1" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515887590769 ""} { "Info" "ISGN_ENTITY_NAME" "6 comparator " "Found entity 6: comparator" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515887590769 ""} { "Info" "ISGN_ENTITY_NAME" "7 ff " "Found entity 7: ff" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515887590769 ""} { "Info" "ISGN_ENTITY_NAME" "8 segment " "Found entity 8: segment" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515887590769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515887590769 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(36) " "Verilog HDL Instantiation warning at project.v(36): instance has no name" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1515887590785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1515887590926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:compare " "Elaborating entity \"comparator\" for hierarchy \"comparator:compare\"" {  } { { "project.v" "compare" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515887590941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(120) " "Verilog HDL assignment warning at project.v(120): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515887590946 "|project|comparator:compare"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(121) " "Verilog HDL assignment warning at project.v(121): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515887590946 "|project|comparator:compare"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(122) " "Verilog HDL assignment warning at project.v(122): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515887590950 "|project|comparator:compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countupdown countupdown:updown " "Elaborating entity \"countupdown\" for hierarchy \"countupdown:updown\"" {  } { { "project.v" "updown" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515887590954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 project.v(49) " "Verilog HDL assignment warning at project.v(49): truncated value with size 32 to match size of target (2)" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515887590958 "|project|countupdown:updown"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 project.v(54) " "Verilog HDL assignment warning at project.v(54): truncated value with size 32 to match size of target (2)" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515887590958 "|project|countupdown:updown"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:comb_17 " "Elaborating entity \"segment\" for hierarchy \"segment:comb_17\"" {  } { { "project.v" "comb_17" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515887590962 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1515887593820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a1 GND " "Pin \"a1\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515887594128 "|project|a1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1515887594128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1515887594728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/muazt/OneDrive/Masaüstü/FinalProject/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1515887595404 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1515887595980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515887595980 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515887596465 "|project|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "project.v" "" { Text "C:/Users/muazt/OneDrive/Masaüstü/FinalProject/project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515887596465 "|project|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1515887596465 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1515887596465 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1515887596465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1515887596465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1515887596465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515887596824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 02:53:16 2018 " "Processing ended: Sun Jan 14 02:53:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515887596824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515887596824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515887596824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515887596824 ""}
