-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

-- DATE "02/24/2022 12:00:46"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	dbg_port_top IS
    PORT (
	clk : IN std_logic;
	res_n : IN std_logic;
	rx : IN std_logic;
	tx : OUT std_logic;
	hw_switches : IN std_logic_vector(17 DOWNTO 0);
	hw_keys : IN std_logic_vector(3 DOWNTO 0);
	switches : OUT std_logic_vector(17 DOWNTO 0);
	keys : OUT std_logic_vector(3 DOWNTO 0);
	ledr : IN std_logic_vector(17 DOWNTO 0);
	ledg : IN std_logic_vector(8 DOWNTO 0);
	gfx_instr : OUT std_logic_vector(15 DOWNTO 0);
	gfx_instr_wr : OUT std_logic;
	gfx_instr_full : IN std_logic;
	hex0 : IN std_logic_vector(6 DOWNTO 0);
	hex1 : IN std_logic_vector(6 DOWNTO 0);
	hex2 : IN std_logic_vector(6 DOWNTO 0);
	hex3 : IN std_logic_vector(6 DOWNTO 0);
	hex4 : IN std_logic_vector(6 DOWNTO 0);
	hex5 : IN std_logic_vector(6 DOWNTO 0);
	hex6 : IN std_logic_vector(6 DOWNTO 0);
	hex7 : IN std_logic_vector(6 DOWNTO 0);
	emulated_gc_cntrl_state : OUT std_logic_vector(63 DOWNTO 0);
	emulated_gc_data : INOUT std_logic;
	gisc : OUT std_logic;
	sw_reset : OUT std_logic
	);
END dbg_port_top;

-- Design Ports Information
-- tx	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[0]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[1]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[3]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[4]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[7]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[8]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[9]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[10]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[11]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[12]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[13]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[14]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[15]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[16]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[17]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- keys[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- keys[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- keys[2]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- keys[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[1]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[2]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[3]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[4]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[6]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[7]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[8]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[9]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[10]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[11]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[12]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[13]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[14]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr[15]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr_wr	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[6]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[7]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[9]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[10]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[12]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[13]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[14]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[15]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[16]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[17]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[18]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[19]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[20]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[21]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[22]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[23]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[24]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[25]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[26]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[27]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[28]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[29]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[30]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[31]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[32]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[33]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[34]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[35]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[36]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[37]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[38]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[39]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[40]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[41]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[42]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[43]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[44]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[45]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[46]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[47]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[48]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[49]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[50]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[51]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[52]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[53]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[54]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[55]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[56]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[57]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[58]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[59]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[60]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[61]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[62]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_cntrl_state[63]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gisc	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw_reset	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- emulated_gc_data	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[2]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[4]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[5]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[6]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[9]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[10]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[11]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[12]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[13]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[14]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[15]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[16]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_switches[17]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_keys[0]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_keys[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_keys[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hw_keys[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- gfx_instr_full	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- res_n	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex7[4]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex7[5]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex7[6]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex7[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex7[3]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex7[1]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex7[2]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex6[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex6[5]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex6[6]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rx	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex6[0]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex6[3]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex6[1]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex6[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex5[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex5[5]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex5[6]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex5[0]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex5[3]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex5[1]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex5[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex4[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex4[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex4[6]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex4[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex4[3]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex4[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex4[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex3[4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex3[5]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex3[6]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex3[0]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex3[3]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex3[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex3[2]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex2[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex2[5]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex2[6]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[16]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex2[0]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex2[3]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[17]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex2[1]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex2[2]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[12]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex1[4]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[15]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[13]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex1[5]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[14]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex1[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[8]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex1[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[11]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex1[3]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[9]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex1[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex1[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[4]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex0[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[7]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[7]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex0[5]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[5]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[6]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex0[6]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex0[0]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex0[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[3]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex0[1]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[1]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex0[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledg[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[2]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF dbg_port_top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_res_n : std_logic;
SIGNAL ww_rx : std_logic;
SIGNAL ww_tx : std_logic;
SIGNAL ww_hw_switches : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_hw_keys : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_switches : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_keys : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ledr : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_ledg : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_gfx_instr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_gfx_instr_wr : std_logic;
SIGNAL ww_gfx_instr_full : std_logic;
SIGNAL ww_hex0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_hex7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_emulated_gc_cntrl_state : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_gisc : std_logic;
SIGNAL ww_sw_reset : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \res_n~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \emulated_gc_data~output_o\ : std_logic;
SIGNAL \tx~output_o\ : std_logic;
SIGNAL \switches[0]~output_o\ : std_logic;
SIGNAL \switches[1]~output_o\ : std_logic;
SIGNAL \switches[2]~output_o\ : std_logic;
SIGNAL \switches[3]~output_o\ : std_logic;
SIGNAL \switches[4]~output_o\ : std_logic;
SIGNAL \switches[5]~output_o\ : std_logic;
SIGNAL \switches[6]~output_o\ : std_logic;
SIGNAL \switches[7]~output_o\ : std_logic;
SIGNAL \switches[8]~output_o\ : std_logic;
SIGNAL \switches[9]~output_o\ : std_logic;
SIGNAL \switches[10]~output_o\ : std_logic;
SIGNAL \switches[11]~output_o\ : std_logic;
SIGNAL \switches[12]~output_o\ : std_logic;
SIGNAL \switches[13]~output_o\ : std_logic;
SIGNAL \switches[14]~output_o\ : std_logic;
SIGNAL \switches[15]~output_o\ : std_logic;
SIGNAL \switches[16]~output_o\ : std_logic;
SIGNAL \switches[17]~output_o\ : std_logic;
SIGNAL \keys[0]~output_o\ : std_logic;
SIGNAL \keys[1]~output_o\ : std_logic;
SIGNAL \keys[2]~output_o\ : std_logic;
SIGNAL \keys[3]~output_o\ : std_logic;
SIGNAL \gfx_instr[0]~output_o\ : std_logic;
SIGNAL \gfx_instr[1]~output_o\ : std_logic;
SIGNAL \gfx_instr[2]~output_o\ : std_logic;
SIGNAL \gfx_instr[3]~output_o\ : std_logic;
SIGNAL \gfx_instr[4]~output_o\ : std_logic;
SIGNAL \gfx_instr[5]~output_o\ : std_logic;
SIGNAL \gfx_instr[6]~output_o\ : std_logic;
SIGNAL \gfx_instr[7]~output_o\ : std_logic;
SIGNAL \gfx_instr[8]~output_o\ : std_logic;
SIGNAL \gfx_instr[9]~output_o\ : std_logic;
SIGNAL \gfx_instr[10]~output_o\ : std_logic;
SIGNAL \gfx_instr[11]~output_o\ : std_logic;
SIGNAL \gfx_instr[12]~output_o\ : std_logic;
SIGNAL \gfx_instr[13]~output_o\ : std_logic;
SIGNAL \gfx_instr[14]~output_o\ : std_logic;
SIGNAL \gfx_instr[15]~output_o\ : std_logic;
SIGNAL \gfx_instr_wr~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[0]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[1]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[2]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[3]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[4]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[5]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[6]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[7]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[8]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[9]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[10]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[11]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[12]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[13]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[14]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[15]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[16]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[17]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[18]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[19]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[20]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[21]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[22]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[23]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[24]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[25]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[26]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[27]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[28]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[29]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[30]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[31]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[32]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[33]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[34]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[35]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[36]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[37]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[38]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[39]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[40]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[41]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[42]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[43]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[44]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[45]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[46]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[47]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[48]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[49]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[50]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[51]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[52]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[53]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[54]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[55]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[56]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[57]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[58]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[59]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[60]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[61]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[62]~output_o\ : std_logic;
SIGNAL \emulated_gc_cntrl_state[63]~output_o\ : std_logic;
SIGNAL \gisc~output_o\ : std_logic;
SIGNAL \sw_reset~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~7_combout\ : std_logic;
SIGNAL \res_n~input_o\ : std_logic;
SIGNAL \res_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\ : std_logic;
SIGNAL \emulated_gc_data~input_o\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ : std_logic;
SIGNAL \rx~input_o\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|rx_sync_vector[1]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_int[7]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~11_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~13_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~15_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~17_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~21\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~23\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]~24_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]~25\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~26_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector8~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector10~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector10~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector4~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~7_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector3~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector3~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector1~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector9~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector9~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector6~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_int[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_int[5]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_int[4]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_int[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_int[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_int[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|uart_rx_rd~combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|write_address[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_new~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|full_int~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|wr_int~combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~18_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]~_wirecell_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~26_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~17_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~32_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~14_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~40_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~16_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~36_combout\ : std_logic;
SIGNAL \dbg_port_inst|Mux0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Mux0~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~20_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~28_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~21_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~30_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~19_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~38_combout\ : std_logic;
SIGNAL \dbg_port_inst|Mux0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|state.COMPLETE_ABORT~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|abort~q\ : std_logic;
SIGNAL \dbg_port_inst|Mux0~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~7_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|state~20_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|state~21_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|state~22_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|first_char~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|first_char~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|first_char~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[6]~28_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length~21_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length~16_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[0]~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[0]~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[0]~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|LessThan3~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|LessThan4~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[0]~12_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[0]~13_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[0]~14_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[0]~15_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~1\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~1\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[1]~7_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[1]~26_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[1]~11_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~3\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~1\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~3\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector15~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector15~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add4~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector15~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[2]~18_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[2]~19_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~3\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~5\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~5\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector14~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add4~1\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add4~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector14~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~7\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~7\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~5\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector13~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add4~3\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add4~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector13~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add4~5\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add4~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~7\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~9\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~9\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector12~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector12~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~11\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add2~12_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~9\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add1~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length~22_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~11\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add0~12_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length~27_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add4~7\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add4~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length~23_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length~24_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|current_length[6]~25_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector81~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|value[1]~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state~32_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_max_length[4]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector12~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector3~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.IDLE~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Add3~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector78~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector80~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state~31_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector3~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state.READ_OPERATION~q\ : std_logic;
SIGNAL \dbg_port_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_start~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector22~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_str[1][4]~q\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_start~q\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|state.COMPLETE~q\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|state.IDLE~q\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|idx[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Selector3~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|state~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|state~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|tx_wr~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|tx_wr~q\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|tx_wr~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|wr_int~combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector27~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector26~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector25~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~24\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[8]~25_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~11_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~13_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~15_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~17_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~19_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~21_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~23_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector3~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|Equal1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|uart_tx_wr~combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|first_digit_mask~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_width~7_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_width[2]~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_width[5]~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_width~7_wirecell_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_width[0]~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_width[0]~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_width~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_width~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Add0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector71~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[0]~11_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~7_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Add3~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|shift_amount[0]~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Add1~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Add1~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|shift_amount[2]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Add1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|shift_amount[3]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~q\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|state.COMPLETE~q\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|done~q\ : std_logic;
SIGNAL \dbg_port_inst|Selector6~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state.WAIT_HEX_WRITER~q\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|done~q\ : std_logic;
SIGNAL \dbg_port_inst|Selector10~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state.WAIT_PRINT_STR~q\ : std_logic;
SIGNAL \dbg_port_inst|Selector7~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector7~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector7~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector3~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_max_length[4]~7_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_max_length[4]~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_max_length[4]~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_max_length[4]~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_max_length[0]~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[31]~44_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_max_length[0]~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_max_length[0]~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_max_length[0]~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|LessThan11~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector16~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector18~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|LessThan11~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|LessThan11~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|LessThan11~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector7~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|expect_leading_space~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|expect_leading_space~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|expect_leading_space~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|state.CHECK_LENGTH~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector7~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|state.COMPLETE_ERROR~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|parse_error~q\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state~30_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state~35_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector8~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector8~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\ : std_logic;
SIGNAL \dbg_port_inst|write_address[3]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state~34_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector11~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state.PRINT_OK~q\ : std_logic;
SIGNAL \dbg_port_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector7~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector7~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector0~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state.IDLE~q\ : std_logic;
SIGNAL \dbg_port_inst|Selector7~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_rx_rd~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~15_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~34_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector79~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_max_length[4]~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|process_0~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|state.COMPLETE_DONE~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|done~q\ : std_logic;
SIGNAL \dbg_port_inst|Selector9~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|Mux4~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector9~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector9~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector9~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector9~7_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector9~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state.PRINT_ERROR~q\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state~33_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state.WAIT_READ~q\ : std_logic;
SIGNAL \dbg_port_inst|fsm_state.READ_COMMAND~q\ : std_logic;
SIGNAL \dbg_port_inst|Selector12~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_start~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|state.IDLE~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|value[1]~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector1~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|state.READ_CHAR~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|rx_rd~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|rx_rd~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector77~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector73~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector69~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector65~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector61~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector57~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector53~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector49~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector45~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector41~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector37~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector33~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector29~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector25~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector21~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[60]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|Equal20~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector74~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector70~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector66~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector62~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector58~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector54~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector50~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector46~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector42~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector38~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector34~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector30~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector26~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector22~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[59]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector75~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector71~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector67~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector63~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector59~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector55~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector51~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector47~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector43~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector39~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector35~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector31~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector27~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector23~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector76~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector72~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector68~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector64~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector60~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector56~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector52~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector48~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector44~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector40~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector36~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector32~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector28~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector24~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[57]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[54]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[53]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[52]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[51]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[49]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[47]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[46]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[45]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[43]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[42]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[39]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[36]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[32]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[28]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[25]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[24]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[21]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[20]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[18]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[11]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[2]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[6]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg~q\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[9]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[10]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[12]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[13]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[14]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[15]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[21]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[22]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|do_send~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|do_send~q\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~7_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[0]~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector71~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector70~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector69~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector68~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector67~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector66~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector65~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector64~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector63~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector62~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector61~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector60~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector59~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector58~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector57~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector56~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[16]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector55~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector54~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector53~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector52~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector51~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector50~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector49~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[23]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector48~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector47~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector46~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector45~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[27]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector44~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector43~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[29]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector42~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[30]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector41~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector40~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector39~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector38~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector37~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[35]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector36~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector35~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector34~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector33~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector32~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector31~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector30~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector29~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector28~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector27~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector26~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector25~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector24~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector23~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector22~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector21~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector20~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector19~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector18~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector17~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector16~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector15~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector14~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector13~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector12~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector11~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector10~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector9~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector8~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector7~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~13_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~12_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~14_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~9\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~11\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~16_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~17\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~18_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~19\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~20_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~21\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~22_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~23\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]~24_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]~25\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~26_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~22_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]~18\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[6]~19_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~23_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~8\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~10\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~11_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~12\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~13_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~14\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~15_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~16\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]~17_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_LOW~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ : std_logic;
SIGNAL \dbg_port_inst|Selector21~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_str[0][1]~q\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Mux7~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Mux7~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector65~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|first_digit_mask~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Equal0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector19~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[62]~feeder_combout\ : std_logic;
SIGNAL \hex7[6]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~49_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[60]~43_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[60]~46_combout\ : std_logic;
SIGNAL \hex7[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~53_combout\ : std_logic;
SIGNAL \ledr[14]~input_o\ : std_logic;
SIGNAL \hw_switches[14]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|Equal18~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Equal16~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|swic[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|swic[0]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~15_combout\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches[0]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[14]~14_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[12]~90_combout\ : std_logic;
SIGNAL \hex1[6]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[12]~92_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[12]~91_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~107_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~108_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~166_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[16]~162_combout\ : std_logic;
SIGNAL \ledr[6]~input_o\ : std_logic;
SIGNAL \hex0[6]~input_o\ : std_logic;
SIGNAL \hw_switches[6]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~7_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~129_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[6]~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~130_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~173_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[6]~feeder_combout\ : std_logic;
SIGNAL \ledg[6]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[8]~111_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[8]~112_combout\ : std_logic;
SIGNAL \hex0[2]~input_o\ : std_logic;
SIGNAL \ledr[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[3]~141_combout\ : std_logic;
SIGNAL \ledg[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[3]~144_combout\ : std_logic;
SIGNAL \hw_keys[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_keys~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|sw_keys[0]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|keys[2]~2_combout\ : std_logic;
SIGNAL \hw_switches[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[2]~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[3]~143_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~156_combout\ : std_logic;
SIGNAL \dbg_port_inst|Selector16~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~157_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[3]~142_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~158_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~159_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~160_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[3]~150_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[3]~174_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector61~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector57~0_combout\ : std_logic;
SIGNAL \ledr[10]~input_o\ : std_logic;
SIGNAL \hw_switches[10]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~11_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[10]~10_combout\ : std_logic;
SIGNAL \hex1[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~117_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~118_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~170_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector53~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector49~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Equal0~1_combout\ : std_logic;
SIGNAL \hex2[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~98_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[28]~31_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[28]~175_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector45~0_combout\ : std_logic;
SIGNAL \hex2[6]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~89_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector41~0_combout\ : std_logic;
SIGNAL \hex3[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~85_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector37~0_combout\ : std_logic;
SIGNAL \hex3[6]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~81_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector33~0_combout\ : std_logic;
SIGNAL \hex4[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~77_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector29~0_combout\ : std_logic;
SIGNAL \hex4[6]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~73_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector25~0_combout\ : std_logic;
SIGNAL \hex5[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~69_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector21~0_combout\ : std_logic;
SIGNAL \hex5[6]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~65_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector17~0_combout\ : std_logic;
SIGNAL \hex6[2]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~61_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector13~0_combout\ : std_logic;
SIGNAL \hex6[6]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~57_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector9~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector5~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|digit_to_write~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector20~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[61]~feeder_combout\ : std_logic;
SIGNAL \hex7[5]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~48_combout\ : std_logic;
SIGNAL \hex7[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~52_combout\ : std_logic;
SIGNAL \hex6[5]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~56_combout\ : std_logic;
SIGNAL \hex5[5]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~64_combout\ : std_logic;
SIGNAL \hex3[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~84_combout\ : std_logic;
SIGNAL \hex2[5]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~88_combout\ : std_logic;
SIGNAL \ledr[9]~input_o\ : std_logic;
SIGNAL \hw_switches[9]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~10_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[9]~9_combout\ : std_logic;
SIGNAL \hex1[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~115_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~116_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~169_combout\ : std_logic;
SIGNAL \hw_switches[5]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~6_combout\ : std_logic;
SIGNAL \hex0[5]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~127_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[5]~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~128_combout\ : std_logic;
SIGNAL \ledr[5]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~172_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[5]~feeder_combout\ : std_logic;
SIGNAL \ledg[5]~input_o\ : std_logic;
SIGNAL \ledr[1]~input_o\ : std_logic;
SIGNAL \hw_switches[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~2_combout\ : std_logic;
SIGNAL \hw_keys[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_keys~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|keys[1]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[1]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~151_combout\ : std_logic;
SIGNAL \ledg[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~152_combout\ : std_logic;
SIGNAL \hex0[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~153_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~154_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~155_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector62~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector58~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector54~0_combout\ : std_logic;
SIGNAL \ledr[13]~input_o\ : std_logic;
SIGNAL \hw_switches[13]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~14_combout\ : std_logic;
SIGNAL \hex1[5]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~105_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[13]~13_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~106_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~165_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector50~0_combout\ : std_logic;
SIGNAL \ledr[17]~input_o\ : std_logic;
SIGNAL \hw_switches[17]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~18_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[17]~17_combout\ : std_logic;
SIGNAL \hex2[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~96_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~97_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~163_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector46~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector42~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector38~0_combout\ : std_logic;
SIGNAL \hex3[5]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~80_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector34~0_combout\ : std_logic;
SIGNAL \hex4[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~76_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector30~0_combout\ : std_logic;
SIGNAL \hex4[5]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~72_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector26~0_combout\ : std_logic;
SIGNAL \hex5[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~68_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector22~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector18~0_combout\ : std_logic;
SIGNAL \hex6[1]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~60_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector14~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector10~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector6~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector2~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector66~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|digit_to_write~1_combout\ : std_logic;
SIGNAL \hex7[3]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~51_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~55_combout\ : std_logic;
SIGNAL \hex6[3]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~59_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~63_combout\ : std_logic;
SIGNAL \hex5[3]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~67_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~71_combout\ : std_logic;
SIGNAL \hex4[3]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~75_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~79_combout\ : std_logic;
SIGNAL \hex3[3]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~83_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~87_combout\ : std_logic;
SIGNAL \hex2[3]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~95_combout\ : std_logic;
SIGNAL \ledr[15]~input_o\ : std_logic;
SIGNAL \hw_switches[15]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~16_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~101_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[15]~15_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~102_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~103_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[15]~104_combout\ : std_logic;
SIGNAL \ledr[11]~input_o\ : std_logic;
SIGNAL \hex1[3]~input_o\ : std_logic;
SIGNAL \hw_switches[11]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~12_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~113_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[11]~11_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~114_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~168_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~125_combout\ : std_logic;
SIGNAL \ledg[7]~input_o\ : std_logic;
SIGNAL \hw_switches[7]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~8_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[7]~7_combout\ : std_logic;
SIGNAL \ledr[7]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[7]~121_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[7]~122_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[7]~123_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[7]~124_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[7]~126_combout\ : std_logic;
SIGNAL \hw_keys[3]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_keys~4_combout\ : std_logic;
SIGNAL \ledg[3]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|keys[3]~3_combout\ : std_logic;
SIGNAL \hw_switches[3]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[3]~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~145_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~146_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~147_combout\ : std_logic;
SIGNAL \hex0[3]~input_o\ : std_logic;
SIGNAL \ledr[3]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~148_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~149_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector60~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector56~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector52~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector48~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector44~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector40~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector36~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector32~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector28~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector24~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector20~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector16~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector12~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector8~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector4~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|Selector18~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_state_intern[63]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~47_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector64~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \hex6[0]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~58_combout\ : std_logic;
SIGNAL \hex5[4]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~62_combout\ : std_logic;
SIGNAL \hex5[0]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~66_combout\ : std_logic;
SIGNAL \hex4[4]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~70_combout\ : std_logic;
SIGNAL \ledr[12]~input_o\ : std_logic;
SIGNAL \hw_switches[12]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~13_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[12]~12_combout\ : std_logic;
SIGNAL \hex1[4]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~99_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~100_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~164_combout\ : std_logic;
SIGNAL \ledr[8]~input_o\ : std_logic;
SIGNAL \hw_switches[8]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~9_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[8]~8_combout\ : std_logic;
SIGNAL \hex1[0]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~109_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~110_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~167_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[8]~feeder_combout\ : std_logic;
SIGNAL \ledg[8]~input_o\ : std_logic;
SIGNAL \ledr[4]~input_o\ : std_logic;
SIGNAL \hex0[4]~input_o\ : std_logic;
SIGNAL \hw_switches[4]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~119_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[4]~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~120_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~171_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[4]~feeder_combout\ : std_logic;
SIGNAL \ledg[4]~input_o\ : std_logic;
SIGNAL \ledg[0]~input_o\ : std_logic;
SIGNAL \ledr[0]~input_o\ : std_logic;
SIGNAL \hw_switches[0]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[0]~0_combout\ : std_logic;
SIGNAL \hw_keys[0]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_keys~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|keys[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~131_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~132_combout\ : std_logic;
SIGNAL \dbg_port_inst|Equal22~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|sw_reset_intern[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gisc_intern[0]~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|Equal21~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|Equal19~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gisc_intern[0]~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gisc_intern[0]~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~7_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~137_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~138_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~135_combout\ : std_logic;
SIGNAL \hex0[0]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~133_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address[0]~0_combout\ : std_logic;
SIGNAL \gfx_instr_full~input_o\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_input_wr~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_input_wr~q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|rd~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int~q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_int~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~134_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~136_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~139_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value[0]~140_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector63~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector59~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector55~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector51~0_combout\ : std_logic;
SIGNAL \ledr[16]~input_o\ : std_logic;
SIGNAL \hw_switches[16]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|sw_switches~17_combout\ : std_logic;
SIGNAL \dbg_port_inst|switches[16]~16_combout\ : std_logic;
SIGNAL \hex2[0]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~93_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~94_combout\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~161_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector47~0_combout\ : std_logic;
SIGNAL \hex2[4]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~86_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector43~0_combout\ : std_logic;
SIGNAL \hex3[0]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~82_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector39~0_combout\ : std_logic;
SIGNAL \hex3[4]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~78_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector35~0_combout\ : std_logic;
SIGNAL \hex4[0]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~74_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector31~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector27~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector23~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector19~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector15~0_combout\ : std_logic;
SIGNAL \hex6[4]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~54_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector11~0_combout\ : std_logic;
SIGNAL \hex7[0]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~50_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector7~0_combout\ : std_logic;
SIGNAL \hex7[4]~input_o\ : std_logic;
SIGNAL \dbg_port_inst|hex_writer_value~45_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector3~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|first_digit_mask[0]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector89~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|uart_tx_data[0]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]~_wirecell_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Mux6~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Mux6~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|digit_to_write~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector88~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|tx_data[1]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|uart_tx_data[1]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Mux5~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector87~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|uart_tx_data[2]~2_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Mux4~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Mux4~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector86~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|tx_data[3]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|uart_tx_data[3]~3_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector85~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Mux3~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|uart_tx_data[4]~4_combout\ : std_logic;
SIGNAL \dbg_port_inst|str_writer_inst|Mux1~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|tx_data[5]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|uart_tx_data[5]~5_combout\ : std_logic;
SIGNAL \dbg_port_inst|ci_hex_writer_inst|Selector83~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|uart_tx_data[6]~6_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~41_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[7]~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~20_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~40_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector18~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~38_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector19~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~36_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector20~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~34_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector21~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~32_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector22~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~28_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector23~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14_q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~26_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector24~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~0_combout\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~1_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~68_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~52_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~36_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~20_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~150_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~151_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~116feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~116_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~100_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~84_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~148_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~132_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~149_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~152_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~101_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~85_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~153_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~133_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~117feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~117_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~154_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~69_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~37_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~53_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~21_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~155_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~156_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~157_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~70_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~54feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~54_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~22_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~160_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~38_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~161_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~118feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~118_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~102feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~102_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~86_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~158_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~134_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~159_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~162_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~71feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~71_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~55feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~55_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~23_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~165_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~39_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~166_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~103_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~87_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~163_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~135_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~119_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~164_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~167_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~56_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~24_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~170_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~72_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~40_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~171_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~104_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~88_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~168_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~136_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~120_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~169_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~172_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~57_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~25_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~175_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~73feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~73_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~41_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~176_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~121feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~121_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~105feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~105_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~89_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~173_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~137_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~174_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~177_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~106_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~90_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~178_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~138_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~122_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~179_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~74feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~74_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~58feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~58_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~26_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~180_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~42_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~181_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~182_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~123feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~123_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~107feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~107_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~91_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~183_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~139_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~184_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~27_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~59_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~185_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~75feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~75_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~43_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~186_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~187_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~108_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~92_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~188_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~140_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~124feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~124_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~189_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~76_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~44_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~28_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~60_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~190_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~191_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~192_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~109_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~93_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~193_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~141_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~125feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~125_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~194_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~77feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~77_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~45_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~61_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~29_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~195_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~196_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~197_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~62_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~30_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~200_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~46_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~78_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~201_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~110_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~94_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~198_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~142_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~126feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~126_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~199_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~202_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~111_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~95_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~203_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~143_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~127feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~127_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~204_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~31_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~63_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~205_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~79feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~79_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~47_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~206_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~207_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~64_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~32_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~210_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~48_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~80_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~211_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~128_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~112_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~96_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~208_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~144_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~209_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~212_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~81_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~33_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~65_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~215_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~49_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~216_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~113_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~97_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~213_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~129feeder_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~129_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~145_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~214_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~217_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~130_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~114_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~98_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~218_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~146_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~219_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~82_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~50_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~34_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~66_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~220_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~221_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~222_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~35_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~67_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~225_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~51_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~83_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~226_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~115_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~99_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~223_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~147_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~131_q\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~224_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~227_combout\ : std_logic;
SIGNAL \dbg_port_inst|gfx_instr_rd_ack~combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|str_writer_inst|idx\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_port_inst|ci_hex_writer_inst|value_buffer\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\ : std_logic_vector(1 TO 2);
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|str_writer_inst|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\ : std_logic_vector(0 TO 24);
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_int\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\ : std_logic_vector(0 TO 24);
SIGNAL \dbg_port_inst|hex_reader_max_length\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \dbg_port_inst|hex_reader_inst|current_length\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|rx_sync_vector\ : std_logic_vector(1 TO 2);
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dbg_port_inst|hex_writer_width\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \dbg_port_inst|ci_hex_writer_inst|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_port_inst|hex_reader_inst|value\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_port_inst|ci_hex_writer_inst|shift_amount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|hex_writer_value\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dbg_port_inst|sw_keys\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \dbg_port_inst|sw_switches\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_port_inst|swic\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \dbg_port_inst|gc_cntrl_state_intern\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \dbg_port_inst|gisc_intern\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dbg_port_inst|sw_reset_intern\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dbg_port_inst|write_address\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dbg_port_inst|ALT_INV_fsm_state.WRITE_OPERATION_READ_DATA~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|ALT_INV_done~q\ : std_logic;
SIGNAL \dbg_port_inst|ALT_INV_sw_reset_intern\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dbg_port_inst|hex_reader_inst|ALT_INV_value\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \dbg_port_inst|serial_port_inst|receiver_fifo|ALT_INV_rd_int~combout\ : std_logic;
SIGNAL \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|ALT_INV_state.SEND_LOW~q\ : std_logic;
SIGNAL \dbg_port_inst|ALT_INV_fsm_state.WRITE_OPERATION_READ_ADDRESS~q\ : std_logic;
SIGNAL \dbg_port_inst|hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\ : std_logic;
SIGNAL \dbg_port_inst|serial_port_inst|transmitter_fifo|ALT_INV_rd_int~combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_res_n <= res_n;
ww_rx <= rx;
tx <= ww_tx;
ww_hw_switches <= hw_switches;
ww_hw_keys <= hw_keys;
switches <= ww_switches;
keys <= ww_keys;
ww_ledr <= ledr;
ww_ledg <= ledg;
gfx_instr <= ww_gfx_instr;
gfx_instr_wr <= ww_gfx_instr_wr;
ww_gfx_instr_full <= gfx_instr_full;
ww_hex0 <= hex0;
ww_hex1 <= hex1;
ww_hex2 <= hex2;
ww_hex3 <= hex3;
ww_hex4 <= hex4;
ww_hex5 <= hex5;
ww_hex6 <= hex6;
ww_hex7 <= hex7;
emulated_gc_cntrl_state <= ww_emulated_gc_cntrl_state;
gisc <= ww_gisc;
sw_reset <= ww_sw_reset;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \dbg_port_inst|uart_tx_data[6]~6_combout\ & \dbg_port_inst|uart_tx_data[5]~5_combout\ & \dbg_port_inst|uart_tx_data[4]~4_combout\ & \dbg_port_inst|uart_tx_data[3]~3_combout\ & 
\dbg_port_inst|uart_tx_data[2]~2_combout\ & \dbg_port_inst|uart_tx_data[1]~1_combout\ & \dbg_port_inst|uart_tx_data[0]~0_combout\);

\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(3) & 
\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2) & \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1) & \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0));

\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\ & \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\ & 
\dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\ & \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]~_wirecell_combout\);

\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\ <= \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\ <= \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\ <= \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\ <= \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\ <= \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\ <= \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ <= \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(7) & \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(6) & \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(5) & 
\dbg_port_inst|serial_port_inst|receiver_inst|data_out\(4) & \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(3) & \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(2) & \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(1) & 
\dbg_port_inst|serial_port_inst|receiver_inst|data_out\(0));

\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(3) & \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2) & 
\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1) & \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0));

\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\dbg_port_inst|serial_port_inst|receiver_fifo|Add0~2_combout\ & \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~1_combout\ & 
\dbg_port_inst|serial_port_inst|receiver_fifo|Add0~0_combout\ & \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]~_wirecell_combout\);

\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\ <= \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\ <= \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\ <= \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\ <= \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\ <= \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\ <= \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ <= \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\res_n~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \res_n~input_o\);
\dbg_port_inst|ALT_INV_fsm_state.WRITE_OPERATION_READ_DATA~q\ <= NOT \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\;
\dbg_port_inst|hex_reader_inst|ALT_INV_done~q\ <= NOT \dbg_port_inst|hex_reader_inst|done~q\;
\dbg_port_inst|ALT_INV_sw_reset_intern\(0) <= NOT \dbg_port_inst|sw_reset_intern\(0);
\dbg_port_inst|hex_reader_inst|ALT_INV_value\(0) <= NOT \dbg_port_inst|hex_reader_inst|value\(0);
\dbg_port_inst|serial_port_inst|receiver_fifo|ALT_INV_rd_int~combout\ <= NOT \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\;
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|ALT_INV_state.SEND_LOW~q\ <= NOT \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_LOW~q\;
\dbg_port_inst|ALT_INV_fsm_state.WRITE_OPERATION_READ_ADDRESS~q\ <= NOT \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\;
\dbg_port_inst|hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\ <= NOT \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\;
\dbg_port_inst|serial_port_inst|transmitter_fifo|ALT_INV_rd_int~combout\ <= NOT \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X115_Y41_N9
\emulated_gc_data~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|ALT_INV_state.SEND_LOW~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \emulated_gc_data~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\tx~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~1_combout\,
	devoe => ww_devoe,
	o => \tx~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\switches[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[0]~0_combout\,
	devoe => ww_devoe,
	o => \switches[0]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\switches[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[1]~1_combout\,
	devoe => ww_devoe,
	o => \switches[1]~output_o\);

-- Location: IOOBUF_X38_Y73_N23
\switches[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[2]~2_combout\,
	devoe => ww_devoe,
	o => \switches[2]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\switches[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[3]~3_combout\,
	devoe => ww_devoe,
	o => \switches[3]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\switches[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[4]~4_combout\,
	devoe => ww_devoe,
	o => \switches[4]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\switches[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[5]~5_combout\,
	devoe => ww_devoe,
	o => \switches[5]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\switches[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[6]~6_combout\,
	devoe => ww_devoe,
	o => \switches[6]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\switches[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[7]~7_combout\,
	devoe => ww_devoe,
	o => \switches[7]~output_o\);

-- Location: IOOBUF_X115_Y62_N23
\switches[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[8]~8_combout\,
	devoe => ww_devoe,
	o => \switches[8]~output_o\);

-- Location: IOOBUF_X115_Y51_N2
\switches[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[9]~9_combout\,
	devoe => ww_devoe,
	o => \switches[9]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\switches[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[10]~10_combout\,
	devoe => ww_devoe,
	o => \switches[10]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\switches[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[11]~11_combout\,
	devoe => ww_devoe,
	o => \switches[11]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\switches[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[12]~12_combout\,
	devoe => ww_devoe,
	o => \switches[12]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\switches[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[13]~13_combout\,
	devoe => ww_devoe,
	o => \switches[13]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\switches[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[14]~14_combout\,
	devoe => ww_devoe,
	o => \switches[14]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\switches[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[15]~15_combout\,
	devoe => ww_devoe,
	o => \switches[15]~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\switches[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[16]~16_combout\,
	devoe => ww_devoe,
	o => \switches[16]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\switches[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|switches[17]~17_combout\,
	devoe => ww_devoe,
	o => \switches[17]~output_o\);

-- Location: IOOBUF_X45_Y73_N2
\keys[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|keys[0]~0_combout\,
	devoe => ww_devoe,
	o => \keys[0]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\keys[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|keys[1]~1_combout\,
	devoe => ww_devoe,
	o => \keys[1]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\keys[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|keys[2]~2_combout\,
	devoe => ww_devoe,
	o => \keys[2]~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\keys[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|keys[3]~3_combout\,
	devoe => ww_devoe,
	o => \keys[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\gfx_instr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(0),
	devoe => ww_devoe,
	o => \gfx_instr[0]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\gfx_instr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(1),
	devoe => ww_devoe,
	o => \gfx_instr[1]~output_o\);

-- Location: IOOBUF_X87_Y73_N23
\gfx_instr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(2),
	devoe => ww_devoe,
	o => \gfx_instr[2]~output_o\);

-- Location: IOOBUF_X115_Y52_N9
\gfx_instr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(3),
	devoe => ww_devoe,
	o => \gfx_instr[3]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\gfx_instr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(4),
	devoe => ww_devoe,
	o => \gfx_instr[4]~output_o\);

-- Location: IOOBUF_X81_Y73_N9
\gfx_instr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(5),
	devoe => ww_devoe,
	o => \gfx_instr[5]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\gfx_instr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(6),
	devoe => ww_devoe,
	o => \gfx_instr[6]~output_o\);

-- Location: IOOBUF_X79_Y73_N9
\gfx_instr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(7),
	devoe => ww_devoe,
	o => \gfx_instr[7]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\gfx_instr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(8),
	devoe => ww_devoe,
	o => \gfx_instr[8]~output_o\);

-- Location: IOOBUF_X96_Y73_N16
\gfx_instr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(9),
	devoe => ww_devoe,
	o => \gfx_instr[9]~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\gfx_instr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(10),
	devoe => ww_devoe,
	o => \gfx_instr[10]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\gfx_instr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(11),
	devoe => ww_devoe,
	o => \gfx_instr[11]~output_o\);

-- Location: IOOBUF_X96_Y73_N23
\gfx_instr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(12),
	devoe => ww_devoe,
	o => \gfx_instr[12]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\gfx_instr[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(13),
	devoe => ww_devoe,
	o => \gfx_instr[13]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\gfx_instr[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(14),
	devoe => ww_devoe,
	o => \gfx_instr[14]~output_o\);

-- Location: IOOBUF_X98_Y73_N16
\gfx_instr[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(15),
	devoe => ww_devoe,
	o => \gfx_instr[15]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\gfx_instr_wr~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gfx_instr_rd_ack~combout\,
	devoe => ww_devoe,
	o => \gfx_instr_wr~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\emulated_gc_cntrl_state[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(0),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[0]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\emulated_gc_cntrl_state[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(1),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[1]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\emulated_gc_cntrl_state[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(2),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[2]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\emulated_gc_cntrl_state[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(3),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[3]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\emulated_gc_cntrl_state[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(4),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[4]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\emulated_gc_cntrl_state[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(5),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[5]~output_o\);

-- Location: IOOBUF_X0_Y50_N16
\emulated_gc_cntrl_state[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(6),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[6]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\emulated_gc_cntrl_state[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(7),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[7]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\emulated_gc_cntrl_state[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(8),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[8]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\emulated_gc_cntrl_state[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(9),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[9]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\emulated_gc_cntrl_state[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(10),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[10]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\emulated_gc_cntrl_state[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(11),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[11]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\emulated_gc_cntrl_state[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(12),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[12]~output_o\);

-- Location: IOOBUF_X85_Y73_N16
\emulated_gc_cntrl_state[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(13),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[13]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\emulated_gc_cntrl_state[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(14),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[14]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\emulated_gc_cntrl_state[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(15),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[15]~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\emulated_gc_cntrl_state[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(16),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[16]~output_o\);

-- Location: IOOBUF_X0_Y45_N23
\emulated_gc_cntrl_state[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(17),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[17]~output_o\);

-- Location: IOOBUF_X115_Y47_N16
\emulated_gc_cntrl_state[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(18),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[18]~output_o\);

-- Location: IOOBUF_X115_Y50_N9
\emulated_gc_cntrl_state[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(19),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[19]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\emulated_gc_cntrl_state[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(20),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[20]~output_o\);

-- Location: IOOBUF_X115_Y48_N2
\emulated_gc_cntrl_state[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(21),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[21]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\emulated_gc_cntrl_state[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(22),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[22]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\emulated_gc_cntrl_state[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(23),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[23]~output_o\);

-- Location: IOOBUF_X115_Y45_N16
\emulated_gc_cntrl_state[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(24),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[24]~output_o\);

-- Location: IOOBUF_X115_Y52_N2
\emulated_gc_cntrl_state[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(25),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[25]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\emulated_gc_cntrl_state[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(26),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[26]~output_o\);

-- Location: IOOBUF_X115_Y51_N9
\emulated_gc_cntrl_state[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(27),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[27]~output_o\);

-- Location: IOOBUF_X89_Y73_N16
\emulated_gc_cntrl_state[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(28),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[28]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\emulated_gc_cntrl_state[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(29),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[29]~output_o\);

-- Location: IOOBUF_X115_Y48_N9
\emulated_gc_cntrl_state[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(30),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[30]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\emulated_gc_cntrl_state[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(31),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[31]~output_o\);

-- Location: IOOBUF_X115_Y53_N16
\emulated_gc_cntrl_state[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(32),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[32]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\emulated_gc_cntrl_state[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(33),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[33]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\emulated_gc_cntrl_state[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(34),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[34]~output_o\);

-- Location: IOOBUF_X115_Y40_N9
\emulated_gc_cntrl_state[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(35),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[35]~output_o\);

-- Location: IOOBUF_X115_Y43_N9
\emulated_gc_cntrl_state[36]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(36),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[36]~output_o\);

-- Location: IOOBUF_X115_Y46_N9
\emulated_gc_cntrl_state[37]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(37),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[37]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\emulated_gc_cntrl_state[38]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(38),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[38]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\emulated_gc_cntrl_state[39]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(39),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[39]~output_o\);

-- Location: IOOBUF_X115_Y47_N23
\emulated_gc_cntrl_state[40]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(40),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[40]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\emulated_gc_cntrl_state[41]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(41),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[41]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\emulated_gc_cntrl_state[42]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(42),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[42]~output_o\);

-- Location: IOOBUF_X115_Y27_N9
\emulated_gc_cntrl_state[43]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(43),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[43]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\emulated_gc_cntrl_state[44]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(44),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[44]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\emulated_gc_cntrl_state[45]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(45),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[45]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\emulated_gc_cntrl_state[46]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(46),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[46]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\emulated_gc_cntrl_state[47]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(47),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[47]~output_o\);

-- Location: IOOBUF_X115_Y28_N2
\emulated_gc_cntrl_state[48]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(48),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[48]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\emulated_gc_cntrl_state[49]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(49),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[49]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\emulated_gc_cntrl_state[50]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(50),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[50]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\emulated_gc_cntrl_state[51]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(51),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[51]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\emulated_gc_cntrl_state[52]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(52),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[52]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\emulated_gc_cntrl_state[53]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(53),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[53]~output_o\);

-- Location: IOOBUF_X115_Y32_N2
\emulated_gc_cntrl_state[54]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(54),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[54]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\emulated_gc_cntrl_state[55]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[55]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\emulated_gc_cntrl_state[56]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(56),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[56]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\emulated_gc_cntrl_state[57]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(57),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[57]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\emulated_gc_cntrl_state[58]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(58),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[58]~output_o\);

-- Location: IOOBUF_X115_Y35_N16
\emulated_gc_cntrl_state[59]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(59),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[59]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\emulated_gc_cntrl_state[60]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gc_cntrl_state_intern\(60),
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[60]~output_o\);

-- Location: IOOBUF_X115_Y57_N16
\emulated_gc_cntrl_state[61]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[61]~output_o\);

-- Location: IOOBUF_X107_Y0_N2
\emulated_gc_cntrl_state[62]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[62]~output_o\);

-- Location: IOOBUF_X115_Y65_N23
\emulated_gc_cntrl_state[63]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \emulated_gc_cntrl_state[63]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\gisc~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|gisc_intern\(0),
	devoe => ww_devoe,
	o => \gisc~output_o\);

-- Location: IOOBUF_X45_Y73_N9
\sw_reset~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dbg_port_inst|ALT_INV_sw_reset_intern\(0),
	devoe => ww_devoe,
	o => \sw_reset~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X74_Y41_N8
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~7_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(0) $ (VCC)
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~8\ = CARRY(\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(0),
	datad => VCC,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~7_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~8\);

-- Location: IOIBUF_X0_Y36_N22
\res_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_res_n,
	o => \res_n~input_o\);

-- Location: CLKCTRL_G3
\res_n~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \res_n~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \res_n~inputclkctrl_outclk\);

-- Location: LCCOMB_X72_Y40_N14
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~8_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(0) $ (VCC)
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~9\ = CARRY(\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(0),
	datad => VCC,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~8_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~9\);

-- Location: LCCOMB_X72_Y40_N0
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~0_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(4) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(1) & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6) & 
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(4),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(1),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~0_combout\);

-- Location: LCCOMB_X72_Y40_N10
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~1_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~1_combout\ & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3) & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(0) & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~1_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(0),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~1_combout\);

-- Location: LCCOMB_X72_Y40_N2
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~0_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5) & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(7) & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(7),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~0_combout\);

-- Location: LCCOMB_X72_Y40_N8
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(4) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(0) & 
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(4),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(0),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(1),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~0_combout\);

-- Location: LCCOMB_X73_Y40_N0
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~0_combout\ & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6) & 
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\);

-- Location: IOIBUF_X115_Y41_N8
\emulated_gc_data~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => emulated_gc_data,
	o => \emulated_gc_data~input_o\);

-- Location: FF_X73_Y41_N15
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \emulated_gc_data~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(1));

-- Location: FF_X73_Y41_N31
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2));

-- Location: FF_X73_Y41_N25
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2),
	sload => VCC,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\);

-- Location: LCCOMB_X73_Y41_N4
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\) # 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\ & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\);

-- Location: LCCOMB_X72_Y41_N30
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector4~0_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1_combout\ & 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\)) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1_combout\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector4~0_combout\);

-- Location: FF_X72_Y41_N31
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector4~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\);

-- Location: IOIBUF_X115_Y40_N1
\rx~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rx,
	o => \rx~input_o\);

-- Location: LCCOMB_X66_Y40_N30
\dbg_port_inst|serial_port_inst|rx_sync_vector[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|rx_sync_vector[1]~0_combout\ = !\rx~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rx~input_o\,
	combout => \dbg_port_inst|serial_port_inst|rx_sync_vector[1]~0_combout\);

-- Location: FF_X66_Y40_N31
\dbg_port_inst|serial_port_inst|rx_sync_vector[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|rx_sync_vector[1]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|rx_sync_vector\(1));

-- Location: FF_X66_Y40_N19
\dbg_port_inst|serial_port_inst|rx_sync_vector[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|rx_sync_vector\(1),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|rx_sync_vector\(2));

-- Location: LCCOMB_X65_Y37_N12
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_int[7]~1_combout\ = !\dbg_port_inst|serial_port_inst|rx_sync_vector\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|rx_sync_vector\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[7]~1_combout\);

-- Location: LCCOMB_X67_Y40_N14
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~9_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(0) $ (VCC)
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\ = CARRY(\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(0),
	datad => VCC,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~9_combout\,
	cout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\);

-- Location: LCCOMB_X66_Y40_N16
\dbg_port_inst|serial_port_inst|receiver_inst|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\) # ((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\) # 
-- (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\);

-- Location: LCCOMB_X66_Y40_N12
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\ & (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & \res_n~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datac => \res_n~input_o\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\);

-- Location: FF_X67_Y40_N15
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~9_combout\,
	sclr => \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(0));

-- Location: LCCOMB_X67_Y40_N16
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~11_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(1) & (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\)) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(1) & ((\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\) # (GND)))
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\ = CARRY((!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\) # (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(1),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[0]~10\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~11_combout\,
	cout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\);

-- Location: FF_X67_Y40_N17
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~11_combout\,
	sclr => \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(1));

-- Location: LCCOMB_X67_Y40_N18
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~13_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(2) & (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\ $ (GND))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(2) & (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\ & VCC))
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\ = CARRY((\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(2) & !\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(2),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[1]~12\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~13_combout\,
	cout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\);

-- Location: FF_X67_Y40_N19
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~13_combout\,
	sclr => \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(2));

-- Location: LCCOMB_X67_Y40_N20
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~15_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(3) & (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\)) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(3) & ((\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\) # (GND)))
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\ = CARRY((!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\) # (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(3),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[2]~14\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~15_combout\,
	cout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\);

-- Location: FF_X67_Y40_N21
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~15_combout\,
	sclr => \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(3));

-- Location: LCCOMB_X67_Y40_N22
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~17_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(4) & (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\ $ (GND))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(4) & (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\ & VCC))
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\ = CARRY((\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(4) & !\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(4),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[3]~16\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~17_combout\,
	cout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\);

-- Location: FF_X67_Y40_N23
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~17_combout\,
	sclr => \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(4));

-- Location: LCCOMB_X67_Y40_N24
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(5) & (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\)) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(5) & ((\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\) # (GND)))
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~21\ = CARRY((!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\) # (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(5),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[4]~18\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20_combout\,
	cout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~21\);

-- Location: FF_X67_Y40_N25
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~20_combout\,
	sclr => \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(5));

-- Location: LCCOMB_X67_Y40_N26
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(6) & (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~21\ $ (GND))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(6) & (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~21\ & VCC))
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~23\ = CARRY((\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(6) & !\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(6),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[5]~21\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22_combout\,
	cout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~23\);

-- Location: FF_X67_Y40_N27
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~22_combout\,
	sclr => \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(6));

-- Location: LCCOMB_X67_Y40_N28
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]~24_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(7) & (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~23\)) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(7) & ((\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~23\) # (GND)))
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]~25\ = CARRY((!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~23\) # (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(7),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[6]~23\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]~24_combout\,
	cout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]~25\);

-- Location: FF_X67_Y40_N29
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]~24_combout\,
	sclr => \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(7));

-- Location: LCCOMB_X67_Y40_N10
\dbg_port_inst|serial_port_inst|receiver_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(4) & (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(7) & (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(0) & 
-- !\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(4),
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(7),
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(3),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~0_combout\);

-- Location: LCCOMB_X67_Y40_N30
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~26_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(8) $ (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(8),
	cin => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[7]~25\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~26_combout\);

-- Location: FF_X67_Y40_N31
\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~26_combout\,
	sclr => \dbg_port_inst|serial_port_inst|receiver_inst|WideOr2~combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt[8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(8));

-- Location: LCCOMB_X67_Y40_N12
\dbg_port_inst|serial_port_inst|receiver_inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~1_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(2) & (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(1) & (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(6) & 
-- \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(2),
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(6),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(5),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~1_combout\);

-- Location: LCCOMB_X67_Y40_N8
\dbg_port_inst|serial_port_inst|receiver_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector7~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|Equal1~0_combout\ & (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\ & 
-- (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(8) & \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(8),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~1_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector7~0_combout\);

-- Location: FF_X67_Y40_N9
\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector7~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\);

-- Location: LCCOMB_X67_Y40_N2
\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~3_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(2) & (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(1) & (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(0) & 
-- !\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(2),
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(5),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~3_combout\);

-- Location: LCCOMB_X65_Y40_N24
\dbg_port_inst|serial_port_inst|receiver_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector8~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|Selector6~0_combout\) # ((\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2) & 
-- ((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\) # (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Selector6~0_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector8~0_combout\);

-- Location: FF_X65_Y40_N25
\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector8~0_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2));

-- Location: LCCOMB_X65_Y40_N12
\dbg_port_inst|serial_port_inst|receiver_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector10~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (((\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(1) & 
-- \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2))) # (!\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(1),
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector10~0_combout\);

-- Location: LCCOMB_X65_Y40_N28
\dbg_port_inst|serial_port_inst|receiver_inst|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector10~1_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|Selector10~0_combout\) # ((!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\ & 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Selector10~0_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector10~1_combout\);

-- Location: FF_X65_Y40_N29
\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector10~1_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0));

-- Location: LCCOMB_X65_Y40_N16
\dbg_port_inst|serial_port_inst|receiver_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector4~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (((!\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2)) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0))) # (!\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(1),
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector4~0_combout\);

-- Location: LCCOMB_X67_Y40_N6
\dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|Equal1~0_combout\ & (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(8) & 
-- \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~0_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(8),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~1_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\);

-- Location: LCCOMB_X65_Y40_N22
\dbg_port_inst|serial_port_inst|receiver_inst|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector4~1_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\) # ((\dbg_port_inst|serial_port_inst|receiver_inst|Selector4~0_combout\) # 
-- ((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\ & !\dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|Selector4~0_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector4~1_combout\);

-- Location: FF_X65_Y40_N23
\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector4~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\);

-- Location: LCCOMB_X65_Y40_N14
\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~5_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\ & ((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\) # 
-- (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~5_combout\);

-- Location: LCCOMB_X66_Y40_N14
\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~6_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\ & (!\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~4_combout\ & 
-- ((!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\) # (!\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~5_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~4_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~6_combout\);

-- Location: LCCOMB_X66_Y40_N8
\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~7_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~6_combout\ & (((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\) # 
-- (\dbg_port_inst|serial_port_inst|rx_sync_vector\(2))))) # (!\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~6_combout\ & (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\ & 
-- ((\dbg_port_inst|serial_port_inst|rx_sync_vector\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~6_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\,
	datad => \dbg_port_inst|serial_port_inst|rx_sync_vector\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~7_combout\);

-- Location: LCCOMB_X66_Y40_N28
\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~8_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~7_combout\ & 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & !\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~7_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~8_combout\);

-- Location: FF_X66_Y40_N29
\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~8_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\);

-- Location: LCCOMB_X67_Y40_N0
\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~2_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\ & (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(7) & 
-- (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(4) & !\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.GOTO_MIDDLE_OF_START_BIT~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(7),
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(4),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(3),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~2_combout\);

-- Location: LCCOMB_X67_Y40_N4
\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~4_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(8) & (\dbg_port_inst|serial_port_inst|receiver_inst|Selector2~3_combout\ & 
-- (\dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(6) & \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(8),
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~3_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|clk_cnt\(6),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~4_combout\);

-- Location: LCCOMB_X66_Y40_N6
\dbg_port_inst|serial_port_inst|receiver_inst|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector3~3_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\ & \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Selector2~4_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector3~3_combout\);

-- Location: FF_X66_Y40_N7
\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector3~3_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\);

-- Location: LCCOMB_X66_Y40_N24
\dbg_port_inst|serial_port_inst|receiver_inst|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector3~2_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & !\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_START_BIT~q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector3~2_combout\);

-- Location: LCCOMB_X66_Y40_N26
\dbg_port_inst|serial_port_inst|receiver_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector0~0_combout\ = ((!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & ((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|Selector3~2_combout\)))) # (!\dbg_port_inst|serial_port_inst|rx_sync_vector\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|Selector3~2_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\,
	datad => \dbg_port_inst|serial_port_inst|rx_sync_vector\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector0~0_combout\);

-- Location: FF_X66_Y40_N27
\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector0~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\);

-- Location: LCCOMB_X66_Y40_N10
\dbg_port_inst|serial_port_inst|receiver_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector1~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\ & (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\ & 
-- ((!\dbg_port_inst|serial_port_inst|rx_sync_vector\(2))))) # (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\ & (((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\ & 
-- !\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\)) # (!\dbg_port_inst|serial_port_inst|rx_sync_vector\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.IDLE~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|rx_sync_vector\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector1~0_combout\);

-- Location: LCCOMB_X66_Y40_N20
\dbg_port_inst|serial_port_inst|receiver_inst|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector1~1_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|Selector1~0_combout\ & ((\dbg_port_inst|serial_port_inst|receiver_inst|Selector3~2_combout\) # 
-- ((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & !\dbg_port_inst|serial_port_inst|rx_sync_vector\(2))))) # (!\dbg_port_inst|serial_port_inst|receiver_inst|Selector1~0_combout\ & 
-- (((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & !\dbg_port_inst|serial_port_inst|rx_sync_vector\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|Selector1~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|Selector3~2_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|rx_sync_vector\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector1~1_combout\);

-- Location: FF_X66_Y40_N21
\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector1~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\);

-- Location: LCCOMB_X65_Y40_N10
\dbg_port_inst|serial_port_inst|receiver_inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector9~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (((\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2)) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0))))) # (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_START_BIT~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2),
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector9~0_combout\);

-- Location: LCCOMB_X65_Y40_N26
\dbg_port_inst|serial_port_inst|receiver_inst|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector9~1_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(1) & (\dbg_port_inst|serial_port_inst|receiver_inst|Selector9~0_combout\)) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(1) & (((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\ & \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|Selector9~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(1),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector9~1_combout\);

-- Location: FF_X65_Y40_N27
\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector9~1_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(1));

-- Location: LCCOMB_X65_Y40_N6
\dbg_port_inst|serial_port_inst|receiver_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector6~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(1) & (\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0) & 
-- \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(1),
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(0),
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector6~0_combout\);

-- Location: LCCOMB_X65_Y40_N20
\dbg_port_inst|serial_port_inst|receiver_inst|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector6~1_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|Selector6~0_combout\ & ((\dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2)) # 
-- ((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\ & !\dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\)))) # (!\dbg_port_inst|serial_port_inst|receiver_inst|Selector6~0_combout\ & 
-- (((\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\ & !\dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_inst|Selector6~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|bit_cnt\(2),
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector6~1_combout\);

-- Location: FF_X65_Y40_N21
\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector6~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\);

-- Location: LCCOMB_X65_Y40_N8
\dbg_port_inst|serial_port_inst|receiver_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|Selector5~0_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\ & (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\ & 
-- \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_STOP_BIT~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.WAIT_DATA_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|Equal1~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|Selector5~0_combout\);

-- Location: FF_X65_Y40_N9
\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|Selector5~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\);

-- Location: LCCOMB_X65_Y40_N2
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\ = (\res_n~input_o\ & \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \res_n~input_o\,
	datac => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_DATA_BIT~q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\);

-- Location: FF_X65_Y37_N13
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[7]~1_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(7));

-- Location: LCCOMB_X65_Y37_N10
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_int[6]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(7),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[6]~feeder_combout\);

-- Location: FF_X65_Y37_N11
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[6]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(6));

-- Location: LCCOMB_X65_Y37_N20
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_int[5]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(6),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[5]~feeder_combout\);

-- Location: FF_X65_Y37_N21
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[5]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(5));

-- Location: LCCOMB_X65_Y37_N24
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_int[4]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(5),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[4]~feeder_combout\);

-- Location: FF_X65_Y37_N25
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[4]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(4));

-- Location: LCCOMB_X65_Y37_N6
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_int[3]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(4),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[3]~feeder_combout\);

-- Location: FF_X65_Y37_N7
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[3]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(3));

-- Location: LCCOMB_X65_Y37_N2
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_int[2]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(3),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[2]~feeder_combout\);

-- Location: FF_X65_Y37_N3
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[2]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(2));

-- Location: LCCOMB_X65_Y37_N16
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_int[1]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[1]~feeder_combout\);

-- Location: FF_X65_Y37_N17
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[1]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(1));

-- Location: LCCOMB_X65_Y37_N0
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_out[1]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[1]~feeder_combout\);

-- Location: LCCOMB_X66_Y40_N0
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\ & \res_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	datac => \res_n~input_o\,
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\);

-- Location: FF_X65_Y37_N1
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[1]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(1));

-- Location: FF_X62_Y37_N15
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(11));

-- Location: LCCOMB_X61_Y37_N24
\dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]~0_combout\ = !\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]~0_combout\);

-- Location: LCCOMB_X60_Y39_N26
\dbg_port_inst|uart_rx_rd\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|uart_rx_rd~combout\ = (\dbg_port_inst|hex_reader_inst|rx_rd~q\) # (\dbg_port_inst|fsm_rx_rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|rx_rd~q\,
	datac => \dbg_port_inst|fsm_rx_rd~q\,
	combout => \dbg_port_inst|uart_rx_rd~combout\);

-- Location: LCCOMB_X61_Y37_N4
\dbg_port_inst|serial_port_inst|receiver_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~0_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0) $ (\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~0_combout\);

-- Location: FF_X61_Y37_N19
\dbg_port_inst|serial_port_inst|receiver_fifo|read_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1));

-- Location: LCCOMB_X60_Y37_N20
\dbg_port_inst|serial_port_inst|receiver_fifo|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~1_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(2) $ (((\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0) & 
-- \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(2),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~1_combout\);

-- Location: LCCOMB_X60_Y37_N26
\dbg_port_inst|serial_port_inst|receiver_fifo|read_address[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[2]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~1_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[2]~feeder_combout\);

-- Location: FF_X60_Y37_N27
\dbg_port_inst|serial_port_inst|receiver_fifo|read_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[2]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(2));

-- Location: LCCOMB_X60_Y37_N18
\dbg_port_inst|serial_port_inst|receiver_fifo|write_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|write_address[0]~0_combout\ = !\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address[0]~0_combout\);

-- Location: LCCOMB_X60_Y37_N30
\dbg_port_inst|serial_port_inst|receiver_fifo|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~2_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(3) $ (((\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(2) & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0) & \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(2),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~2_combout\);

-- Location: FF_X60_Y37_N31
\dbg_port_inst|serial_port_inst|receiver_fifo|read_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(3));

-- Location: FF_X60_Y39_N21
\dbg_port_inst|serial_port_inst|receiver_inst|data_new\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|receiver_state.MIDDLE_OF_STOP_BIT~q\,
	sload => VCC,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_new~q\);

-- Location: FF_X60_Y37_N17
\dbg_port_inst|serial_port_inst|receiver_fifo|write_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(3));

-- Location: LCCOMB_X60_Y37_N28
\dbg_port_inst|serial_port_inst|receiver_fifo|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~2_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1) $ (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~2_combout\);

-- Location: FF_X60_Y37_N29
\dbg_port_inst|serial_port_inst|receiver_fifo|write_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1));

-- Location: LCCOMB_X60_Y37_N16
\dbg_port_inst|serial_port_inst|receiver_fifo|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~1_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(3) $ (((\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0) & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2) & \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~1_combout\);

-- Location: LCCOMB_X60_Y37_N10
\dbg_port_inst|serial_port_inst|receiver_fifo|full_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~2_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0) & (!\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0) & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1) $ (!\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1))))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0) & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0) & (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1) $ (\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~2_combout\);

-- Location: LCCOMB_X60_Y37_N12
\dbg_port_inst|serial_port_inst|receiver_fifo|full_next~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~3_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|full_next~2_combout\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(2) $ 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(2),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~0_combout\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~3_combout\);

-- Location: LCCOMB_X60_Y37_N22
\dbg_port_inst|serial_port_inst|receiver_fifo|full_next~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~4_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|data_new~q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|full_next~3_combout\ & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(3) $ (!\dbg_port_inst|serial_port_inst|receiver_fifo|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(3),
	datab => \dbg_port_inst|serial_port_inst|receiver_inst|data_new~q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~1_combout\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~3_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~4_combout\);

-- Location: LCCOMB_X60_Y39_N6
\dbg_port_inst|serial_port_inst|receiver_fifo|full_next~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~5_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|full_next~4_combout\) # ((!\dbg_port_inst|fsm_rx_rd~q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|full_int~q\ & 
-- !\dbg_port_inst|hex_reader_inst|rx_rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_rx_rd~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~4_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|full_int~q\,
	datad => \dbg_port_inst|hex_reader_inst|rx_rd~q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~5_combout\);

-- Location: FF_X60_Y39_N7
\dbg_port_inst|serial_port_inst|receiver_fifo|full_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|full_next~5_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|full_int~q\);

-- Location: LCCOMB_X60_Y39_N16
\dbg_port_inst|serial_port_inst|receiver_fifo|wr_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|wr_int~combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|full_int~q\ & \dbg_port_inst|serial_port_inst|receiver_inst|data_new~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|full_int~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_new~q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|wr_int~combout\);

-- Location: FF_X60_Y37_N19
\dbg_port_inst|serial_port_inst|receiver_fifo|write_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address[0]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0));

-- Location: LCCOMB_X60_Y37_N14
\dbg_port_inst|serial_port_inst|receiver_fifo|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~0_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2) $ (((\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0) & 
-- \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~0_combout\);

-- Location: FF_X60_Y37_N15
\dbg_port_inst|serial_port_inst|receiver_fifo|write_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|Add1~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2));

-- Location: LCCOMB_X60_Y37_N6
\dbg_port_inst|serial_port_inst|receiver_fifo|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|Equal0~0_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(2) $ (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2) $ 
-- (((\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0) & \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(2),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X60_Y37_N4
\dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0) & (!\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0) & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1) $ (\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1))))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0) & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0) & (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1) $ (!\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~0_combout\);

-- Location: LCCOMB_X60_Y37_N0
\dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~1_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|Equal0~0_combout\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~0_combout\ & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(3) $ (!\dbg_port_inst|serial_port_inst|receiver_fifo|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|Equal0~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(3),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~0_combout\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~1_combout\);

-- Location: LCCOMB_X60_Y39_N12
\dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~2_combout\ = (\dbg_port_inst|serial_port_inst|receiver_inst|data_new~q\) # ((\dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\ & 
-- ((!\dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~1_combout\) # (!\dbg_port_inst|uart_rx_rd~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|uart_rx_rd~combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~1_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_new~q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~2_combout\);

-- Location: FF_X60_Y39_N13
\dbg_port_inst|serial_port_inst|receiver_fifo|empty_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_next~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\);

-- Location: LCCOMB_X62_Y37_N12
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X62_Y37_N13
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(18));

-- Location: LCCOMB_X63_Y37_N22
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13feeder_combout\);

-- Location: FF_X63_Y37_N23
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\);

-- Location: LCCOMB_X65_Y37_N8
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_out[4]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(4),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[4]~feeder_combout\);

-- Location: FF_X65_Y37_N9
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[4]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(4));

-- Location: LCCOMB_X60_Y37_N24
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|full_int~q\ & (!\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(3) & 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2) & \dbg_port_inst|serial_port_inst|receiver_inst|data_new~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|full_int~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(3),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2),
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_new~q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41_combout\);

-- Location: LCCOMB_X60_Y37_N2
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1) & (!\dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0) & 
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~41_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\);

-- Location: FF_X63_Y37_N21
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(4),
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~18_q\);

-- Location: LCCOMB_X65_Y37_N30
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~feeder_combout\);

-- Location: FF_X65_Y37_N31
\dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_int[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(0));

-- Location: FF_X65_Y37_N23
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(0),
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(0));

-- Location: LCCOMB_X61_Y37_N22
\dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]~_wirecell_combout\ = !\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]~_wirecell_combout\);

-- Location: LCCOMB_X60_Y41_N18
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X65_Y37_N26
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_out[2]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[2]~feeder_combout\);

-- Location: FF_X65_Y37_N27
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[2]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(2));

-- Location: LCCOMB_X65_Y37_N14
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_out[3]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(3),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[3]~feeder_combout\);

-- Location: FF_X65_Y37_N15
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[3]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(3));

-- Location: LCCOMB_X65_Y37_N4
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_out[5]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(5),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[5]~feeder_combout\);

-- Location: FF_X65_Y37_N5
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[5]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(5));

-- Location: LCCOMB_X65_Y37_N18
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_out[6]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(6),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[6]~feeder_combout\);

-- Location: FF_X65_Y37_N19
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[6]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(6));

-- Location: LCCOMB_X65_Y37_N28
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_inst|data_out[7]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_int\(7),
	combout => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[7]~feeder_combout\);

-- Location: FF_X65_Y37_N29
\dbg_port_inst|serial_port_inst|receiver_inst|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[7]~feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(7));

-- Location: M9K_X64_Y37_N0
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/dbg_port_top.ram0_ci_dp_ram_1c1r1w_12035353.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dbg_port:dbg_port_inst|ci_uart:serial_port_inst|ci_fifo:receiver_fifo|ci_dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_70o1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dbg_port_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	portbre => VCC,
	portbaddrstall => \dbg_port_inst|serial_port_inst|receiver_fifo|ALT_INV_rd_int~combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y37_N20
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~18_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~18_q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22_combout\);

-- Location: LCCOMB_X62_Y37_N18
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(4),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\);

-- Location: FF_X62_Y37_N19
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(17));

-- Location: LCCOMB_X62_Y37_N16
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~26_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(18) & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & 
-- ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(17)))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22_combout\)))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(18) & (((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(18),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~22_combout\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(17),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~26_combout\);

-- Location: FF_X62_Y37_N17
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~26_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4));

-- Location: FF_X63_Y37_N13
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(3),
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~17_q\);

-- Location: LCCOMB_X63_Y37_N12
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~17_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~17_q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31_combout\);

-- Location: LCCOMB_X59_Y37_N2
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X59_Y37_N3
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(16));

-- Location: LCCOMB_X62_Y37_N20
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(3),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X62_Y37_N21
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(15));

-- Location: LCCOMB_X63_Y37_N24
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~32_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(15))))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(16) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31_combout\)) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(16) & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~31_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(16),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(15),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~32_combout\);

-- Location: FF_X63_Y37_N25
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~32_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3));

-- Location: LCCOMB_X61_Y37_N28
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(0),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X61_Y37_N29
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(9));

-- Location: LCCOMB_X61_Y37_N30
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X61_Y37_N31
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(10));

-- Location: FF_X63_Y37_N29
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(0),
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~14_q\);

-- Location: LCCOMB_X63_Y37_N28
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & 
-- ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~14_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~14_q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39_combout\);

-- Location: LCCOMB_X61_Y37_N0
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~40_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(9))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(10) & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39_combout\))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(10) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(9),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(10),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~39_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~40_combout\);

-- Location: FF_X61_Y37_N1
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~40_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0));

-- Location: FF_X63_Y37_N17
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(2),
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~16_q\);

-- Location: LCCOMB_X63_Y37_N16
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~16_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~16_q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35_combout\);

-- Location: LCCOMB_X62_Y37_N24
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X62_Y37_N25
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(13));

-- Location: LCCOMB_X59_Y37_N30
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X59_Y37_N31
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(14));

-- Location: LCCOMB_X62_Y37_N22
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~36_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(14) & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & 
-- ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(13)))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35_combout\)))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(14) & (((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~35_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(13),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(14),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~36_combout\);

-- Location: FF_X62_Y37_N23
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~36_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2));

-- Location: LCCOMB_X58_Y40_N14
\dbg_port_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Mux0~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & 
-- !\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|Mux0~0_combout\);

-- Location: LCCOMB_X59_Y40_N26
\dbg_port_inst|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Mux0~3_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & \dbg_port_inst|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_port_inst|Mux0~0_combout\,
	combout => \dbg_port_inst|Mux0~3_combout\);

-- Location: LCCOMB_X59_Y37_N24
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X59_Y37_N25
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(22));

-- Location: FF_X63_Y37_N9
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(6),
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~20_q\);

-- Location: LCCOMB_X63_Y37_N8
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~20_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~20_q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27_combout\);

-- Location: LCCOMB_X62_Y37_N6
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(6),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X62_Y37_N7
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(21));

-- Location: LCCOMB_X62_Y37_N26
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~28_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(22) & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & 
-- ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(21)))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27_combout\)))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(22) & (((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(22),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~27_combout\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(21),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~28_combout\);

-- Location: FF_X62_Y37_N27
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~28_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6));

-- Location: LCCOMB_X62_Y37_N0
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[23]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(7),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X62_Y37_N1
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(23));

-- Location: LCCOMB_X62_Y37_N2
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X62_Y37_N3
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(24));

-- Location: FF_X63_Y37_N11
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(7),
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~21_q\);

-- Location: LCCOMB_X63_Y37_N10
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~21_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~21_q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29_combout\);

-- Location: LCCOMB_X62_Y37_N28
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~30_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(24) & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(23))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29_combout\))))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(24) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(23),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(24),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~29_combout\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~30_combout\);

-- Location: FF_X62_Y37_N29
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~30_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7));

-- Location: FF_X62_Y37_N11
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(19));

-- Location: FF_X63_Y37_N19
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(5),
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~19_q\);

-- Location: LCCOMB_X63_Y37_N18
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\)) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~19_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~19_q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37_combout\);

-- Location: LCCOMB_X62_Y37_N4
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X62_Y37_N5
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(20));

-- Location: LCCOMB_X62_Y37_N8
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~38_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(20) & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(19))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37_combout\))))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(20) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(19),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~37_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(20),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~38_combout\);

-- Location: FF_X62_Y37_N9
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~38_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5));

-- Location: LCCOMB_X59_Y40_N28
\dbg_port_inst|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Mux0~1_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6) & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7) & \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5),
	combout => \dbg_port_inst|Mux0~1_combout\);

-- Location: LCCOMB_X59_Y40_N30
\dbg_port_inst|hex_reader_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector5~0_combout\ = (\dbg_port_inst|Mux0~0_combout\ & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Mux0~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|Mux0~1_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector5~0_combout\);

-- Location: FF_X59_Y40_N31
\dbg_port_inst|hex_reader_inst|state.COMPLETE_ABORT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector5~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|state.COMPLETE_ABORT~q\);

-- Location: FF_X59_Y40_N19
\dbg_port_inst|hex_reader_inst|abort\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|state.COMPLETE_ABORT~q\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|abort~q\);

-- Location: LCCOMB_X58_Y40_N8
\dbg_port_inst|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Mux0~2_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & (\dbg_port_inst|Mux0~0_combout\ & \dbg_port_inst|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datac => \dbg_port_inst|Mux0~0_combout\,
	datad => \dbg_port_inst|Mux0~1_combout\,
	combout => \dbg_port_inst|Mux0~2_combout\);

-- Location: LCCOMB_X58_Y40_N10
\dbg_port_inst|hex_reader_inst|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~5_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1)))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) $ (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_inst|process_0~5_combout\);

-- Location: LCCOMB_X59_Y39_N12
\dbg_port_inst|hex_reader_inst|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~6_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) $ 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5),
	combout => \dbg_port_inst|hex_reader_inst|process_0~6_combout\);

-- Location: LCCOMB_X58_Y40_N4
\dbg_port_inst|hex_reader_inst|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~7_combout\ = (\dbg_port_inst|hex_reader_inst|process_0~5_combout\ & (\dbg_port_inst|hex_reader_inst|process_0~6_combout\ & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & 
-- !\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|process_0~5_combout\,
	datab => \dbg_port_inst|hex_reader_inst|process_0~6_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	combout => \dbg_port_inst|hex_reader_inst|process_0~7_combout\);

-- Location: LCCOMB_X59_Y39_N20
\dbg_port_inst|hex_reader_inst|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~2_combout\ = (\dbg_port_inst|hex_reader_inst|process_0~1_combout\) # ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7)) # 
-- ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6)) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|process_0~1_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	combout => \dbg_port_inst|hex_reader_inst|process_0~2_combout\);

-- Location: LCCOMB_X59_Y39_N30
\dbg_port_inst|hex_reader_inst|state~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|state~20_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)) # ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & !\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_inst|state~20_combout\);

-- Location: LCCOMB_X61_Y37_N2
\dbg_port_inst|hex_reader_inst|state~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|state~21_combout\ = ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4)) # ((\dbg_port_inst|hex_reader_inst|state~20_combout\) # (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7)))) 
-- # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datac => \dbg_port_inst|hex_reader_inst|state~20_combout\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	combout => \dbg_port_inst|hex_reader_inst|state~21_combout\);

-- Location: LCCOMB_X58_Y39_N26
\dbg_port_inst|hex_reader_inst|state~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|state~22_combout\ = (\dbg_port_inst|hex_reader_inst|process_0~2_combout\ & \dbg_port_inst|hex_reader_inst|state~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|process_0~2_combout\,
	datad => \dbg_port_inst|hex_reader_inst|state~21_combout\,
	combout => \dbg_port_inst|hex_reader_inst|state~22_combout\);

-- Location: LCCOMB_X58_Y39_N18
\dbg_port_inst|hex_reader_inst|first_char~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|first_char~3_combout\ = (\dbg_port_inst|hex_reader_inst|state.IDLE~q\ & (((!\dbg_port_inst|hex_reader_inst|state~22_combout\ & \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\)))) # 
-- (!\dbg_port_inst|hex_reader_inst|state.IDLE~q\ & (\dbg_port_inst|hex_reader_start~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_start~q\,
	datab => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_reader_inst|state~22_combout\,
	datad => \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\,
	combout => \dbg_port_inst|hex_reader_inst|first_char~3_combout\);

-- Location: LCCOMB_X58_Y39_N28
\dbg_port_inst|hex_reader_inst|first_char~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|first_char~2_combout\ = (\res_n~input_o\ & ((\dbg_port_inst|hex_reader_inst|first_char~3_combout\ & ((!\dbg_port_inst|hex_reader_inst|state.IDLE~q\))) # (!\dbg_port_inst|hex_reader_inst|first_char~3_combout\ & 
-- (\dbg_port_inst|hex_reader_inst|first_char~q\)))) # (!\res_n~input_o\ & (((\dbg_port_inst|hex_reader_inst|first_char~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \res_n~input_o\,
	datab => \dbg_port_inst|hex_reader_inst|first_char~3_combout\,
	datac => \dbg_port_inst|hex_reader_inst|first_char~q\,
	datad => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	combout => \dbg_port_inst|hex_reader_inst|first_char~2_combout\);

-- Location: FF_X58_Y39_N29
\dbg_port_inst|hex_reader_inst|first_char\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|first_char~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|first_char~q\);

-- Location: LCCOMB_X59_Y39_N0
\dbg_port_inst|hex_reader_inst|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7) & 
-- !\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	combout => \dbg_port_inst|hex_reader_inst|process_0~0_combout\);

-- Location: LCCOMB_X59_Y39_N16
\dbg_port_inst|hex_reader_inst|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~3_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & !\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_inst|process_0~3_combout\);

-- Location: LCCOMB_X59_Y39_N18
\dbg_port_inst|hex_reader_inst|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~4_combout\ = (\dbg_port_inst|hex_reader_inst|first_char~q\ & (\dbg_port_inst|hex_reader_inst|process_0~0_combout\ & (\dbg_port_inst|hex_reader_inst|process_0~3_combout\ & 
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|first_char~q\,
	datab => \dbg_port_inst|hex_reader_inst|process_0~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|process_0~3_combout\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5),
	combout => \dbg_port_inst|hex_reader_inst|process_0~4_combout\);

-- Location: LCCOMB_X58_Y39_N30
\dbg_port_inst|hex_reader_inst|current_length[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\ = (!\dbg_port_inst|Mux0~2_combout\ & (!\dbg_port_inst|hex_reader_inst|process_0~7_combout\ & (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & 
-- !\dbg_port_inst|hex_reader_inst|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Mux0~2_combout\,
	datab => \dbg_port_inst|hex_reader_inst|process_0~7_combout\,
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|process_0~4_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\);

-- Location: LCCOMB_X58_Y39_N20
\dbg_port_inst|hex_reader_inst|current_length[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[6]~28_combout\ = (\res_n~input_o\ & ((\dbg_port_inst|hex_reader_inst|state.IDLE~q\ & ((\dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\))) # (!\dbg_port_inst|hex_reader_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_reader_start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_start~q\,
	datab => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\,
	datad => \res_n~input_o\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[6]~28_combout\);

-- Location: LCCOMB_X58_Y39_N4
\dbg_port_inst|hex_reader_inst|current_length~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length~21_combout\ = (\dbg_port_inst|hex_reader_inst|process_0~2_combout\ & ((!\dbg_port_inst|hex_reader_inst|current_length\(6)))) # (!\dbg_port_inst|hex_reader_inst|process_0~2_combout\ & 
-- (\dbg_port_inst|hex_reader_inst|first_char~q\ & \dbg_port_inst|hex_reader_inst|current_length\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|first_char~q\,
	datac => \dbg_port_inst|hex_reader_inst|process_0~2_combout\,
	datad => \dbg_port_inst|hex_reader_inst|current_length\(6),
	combout => \dbg_port_inst|hex_reader_inst|current_length~21_combout\);

-- Location: LCCOMB_X59_Y39_N22
\dbg_port_inst|hex_reader_inst|current_length~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length~16_combout\ = (\dbg_port_inst|hex_reader_inst|process_0~1_combout\ & (((\dbg_port_inst|hex_reader_inst|state~21_combout\)))) # (!\dbg_port_inst|hex_reader_inst|process_0~1_combout\ & 
-- ((\dbg_port_inst|hex_reader_inst|process_0~0_combout\ & ((\dbg_port_inst|hex_reader_inst|first_char~q\))) # (!\dbg_port_inst|hex_reader_inst|process_0~0_combout\ & (\dbg_port_inst|hex_reader_inst|state~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|process_0~1_combout\,
	datab => \dbg_port_inst|hex_reader_inst|process_0~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|state~21_combout\,
	datad => \dbg_port_inst|hex_reader_inst|first_char~q\,
	combout => \dbg_port_inst|hex_reader_inst|current_length~16_combout\);

-- Location: LCCOMB_X58_Y40_N20
\dbg_port_inst|hex_reader_inst|current_length[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ = ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)) # ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- !\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))) # (!\dbg_port_inst|hex_reader_inst|current_length~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length~16_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\);

-- Location: LCCOMB_X59_Y39_N26
\dbg_port_inst|hex_reader_inst|current_length[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[0]~8_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & (\dbg_port_inst|hex_reader_inst|state.IDLE~q\ & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[0]~8_combout\);

-- Location: LCCOMB_X59_Y39_N4
\dbg_port_inst|hex_reader_inst|current_length[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[0]~9_combout\ = (!\dbg_port_inst|hex_reader_inst|process_0~1_combout\ & (\dbg_port_inst|hex_reader_inst|first_char~q\ & (\dbg_port_inst|hex_reader_inst|current_length[0]~8_combout\ & 
-- \dbg_port_inst|hex_reader_inst|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|process_0~1_combout\,
	datab => \dbg_port_inst|hex_reader_inst|first_char~q\,
	datac => \dbg_port_inst|hex_reader_inst|current_length[0]~8_combout\,
	datad => \dbg_port_inst|hex_reader_inst|process_0~0_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[0]~9_combout\);

-- Location: LCCOMB_X60_Y39_N22
\dbg_port_inst|hex_reader_inst|current_length[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[0]~10_combout\ = (\res_n~input_o\ & (((!\dbg_port_inst|hex_reader_inst|process_0~4_combout\ & \dbg_port_inst|hex_reader_inst|current_length[0]~9_combout\)) # 
-- (!\dbg_port_inst|hex_reader_inst|value[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|process_0~4_combout\,
	datab => \dbg_port_inst|hex_reader_inst|current_length[0]~9_combout\,
	datac => \res_n~input_o\,
	datad => \dbg_port_inst|hex_reader_inst|value[1]~4_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[0]~10_combout\);

-- Location: LCCOMB_X58_Y40_N6
\dbg_port_inst|hex_reader_inst|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|LessThan3~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)) # (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_inst|LessThan3~0_combout\);

-- Location: LCCOMB_X59_Y41_N0
\dbg_port_inst|hex_reader_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add0~0_combout\ = \dbg_port_inst|hex_reader_inst|current_length\(0) $ (VCC)
-- \dbg_port_inst|hex_reader_inst|Add0~1\ = CARRY(\dbg_port_inst|hex_reader_inst|current_length\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(0),
	datad => VCC,
	combout => \dbg_port_inst|hex_reader_inst|Add0~0_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add0~1\);

-- Location: LCCOMB_X57_Y41_N18
\dbg_port_inst|hex_reader_inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add2~0_combout\ = \dbg_port_inst|hex_reader_inst|current_length\(0) $ (VCC)
-- \dbg_port_inst|hex_reader_inst|Add2~1\ = CARRY(\dbg_port_inst|hex_reader_inst|current_length\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(0),
	datad => VCC,
	combout => \dbg_port_inst|hex_reader_inst|Add2~0_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add2~1\);

-- Location: LCCOMB_X58_Y40_N12
\dbg_port_inst|hex_reader_inst|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|LessThan4~0_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- !\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_inst|LessThan4~0_combout\);

-- Location: LCCOMB_X58_Y40_N16
\dbg_port_inst|hex_reader_inst|current_length[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[0]~12_combout\ = (\dbg_port_inst|hex_reader_inst|LessThan3~0_combout\ & (\dbg_port_inst|hex_reader_inst|Add0~0_combout\)) # (!\dbg_port_inst|hex_reader_inst|LessThan3~0_combout\ & 
-- (((\dbg_port_inst|hex_reader_inst|Add2~0_combout\ & \dbg_port_inst|hex_reader_inst|LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|LessThan3~0_combout\,
	datab => \dbg_port_inst|hex_reader_inst|Add0~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|Add2~0_combout\,
	datad => \dbg_port_inst|hex_reader_inst|LessThan4~0_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[0]~12_combout\);

-- Location: LCCOMB_X60_Y39_N8
\dbg_port_inst|hex_reader_inst|current_length[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[0]~13_combout\ = (\dbg_port_inst|hex_reader_inst|state.IDLE~q\ & (\dbg_port_inst|hex_reader_inst|current_length[0]~10_combout\ & \dbg_port_inst|hex_reader_inst|current_length[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_reader_inst|current_length[0]~10_combout\,
	datad => \dbg_port_inst|hex_reader_inst|current_length[0]~12_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[0]~13_combout\);

-- Location: LCCOMB_X58_Y40_N18
\dbg_port_inst|hex_reader_inst|current_length[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[0]~14_combout\ = (\dbg_port_inst|hex_reader_inst|state.IDLE~q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & !\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_inst|current_length[0]~14_combout\);

-- Location: LCCOMB_X59_Y39_N24
\dbg_port_inst|hex_reader_inst|current_length[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[0]~15_combout\ = (\dbg_port_inst|hex_reader_inst|current_length[0]~13_combout\) # ((\dbg_port_inst|hex_reader_inst|current_length\(0) & ((\dbg_port_inst|hex_reader_inst|current_length[0]~14_combout\) # 
-- (!\dbg_port_inst|hex_reader_inst|current_length[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length[0]~10_combout\,
	datab => \dbg_port_inst|hex_reader_inst|current_length[0]~13_combout\,
	datac => \dbg_port_inst|hex_reader_inst|current_length\(0),
	datad => \dbg_port_inst|hex_reader_inst|current_length[0]~14_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[0]~15_combout\);

-- Location: FF_X59_Y39_N25
\dbg_port_inst|hex_reader_inst|current_length[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|current_length[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|current_length\(0));

-- Location: LCCOMB_X59_Y41_N2
\dbg_port_inst|hex_reader_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add0~2_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(1) & (\dbg_port_inst|hex_reader_inst|Add0~1\ & VCC)) # (!\dbg_port_inst|hex_reader_inst|current_length\(1) & (!\dbg_port_inst|hex_reader_inst|Add0~1\))
-- \dbg_port_inst|hex_reader_inst|Add0~3\ = CARRY((!\dbg_port_inst|hex_reader_inst|current_length\(1) & !\dbg_port_inst|hex_reader_inst|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(1),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add0~1\,
	combout => \dbg_port_inst|hex_reader_inst|Add0~2_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add0~3\);

-- Location: LCCOMB_X58_Y41_N20
\dbg_port_inst|hex_reader_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add1~0_combout\ = \dbg_port_inst|hex_reader_inst|current_length\(1) $ (VCC)
-- \dbg_port_inst|hex_reader_inst|Add1~1\ = CARRY(\dbg_port_inst|hex_reader_inst|current_length\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(1),
	datad => VCC,
	combout => \dbg_port_inst|hex_reader_inst|Add1~0_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add1~1\);

-- Location: LCCOMB_X57_Y41_N20
\dbg_port_inst|hex_reader_inst|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add2~2_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(1) & (!\dbg_port_inst|hex_reader_inst|Add2~1\)) # (!\dbg_port_inst|hex_reader_inst|current_length\(1) & ((\dbg_port_inst|hex_reader_inst|Add2~1\) # (GND)))
-- \dbg_port_inst|hex_reader_inst|Add2~3\ = CARRY((!\dbg_port_inst|hex_reader_inst|Add2~1\) # (!\dbg_port_inst|hex_reader_inst|current_length\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(1),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add2~1\,
	combout => \dbg_port_inst|hex_reader_inst|Add2~2_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add2~3\);

-- Location: LCCOMB_X57_Y41_N14
\dbg_port_inst|hex_reader_inst|current_length[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[1]~7_combout\ = (!\dbg_port_inst|hex_reader_inst|LessThan3~0_combout\ & ((\dbg_port_inst|hex_reader_inst|LessThan4~0_combout\ & ((\dbg_port_inst|hex_reader_inst|Add2~2_combout\))) # 
-- (!\dbg_port_inst|hex_reader_inst|LessThan4~0_combout\ & (\dbg_port_inst|hex_reader_inst|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Add1~0_combout\,
	datab => \dbg_port_inst|hex_reader_inst|LessThan3~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|LessThan4~0_combout\,
	datad => \dbg_port_inst|hex_reader_inst|Add2~2_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[1]~7_combout\);

-- Location: LCCOMB_X60_Y39_N18
\dbg_port_inst|hex_reader_inst|current_length[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[1]~26_combout\ = (\dbg_port_inst|hex_reader_inst|current_length[1]~7_combout\) # ((\dbg_port_inst|hex_reader_inst|Add0~2_combout\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)) # 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Add0~2_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_port_inst|hex_reader_inst|current_length[1]~7_combout\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_inst|current_length[1]~26_combout\);

-- Location: LCCOMB_X60_Y39_N2
\dbg_port_inst|hex_reader_inst|current_length[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[1]~11_combout\ = (\dbg_port_inst|hex_reader_inst|current_length[0]~10_combout\ & (\dbg_port_inst|hex_reader_inst|current_length[1]~26_combout\ & ((\dbg_port_inst|hex_reader_inst|state.IDLE~q\)))) # 
-- (!\dbg_port_inst|hex_reader_inst|current_length[0]~10_combout\ & (((\dbg_port_inst|hex_reader_inst|current_length\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length[0]~10_combout\,
	datab => \dbg_port_inst|hex_reader_inst|current_length[1]~26_combout\,
	datac => \dbg_port_inst|hex_reader_inst|current_length\(1),
	datad => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[1]~11_combout\);

-- Location: FF_X60_Y39_N3
\dbg_port_inst|hex_reader_inst|current_length[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|current_length[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|current_length\(1));

-- Location: LCCOMB_X59_Y41_N4
\dbg_port_inst|hex_reader_inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add0~4_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(2) & (\dbg_port_inst|hex_reader_inst|Add0~3\ $ (GND))) # (!\dbg_port_inst|hex_reader_inst|current_length\(2) & (!\dbg_port_inst|hex_reader_inst|Add0~3\ & 
-- VCC))
-- \dbg_port_inst|hex_reader_inst|Add0~5\ = CARRY((\dbg_port_inst|hex_reader_inst|current_length\(2) & !\dbg_port_inst|hex_reader_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(2),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add0~3\,
	combout => \dbg_port_inst|hex_reader_inst|Add0~4_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add0~5\);

-- Location: LCCOMB_X58_Y41_N0
\dbg_port_inst|hex_reader_inst|current_length[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\ = ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)) # (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))) # 
-- (!\dbg_port_inst|hex_reader_inst|current_length~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length~16_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\);

-- Location: LCCOMB_X58_Y41_N22
\dbg_port_inst|hex_reader_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add1~2_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(2) & (!\dbg_port_inst|hex_reader_inst|Add1~1\)) # (!\dbg_port_inst|hex_reader_inst|current_length\(2) & ((\dbg_port_inst|hex_reader_inst|Add1~1\) # (GND)))
-- \dbg_port_inst|hex_reader_inst|Add1~3\ = CARRY((!\dbg_port_inst|hex_reader_inst|Add1~1\) # (!\dbg_port_inst|hex_reader_inst|current_length\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(2),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add1~1\,
	combout => \dbg_port_inst|hex_reader_inst|Add1~2_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add1~3\);

-- Location: LCCOMB_X57_Y41_N22
\dbg_port_inst|hex_reader_inst|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add2~4_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(2) & (\dbg_port_inst|hex_reader_inst|Add2~3\ $ (GND))) # (!\dbg_port_inst|hex_reader_inst|current_length\(2) & (!\dbg_port_inst|hex_reader_inst|Add2~3\ & 
-- VCC))
-- \dbg_port_inst|hex_reader_inst|Add2~5\ = CARRY((\dbg_port_inst|hex_reader_inst|current_length\(2) & !\dbg_port_inst|hex_reader_inst|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(2),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add2~3\,
	combout => \dbg_port_inst|hex_reader_inst|Add2~4_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add2~5\);

-- Location: LCCOMB_X58_Y41_N18
\dbg_port_inst|hex_reader_inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector15~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (\dbg_port_inst|hex_reader_inst|Add1~2_combout\)) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & 
-- ((\dbg_port_inst|hex_reader_inst|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_port_inst|hex_reader_inst|Add1~2_combout\,
	datad => \dbg_port_inst|hex_reader_inst|Add2~4_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector15~0_combout\);

-- Location: LCCOMB_X58_Y41_N4
\dbg_port_inst|hex_reader_inst|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector15~1_combout\ = (\dbg_port_inst|hex_reader_inst|current_length~16_combout\ & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)) # (!\dbg_port_inst|hex_reader_inst|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length~16_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|hex_reader_inst|Selector15~0_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector15~1_combout\);

-- Location: LCCOMB_X59_Y41_N16
\dbg_port_inst|hex_reader_inst|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add4~0_combout\ = \dbg_port_inst|hex_reader_inst|current_length\(2) $ (VCC)
-- \dbg_port_inst|hex_reader_inst|Add4~1\ = CARRY(\dbg_port_inst|hex_reader_inst|current_length\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(2),
	datad => VCC,
	combout => \dbg_port_inst|hex_reader_inst|Add4~0_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add4~1\);

-- Location: LCCOMB_X58_Y41_N16
\dbg_port_inst|hex_reader_inst|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector15~2_combout\ = (\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\ & ((\dbg_port_inst|hex_reader_inst|Selector15~1_combout\ & (\dbg_port_inst|hex_reader_inst|Add0~4_combout\)) # 
-- (!\dbg_port_inst|hex_reader_inst|Selector15~1_combout\ & ((\dbg_port_inst|hex_reader_inst|Add4~0_combout\))))) # (!\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\ & (((!\dbg_port_inst|hex_reader_inst|Selector15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Add0~4_combout\,
	datab => \dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\,
	datac => \dbg_port_inst|hex_reader_inst|Selector15~1_combout\,
	datad => \dbg_port_inst|hex_reader_inst|Add4~0_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector15~2_combout\);

-- Location: LCCOMB_X58_Y39_N16
\dbg_port_inst|hex_reader_inst|current_length[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[2]~18_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(6) & (\dbg_port_inst|hex_reader_inst|first_char~q\ & (!\dbg_port_inst|hex_reader_inst|process_0~2_combout\))) # 
-- (!\dbg_port_inst|hex_reader_inst|current_length\(6) & (((!\dbg_port_inst|hex_reader_inst|state~21_combout\) # (!\dbg_port_inst|hex_reader_inst|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|first_char~q\,
	datab => \dbg_port_inst|hex_reader_inst|current_length\(6),
	datac => \dbg_port_inst|hex_reader_inst|process_0~2_combout\,
	datad => \dbg_port_inst|hex_reader_inst|state~21_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[2]~18_combout\);

-- Location: LCCOMB_X58_Y39_N10
\dbg_port_inst|hex_reader_inst|current_length[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[2]~19_combout\ = (\res_n~input_o\ & (((\dbg_port_inst|hex_reader_inst|current_length[2]~18_combout\ & \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\)) # 
-- (!\dbg_port_inst|hex_reader_inst|value[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \res_n~input_o\,
	datab => \dbg_port_inst|hex_reader_inst|current_length[2]~18_combout\,
	datac => \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\,
	datad => \dbg_port_inst|hex_reader_inst|value[1]~4_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[2]~19_combout\);

-- Location: FF_X58_Y41_N17
\dbg_port_inst|hex_reader_inst|current_length[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector15~2_combout\,
	sclr => \dbg_port_inst|hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_port_inst|hex_reader_inst|current_length[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|current_length\(2));

-- Location: LCCOMB_X58_Y41_N24
\dbg_port_inst|hex_reader_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add1~4_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(3) & (\dbg_port_inst|hex_reader_inst|Add1~3\ $ (GND))) # (!\dbg_port_inst|hex_reader_inst|current_length\(3) & (!\dbg_port_inst|hex_reader_inst|Add1~3\ & 
-- VCC))
-- \dbg_port_inst|hex_reader_inst|Add1~5\ = CARRY((\dbg_port_inst|hex_reader_inst|current_length\(3) & !\dbg_port_inst|hex_reader_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(3),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add1~3\,
	combout => \dbg_port_inst|hex_reader_inst|Add1~4_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add1~5\);

-- Location: LCCOMB_X59_Y41_N6
\dbg_port_inst|hex_reader_inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add0~6_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(3) & (!\dbg_port_inst|hex_reader_inst|Add0~5\)) # (!\dbg_port_inst|hex_reader_inst|current_length\(3) & ((\dbg_port_inst|hex_reader_inst|Add0~5\) # (GND)))
-- \dbg_port_inst|hex_reader_inst|Add0~7\ = CARRY((!\dbg_port_inst|hex_reader_inst|Add0~5\) # (!\dbg_port_inst|hex_reader_inst|current_length\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(3),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add0~5\,
	combout => \dbg_port_inst|hex_reader_inst|Add0~6_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add0~7\);

-- Location: LCCOMB_X57_Y41_N24
\dbg_port_inst|hex_reader_inst|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add2~6_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(3) & (!\dbg_port_inst|hex_reader_inst|Add2~5\)) # (!\dbg_port_inst|hex_reader_inst|current_length\(3) & ((\dbg_port_inst|hex_reader_inst|Add2~5\) # (GND)))
-- \dbg_port_inst|hex_reader_inst|Add2~7\ = CARRY((!\dbg_port_inst|hex_reader_inst|Add2~5\) # (!\dbg_port_inst|hex_reader_inst|current_length\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(3),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add2~5\,
	combout => \dbg_port_inst|hex_reader_inst|Add2~6_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add2~7\);

-- Location: LCCOMB_X58_Y41_N14
\dbg_port_inst|hex_reader_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector14~0_combout\ = (\dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ & (((\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\)))) # (!\dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ & 
-- ((\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\ & (\dbg_port_inst|hex_reader_inst|Add0~6_combout\)) # (!\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\ & ((\dbg_port_inst|hex_reader_inst|Add2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Add0~6_combout\,
	datab => \dbg_port_inst|hex_reader_inst|Add2~6_combout\,
	datac => \dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\,
	datad => \dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector14~0_combout\);

-- Location: LCCOMB_X59_Y41_N18
\dbg_port_inst|hex_reader_inst|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add4~2_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(3) & (!\dbg_port_inst|hex_reader_inst|Add4~1\)) # (!\dbg_port_inst|hex_reader_inst|current_length\(3) & ((\dbg_port_inst|hex_reader_inst|Add4~1\) # (GND)))
-- \dbg_port_inst|hex_reader_inst|Add4~3\ = CARRY((!\dbg_port_inst|hex_reader_inst|Add4~1\) # (!\dbg_port_inst|hex_reader_inst|current_length\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(3),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add4~1\,
	combout => \dbg_port_inst|hex_reader_inst|Add4~2_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add4~3\);

-- Location: LCCOMB_X58_Y41_N10
\dbg_port_inst|hex_reader_inst|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector14~1_combout\ = (\dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ & ((\dbg_port_inst|hex_reader_inst|Selector14~0_combout\ & ((\dbg_port_inst|hex_reader_inst|Add4~2_combout\))) # 
-- (!\dbg_port_inst|hex_reader_inst|Selector14~0_combout\ & (\dbg_port_inst|hex_reader_inst|Add1~4_combout\)))) # (!\dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ & (((\dbg_port_inst|hex_reader_inst|Selector14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\,
	datab => \dbg_port_inst|hex_reader_inst|Add1~4_combout\,
	datac => \dbg_port_inst|hex_reader_inst|Selector14~0_combout\,
	datad => \dbg_port_inst|hex_reader_inst|Add4~2_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector14~1_combout\);

-- Location: FF_X58_Y41_N11
\dbg_port_inst|hex_reader_inst|current_length[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector14~1_combout\,
	sclr => \dbg_port_inst|hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_port_inst|hex_reader_inst|current_length[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|current_length\(3));

-- Location: LCCOMB_X59_Y41_N8
\dbg_port_inst|hex_reader_inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add0~8_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(4) & (\dbg_port_inst|hex_reader_inst|Add0~7\ $ (GND))) # (!\dbg_port_inst|hex_reader_inst|current_length\(4) & (!\dbg_port_inst|hex_reader_inst|Add0~7\ & 
-- VCC))
-- \dbg_port_inst|hex_reader_inst|Add0~9\ = CARRY((\dbg_port_inst|hex_reader_inst|current_length\(4) & !\dbg_port_inst|hex_reader_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(4),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add0~7\,
	combout => \dbg_port_inst|hex_reader_inst|Add0~8_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add0~9\);

-- Location: LCCOMB_X57_Y41_N26
\dbg_port_inst|hex_reader_inst|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add2~8_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(4) & (\dbg_port_inst|hex_reader_inst|Add2~7\ $ (GND))) # (!\dbg_port_inst|hex_reader_inst|current_length\(4) & (!\dbg_port_inst|hex_reader_inst|Add2~7\ & 
-- VCC))
-- \dbg_port_inst|hex_reader_inst|Add2~9\ = CARRY((\dbg_port_inst|hex_reader_inst|current_length\(4) & !\dbg_port_inst|hex_reader_inst|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(4),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add2~7\,
	combout => \dbg_port_inst|hex_reader_inst|Add2~8_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add2~9\);

-- Location: LCCOMB_X58_Y41_N26
\dbg_port_inst|hex_reader_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add1~6_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(4) & (!\dbg_port_inst|hex_reader_inst|Add1~5\)) # (!\dbg_port_inst|hex_reader_inst|current_length\(4) & ((\dbg_port_inst|hex_reader_inst|Add1~5\) # (GND)))
-- \dbg_port_inst|hex_reader_inst|Add1~7\ = CARRY((!\dbg_port_inst|hex_reader_inst|Add1~5\) # (!\dbg_port_inst|hex_reader_inst|current_length\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(4),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add1~5\,
	combout => \dbg_port_inst|hex_reader_inst|Add1~6_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add1~7\);

-- Location: LCCOMB_X58_Y41_N8
\dbg_port_inst|hex_reader_inst|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector13~0_combout\ = (\dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ & (((\dbg_port_inst|hex_reader_inst|Add1~6_combout\) # (\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\)))) # 
-- (!\dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ & (\dbg_port_inst|hex_reader_inst|Add2~8_combout\ & ((!\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Add2~8_combout\,
	datab => \dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\,
	datac => \dbg_port_inst|hex_reader_inst|Add1~6_combout\,
	datad => \dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector13~0_combout\);

-- Location: LCCOMB_X59_Y41_N20
\dbg_port_inst|hex_reader_inst|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add4~4_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(4) & (\dbg_port_inst|hex_reader_inst|Add4~3\ $ (GND))) # (!\dbg_port_inst|hex_reader_inst|current_length\(4) & (!\dbg_port_inst|hex_reader_inst|Add4~3\ & 
-- VCC))
-- \dbg_port_inst|hex_reader_inst|Add4~5\ = CARRY((\dbg_port_inst|hex_reader_inst|current_length\(4) & !\dbg_port_inst|hex_reader_inst|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(4),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add4~3\,
	combout => \dbg_port_inst|hex_reader_inst|Add4~4_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add4~5\);

-- Location: LCCOMB_X58_Y41_N12
\dbg_port_inst|hex_reader_inst|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector13~1_combout\ = (\dbg_port_inst|hex_reader_inst|Selector13~0_combout\ & (((\dbg_port_inst|hex_reader_inst|Add4~4_combout\) # (!\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\)))) # 
-- (!\dbg_port_inst|hex_reader_inst|Selector13~0_combout\ & (\dbg_port_inst|hex_reader_inst|Add0~8_combout\ & ((\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Add0~8_combout\,
	datab => \dbg_port_inst|hex_reader_inst|Selector13~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|Add4~4_combout\,
	datad => \dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector13~1_combout\);

-- Location: FF_X58_Y41_N13
\dbg_port_inst|hex_reader_inst|current_length[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector13~1_combout\,
	sclr => \dbg_port_inst|hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_port_inst|hex_reader_inst|current_length[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|current_length\(4));

-- Location: LCCOMB_X59_Y41_N22
\dbg_port_inst|hex_reader_inst|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add4~6_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(5) & (!\dbg_port_inst|hex_reader_inst|Add4~5\)) # (!\dbg_port_inst|hex_reader_inst|current_length\(5) & ((\dbg_port_inst|hex_reader_inst|Add4~5\) # (GND)))
-- \dbg_port_inst|hex_reader_inst|Add4~7\ = CARRY((!\dbg_port_inst|hex_reader_inst|Add4~5\) # (!\dbg_port_inst|hex_reader_inst|current_length\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(5),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add4~5\,
	combout => \dbg_port_inst|hex_reader_inst|Add4~6_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add4~7\);

-- Location: LCCOMB_X58_Y41_N28
\dbg_port_inst|hex_reader_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add1~8_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(5) & (\dbg_port_inst|hex_reader_inst|Add1~7\ $ (GND))) # (!\dbg_port_inst|hex_reader_inst|current_length\(5) & (!\dbg_port_inst|hex_reader_inst|Add1~7\ & 
-- VCC))
-- \dbg_port_inst|hex_reader_inst|Add1~9\ = CARRY((\dbg_port_inst|hex_reader_inst|current_length\(5) & !\dbg_port_inst|hex_reader_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(5),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add1~7\,
	combout => \dbg_port_inst|hex_reader_inst|Add1~8_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add1~9\);

-- Location: LCCOMB_X57_Y41_N28
\dbg_port_inst|hex_reader_inst|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add2~10_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(5) & (!\dbg_port_inst|hex_reader_inst|Add2~9\)) # (!\dbg_port_inst|hex_reader_inst|current_length\(5) & ((\dbg_port_inst|hex_reader_inst|Add2~9\) # (GND)))
-- \dbg_port_inst|hex_reader_inst|Add2~11\ = CARRY((!\dbg_port_inst|hex_reader_inst|Add2~9\) # (!\dbg_port_inst|hex_reader_inst|current_length\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(5),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add2~9\,
	combout => \dbg_port_inst|hex_reader_inst|Add2~10_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add2~11\);

-- Location: LCCOMB_X59_Y41_N10
\dbg_port_inst|hex_reader_inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add0~10_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(5) & (!\dbg_port_inst|hex_reader_inst|Add0~9\)) # (!\dbg_port_inst|hex_reader_inst|current_length\(5) & ((\dbg_port_inst|hex_reader_inst|Add0~9\) # (GND)))
-- \dbg_port_inst|hex_reader_inst|Add0~11\ = CARRY((!\dbg_port_inst|hex_reader_inst|Add0~9\) # (!\dbg_port_inst|hex_reader_inst|current_length\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(5),
	datad => VCC,
	cin => \dbg_port_inst|hex_reader_inst|Add0~9\,
	combout => \dbg_port_inst|hex_reader_inst|Add0~10_combout\,
	cout => \dbg_port_inst|hex_reader_inst|Add0~11\);

-- Location: LCCOMB_X58_Y41_N2
\dbg_port_inst|hex_reader_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector12~0_combout\ = (\dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ & (((\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\)))) # (!\dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ & 
-- ((\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\ & ((\dbg_port_inst|hex_reader_inst|Add0~10_combout\))) # (!\dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\ & (\dbg_port_inst|hex_reader_inst|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Add2~10_combout\,
	datab => \dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\,
	datac => \dbg_port_inst|hex_reader_inst|Add0~10_combout\,
	datad => \dbg_port_inst|hex_reader_inst|current_length[4]~17_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector12~0_combout\);

-- Location: LCCOMB_X58_Y41_N6
\dbg_port_inst|hex_reader_inst|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector12~1_combout\ = (\dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ & ((\dbg_port_inst|hex_reader_inst|Selector12~0_combout\ & (\dbg_port_inst|hex_reader_inst|Add4~6_combout\)) # 
-- (!\dbg_port_inst|hex_reader_inst|Selector12~0_combout\ & ((\dbg_port_inst|hex_reader_inst|Add1~8_combout\))))) # (!\dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\ & (((\dbg_port_inst|hex_reader_inst|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Add4~6_combout\,
	datab => \dbg_port_inst|hex_reader_inst|Add1~8_combout\,
	datac => \dbg_port_inst|hex_reader_inst|current_length[4]~20_combout\,
	datad => \dbg_port_inst|hex_reader_inst|Selector12~0_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector12~1_combout\);

-- Location: FF_X58_Y41_N7
\dbg_port_inst|hex_reader_inst|current_length[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector12~1_combout\,
	sclr => \dbg_port_inst|hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_port_inst|hex_reader_inst|current_length[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|current_length\(5));

-- Location: LCCOMB_X57_Y41_N30
\dbg_port_inst|hex_reader_inst|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add2~12_combout\ = \dbg_port_inst|hex_reader_inst|Add2~11\ $ (!\dbg_port_inst|hex_reader_inst|current_length\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|current_length\(6),
	cin => \dbg_port_inst|hex_reader_inst|Add2~11\,
	combout => \dbg_port_inst|hex_reader_inst|Add2~12_combout\);

-- Location: LCCOMB_X58_Y41_N30
\dbg_port_inst|hex_reader_inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add1~10_combout\ = \dbg_port_inst|hex_reader_inst|current_length\(6) $ (\dbg_port_inst|hex_reader_inst|Add1~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(6),
	cin => \dbg_port_inst|hex_reader_inst|Add1~9\,
	combout => \dbg_port_inst|hex_reader_inst|Add1~10_combout\);

-- Location: LCCOMB_X57_Y41_N8
\dbg_port_inst|hex_reader_inst|current_length~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length~22_combout\ = (!\dbg_port_inst|hex_reader_inst|LessThan3~0_combout\ & ((\dbg_port_inst|hex_reader_inst|LessThan4~0_combout\ & (\dbg_port_inst|hex_reader_inst|Add2~12_combout\)) # 
-- (!\dbg_port_inst|hex_reader_inst|LessThan4~0_combout\ & ((\dbg_port_inst|hex_reader_inst|Add1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Add2~12_combout\,
	datab => \dbg_port_inst|hex_reader_inst|LessThan4~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|Add1~10_combout\,
	datad => \dbg_port_inst|hex_reader_inst|LessThan3~0_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length~22_combout\);

-- Location: LCCOMB_X59_Y41_N12
\dbg_port_inst|hex_reader_inst|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add0~12_combout\ = \dbg_port_inst|hex_reader_inst|current_length\(6) $ (!\dbg_port_inst|hex_reader_inst|Add0~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(6),
	cin => \dbg_port_inst|hex_reader_inst|Add0~11\,
	combout => \dbg_port_inst|hex_reader_inst|Add0~12_combout\);

-- Location: LCCOMB_X59_Y41_N30
\dbg_port_inst|hex_reader_inst|current_length~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length~27_combout\ = (\dbg_port_inst|hex_reader_inst|current_length~22_combout\) # ((\dbg_port_inst|hex_reader_inst|Add0~12_combout\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)) # 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length~22_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datad => \dbg_port_inst|hex_reader_inst|Add0~12_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length~27_combout\);

-- Location: LCCOMB_X59_Y41_N24
\dbg_port_inst|hex_reader_inst|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add4~8_combout\ = \dbg_port_inst|hex_reader_inst|current_length\(6) $ (!\dbg_port_inst|hex_reader_inst|Add4~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|current_length\(6),
	cin => \dbg_port_inst|hex_reader_inst|Add4~7\,
	combout => \dbg_port_inst|hex_reader_inst|Add4~8_combout\);

-- Location: LCCOMB_X59_Y41_N26
\dbg_port_inst|hex_reader_inst|current_length~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length~23_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & (((\dbg_port_inst|hex_reader_inst|Add4~8_combout\)))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & ((\dbg_port_inst|hex_reader_inst|current_length~16_combout\ & (\dbg_port_inst|hex_reader_inst|current_length~27_combout\)) # 
-- (!\dbg_port_inst|hex_reader_inst|current_length~16_combout\ & ((\dbg_port_inst|hex_reader_inst|Add4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length~27_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datac => \dbg_port_inst|hex_reader_inst|current_length~16_combout\,
	datad => \dbg_port_inst|hex_reader_inst|Add4~8_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length~23_combout\);

-- Location: LCCOMB_X59_Y41_N28
\dbg_port_inst|hex_reader_inst|current_length~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length~24_combout\ = (\dbg_port_inst|hex_reader_inst|current_length~21_combout\ & (\dbg_port_inst|hex_reader_inst|current_length~23_combout\ & ((\dbg_port_inst|hex_reader_inst|current_length\(6)) # 
-- (!\dbg_port_inst|hex_reader_inst|current_length~16_combout\)))) # (!\dbg_port_inst|hex_reader_inst|current_length~21_combout\ & ((\dbg_port_inst|hex_reader_inst|current_length\(6)) # ((\dbg_port_inst|hex_reader_inst|current_length~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length~21_combout\,
	datab => \dbg_port_inst|hex_reader_inst|current_length\(6),
	datac => \dbg_port_inst|hex_reader_inst|current_length~16_combout\,
	datad => \dbg_port_inst|hex_reader_inst|current_length~23_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length~24_combout\);

-- Location: LCCOMB_X59_Y41_N14
\dbg_port_inst|hex_reader_inst|current_length[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|current_length[6]~25_combout\ = (\dbg_port_inst|hex_reader_inst|current_length[6]~28_combout\ & (\dbg_port_inst|hex_reader_inst|state.IDLE~q\ & ((\dbg_port_inst|hex_reader_inst|current_length~24_combout\)))) # 
-- (!\dbg_port_inst|hex_reader_inst|current_length[6]~28_combout\ & (((\dbg_port_inst|hex_reader_inst|current_length\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_reader_inst|current_length[6]~28_combout\,
	datac => \dbg_port_inst|hex_reader_inst|current_length\(6),
	datad => \dbg_port_inst|hex_reader_inst|current_length~24_combout\,
	combout => \dbg_port_inst|hex_reader_inst|current_length[6]~25_combout\);

-- Location: FF_X59_Y41_N15
\dbg_port_inst|hex_reader_inst|current_length[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|current_length[6]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|current_length\(6));

-- Location: LCCOMB_X59_Y39_N8
\dbg_port_inst|hex_reader_inst|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector81~0_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) $ (((\dbg_port_inst|hex_reader_inst|process_0~1_combout\) # (!\dbg_port_inst|hex_reader_inst|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|process_0~1_combout\,
	datab => \dbg_port_inst|hex_reader_inst|process_0~0_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	combout => \dbg_port_inst|hex_reader_inst|Selector81~0_combout\);

-- Location: LCCOMB_X58_Y39_N8
\dbg_port_inst|hex_reader_inst|value[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|value[1]~5_combout\ = (\dbg_port_inst|hex_reader_start~q\ & (((!\dbg_port_inst|hex_reader_inst|state~22_combout\ & \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\)) # 
-- (!\dbg_port_inst|hex_reader_inst|state.IDLE~q\))) # (!\dbg_port_inst|hex_reader_start~q\ & (((!\dbg_port_inst|hex_reader_inst|state~22_combout\ & \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_start~q\,
	datab => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_reader_inst|state~22_combout\,
	datad => \dbg_port_inst|hex_reader_inst|current_length[6]~6_combout\,
	combout => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\);

-- Location: FF_X59_Y39_N9
\dbg_port_inst|hex_reader_inst|value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector81~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(0));

-- Location: LCCOMB_X60_Y42_N20
\dbg_port_inst|fsm_state~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|fsm_state~32_combout\ = (!\dbg_port_inst|hex_reader_inst|value\(2) & !\dbg_port_inst|hex_reader_inst|value\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|fsm_state~32_combout\);

-- Location: LCCOMB_X60_Y42_N16
\dbg_port_inst|hex_reader_max_length[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_max_length[4]~feeder_combout\ = \dbg_port_inst|fsm_state~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|fsm_state~32_combout\,
	combout => \dbg_port_inst|hex_reader_max_length[4]~feeder_combout\);

-- Location: LCCOMB_X59_Y40_N16
\dbg_port_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector12~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7) & \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5),
	combout => \dbg_port_inst|Selector12~0_combout\);

-- Location: LCCOMB_X58_Y40_N22
\dbg_port_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector3~0_combout\ = (\dbg_port_inst|fsm_state.READ_COMMAND~q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & 
-- \dbg_port_inst|Selector12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state.READ_COMMAND~q\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|Selector12~0_combout\,
	combout => \dbg_port_inst|Selector3~0_combout\);

-- Location: LCCOMB_X58_Y40_N2
\dbg_port_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector7~0_combout\ = (\dbg_port_inst|Selector3~0_combout\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) & \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Selector3~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	combout => \dbg_port_inst|Selector7~0_combout\);

-- Location: LCCOMB_X59_Y38_N16
\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~3_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~q\) # ((\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\) # ((\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\) # 
-- (\dbg_port_inst|ci_hex_writer_inst|state.COMPLETE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.COMPLETE~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~3_combout\);

-- Location: LCCOMB_X59_Y38_N22
\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~4_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~3_combout\ & !\dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~3_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~4_combout\);

-- Location: LCCOMB_X59_Y38_N10
\dbg_port_inst|ci_hex_writer_inst|state.IDLE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.IDLE~0_combout\ = !\dbg_port_inst|ci_hex_writer_inst|state.COMPLETE~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|ci_hex_writer_inst|state.COMPLETE~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~0_combout\);

-- Location: LCCOMB_X59_Y39_N6
\dbg_port_inst|hex_reader_inst|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Add3~0_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	combout => \dbg_port_inst|hex_reader_inst|Add3~0_combout\);

-- Location: LCCOMB_X59_Y39_N14
\dbg_port_inst|hex_reader_inst|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector78~0_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) $ (((\dbg_port_inst|hex_reader_inst|process_0~2_combout\ & 
-- ((!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)) # (!\dbg_port_inst|hex_reader_inst|Add3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Add3~0_combout\,
	datab => \dbg_port_inst|hex_reader_inst|process_0~2_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_inst|Selector78~0_combout\);

-- Location: FF_X59_Y39_N15
\dbg_port_inst|hex_reader_inst|value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector78~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(3));

-- Location: LCCOMB_X59_Y39_N2
\dbg_port_inst|hex_reader_inst|Selector80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector80~0_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) $ (((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) & 
-- ((\dbg_port_inst|hex_reader_inst|process_0~1_combout\) # (!\dbg_port_inst|hex_reader_inst|process_0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datab => \dbg_port_inst|hex_reader_inst|process_0~0_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datad => \dbg_port_inst|hex_reader_inst|process_0~1_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector80~0_combout\);

-- Location: FF_X59_Y39_N3
\dbg_port_inst|hex_reader_inst|value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector80~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(1));

-- Location: LCCOMB_X60_Y43_N26
\dbg_port_inst|fsm_state~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|fsm_state~31_combout\ = (\dbg_port_inst|hex_reader_inst|value\(3) & \dbg_port_inst|hex_reader_inst|value\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	combout => \dbg_port_inst|fsm_state~31_combout\);

-- Location: LCCOMB_X58_Y40_N24
\dbg_port_inst|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector3~2_combout\ = (\dbg_port_inst|Selector3~0_combout\ & (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) & !\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Selector3~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	combout => \dbg_port_inst|Selector3~2_combout\);

-- Location: FF_X58_Y40_N25
\dbg_port_inst|fsm_state.READ_OPERATION\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector3~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|Selector3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_state.READ_OPERATION~q\);

-- Location: LCCOMB_X60_Y40_N22
\dbg_port_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector6~0_combout\ = (\dbg_port_inst|hex_reader_inst|done~q\ & (\dbg_port_inst|fsm_state.READ_OPERATION~q\ & ((!\dbg_port_inst|fsm_state~31_combout\) # (!\dbg_port_inst|fsm_state~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state~32_combout\,
	datab => \dbg_port_inst|fsm_state~31_combout\,
	datac => \dbg_port_inst|hex_reader_inst|done~q\,
	datad => \dbg_port_inst|fsm_state.READ_OPERATION~q\,
	combout => \dbg_port_inst|Selector6~0_combout\);

-- Location: FF_X60_Y40_N23
\dbg_port_inst|hex_writer_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector6~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_start~q\);

-- Location: LCCOMB_X54_Y35_N28
\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address[0]~0_combout\ = !\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address[0]~0_combout\);

-- Location: LCCOMB_X56_Y40_N26
\dbg_port_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector22~0_combout\ = (\dbg_port_inst|fsm_state.PRINT_ERROR~q\) # ((!\dbg_port_inst|fsm_state.PRINT_OK~q\ & \dbg_port_inst|str_writer_str[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|fsm_state.PRINT_OK~q\,
	datac => \dbg_port_inst|str_writer_str[1][4]~q\,
	datad => \dbg_port_inst|fsm_state.PRINT_ERROR~q\,
	combout => \dbg_port_inst|Selector22~0_combout\);

-- Location: FF_X56_Y40_N27
\dbg_port_inst|str_writer_str[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector22~0_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_str[1][4]~q\);

-- Location: LCCOMB_X55_Y36_N28
\dbg_port_inst|str_writer_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Selector5~0_combout\ = (!\dbg_port_inst|str_writer_inst|idx\(0) & \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|str_writer_inst|idx\(0),
	datad => \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_port_inst|str_writer_inst|Selector5~0_combout\);

-- Location: FF_X59_Y40_N11
\dbg_port_inst|str_writer_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|fsm_state~33_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_start~q\);

-- Location: LCCOMB_X56_Y40_N10
\dbg_port_inst|str_writer_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Selector2~0_combout\ = (!\dbg_port_inst|str_writer_inst|tx_wr~q\ & (!\dbg_port_inst|str_writer_inst|state~8_combout\ & (!\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & 
-- \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|tx_wr~q\,
	datab => \dbg_port_inst|str_writer_inst|state~8_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_port_inst|str_writer_inst|Selector2~0_combout\);

-- Location: FF_X56_Y40_N11
\dbg_port_inst|str_writer_inst|state.COMPLETE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Selector2~0_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|state.COMPLETE~q\);

-- Location: LCCOMB_X56_Y40_N0
\dbg_port_inst|str_writer_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Selector0~0_combout\ = (!\dbg_port_inst|str_writer_inst|state.COMPLETE~q\ & ((\dbg_port_inst|str_writer_start~q\) # (\dbg_port_inst|str_writer_inst|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|state.COMPLETE~q\,
	datab => \dbg_port_inst|str_writer_start~q\,
	datac => \dbg_port_inst|str_writer_inst|state.IDLE~q\,
	combout => \dbg_port_inst|str_writer_inst|Selector0~0_combout\);

-- Location: FF_X56_Y40_N1
\dbg_port_inst|str_writer_inst|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Selector0~0_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|state.IDLE~q\);

-- Location: LCCOMB_X56_Y40_N20
\dbg_port_inst|str_writer_inst|idx[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|idx[0]~0_combout\ = (\res_n~input_o\ & ((\dbg_port_inst|str_writer_inst|tx_wr~0_combout\) # ((\dbg_port_inst|str_writer_start~q\ & !\dbg_port_inst|str_writer_inst|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|tx_wr~0_combout\,
	datab => \res_n~input_o\,
	datac => \dbg_port_inst|str_writer_start~q\,
	datad => \dbg_port_inst|str_writer_inst|state.IDLE~q\,
	combout => \dbg_port_inst|str_writer_inst|idx[0]~0_combout\);

-- Location: FF_X55_Y36_N29
\dbg_port_inst|str_writer_inst|idx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Selector5~0_combout\,
	ena => \dbg_port_inst|str_writer_inst|idx[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|idx\(0));

-- Location: LCCOMB_X55_Y36_N6
\dbg_port_inst|str_writer_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Selector4~0_combout\ = (\dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\ & (\dbg_port_inst|str_writer_inst|idx\(1) $ (\dbg_port_inst|str_writer_inst|idx\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_port_inst|str_writer_inst|idx\(1),
	datad => \dbg_port_inst|str_writer_inst|idx\(0),
	combout => \dbg_port_inst|str_writer_inst|Selector4~0_combout\);

-- Location: FF_X55_Y36_N7
\dbg_port_inst|str_writer_inst|idx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Selector4~0_combout\,
	ena => \dbg_port_inst|str_writer_inst|idx[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|idx\(1));

-- Location: LCCOMB_X55_Y36_N26
\dbg_port_inst|str_writer_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Selector3~0_combout\ = (\dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\ & (\dbg_port_inst|str_writer_inst|idx\(2) $ (((\dbg_port_inst|str_writer_inst|idx\(0) & \dbg_port_inst|str_writer_inst|idx\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datab => \dbg_port_inst|str_writer_inst|idx\(0),
	datac => \dbg_port_inst|str_writer_inst|idx\(2),
	datad => \dbg_port_inst|str_writer_inst|idx\(1),
	combout => \dbg_port_inst|str_writer_inst|Selector3~0_combout\);

-- Location: FF_X55_Y36_N27
\dbg_port_inst|str_writer_inst|idx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Selector3~0_combout\,
	ena => \dbg_port_inst|str_writer_inst|idx[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|idx\(2));

-- Location: LCCOMB_X55_Y36_N20
\dbg_port_inst|str_writer_inst|state~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|state~8_combout\ = (\dbg_port_inst|str_writer_str[1][4]~q\ & (((!\dbg_port_inst|str_writer_inst|idx\(1)) # (!\dbg_port_inst|str_writer_inst|idx\(2))))) # (!\dbg_port_inst|str_writer_str[1][4]~q\ & 
-- (!\dbg_port_inst|str_writer_inst|idx\(2) & ((!\dbg_port_inst|str_writer_inst|idx\(1)) # (!\dbg_port_inst|str_writer_inst|idx\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_str[1][4]~q\,
	datab => \dbg_port_inst|str_writer_inst|idx\(0),
	datac => \dbg_port_inst|str_writer_inst|idx\(2),
	datad => \dbg_port_inst|str_writer_inst|idx\(1),
	combout => \dbg_port_inst|str_writer_inst|state~8_combout\);

-- Location: LCCOMB_X56_Y40_N6
\dbg_port_inst|str_writer_inst|state~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|state~9_combout\ = (\dbg_port_inst|str_writer_inst|tx_wr~q\) # ((\dbg_port_inst|str_writer_inst|state~8_combout\) # (\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|tx_wr~q\,
	datab => \dbg_port_inst|str_writer_inst|state~8_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	combout => \dbg_port_inst|str_writer_inst|state~9_combout\);

-- Location: LCCOMB_X56_Y40_N2
\dbg_port_inst|str_writer_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Selector1~0_combout\ = (\dbg_port_inst|str_writer_inst|state~9_combout\ & ((\dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\) # ((\dbg_port_inst|str_writer_start~q\ & !\dbg_port_inst|str_writer_inst|state.IDLE~q\)))) # 
-- (!\dbg_port_inst|str_writer_inst|state~9_combout\ & (\dbg_port_inst|str_writer_start~q\ & ((!\dbg_port_inst|str_writer_inst|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|state~9_combout\,
	datab => \dbg_port_inst|str_writer_start~q\,
	datac => \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_port_inst|str_writer_inst|state.IDLE~q\,
	combout => \dbg_port_inst|str_writer_inst|Selector1~0_combout\);

-- Location: FF_X56_Y40_N3
\dbg_port_inst|str_writer_inst|state.WRITE_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Selector1~0_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\);

-- Location: LCCOMB_X56_Y40_N30
\dbg_port_inst|str_writer_inst|tx_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|tx_wr~0_combout\ = (!\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (!\dbg_port_inst|str_writer_inst|tx_wr~q\ & \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_port_inst|str_writer_inst|tx_wr~q\,
	datad => \dbg_port_inst|str_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_port_inst|str_writer_inst|tx_wr~0_combout\);

-- Location: FF_X56_Y40_N31
\dbg_port_inst|str_writer_inst|tx_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|tx_wr~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|tx_wr~q\);

-- Location: LCCOMB_X56_Y35_N22
\dbg_port_inst|ci_hex_writer_inst|tx_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\ = (!\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & ((\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\) # (\dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\);

-- Location: LCCOMB_X56_Y35_N20
\dbg_port_inst|ci_hex_writer_inst|tx_wr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|tx_wr~feeder_combout\ = \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|tx_wr~feeder_combout\);

-- Location: FF_X56_Y35_N21
\dbg_port_inst|ci_hex_writer_inst|tx_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|tx_wr~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\);

-- Location: LCCOMB_X53_Y35_N26
\dbg_port_inst|serial_port_inst|transmitter_fifo|wr_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|wr_int~combout\ = (!\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & ((\dbg_port_inst|str_writer_inst|tx_wr~q\) # (\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_port_inst|str_writer_inst|tx_wr~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|wr_int~combout\);

-- Location: FF_X54_Y35_N29
\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address[0]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0));

-- Location: FF_X54_Y35_N3
\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2));

-- Location: LCCOMB_X54_Y35_N10
\dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~0_combout\ = \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1) $ (\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~0_combout\);

-- Location: FF_X54_Y35_N11
\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1));

-- Location: LCCOMB_X54_Y35_N2
\dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\ = \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2) $ (((\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0) & 
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\);

-- Location: LCCOMB_X54_Y35_N6
\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]~0_combout\ = !\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]~0_combout\);

-- Location: LCCOMB_X54_Y35_N8
\dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\ = \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1) $ (\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\);

-- Location: FF_X54_Y35_N9
\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1));

-- Location: LCCOMB_X54_Y35_N24
\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~2_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0) & (!\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0) & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1) $ (\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1))))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0) & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1) $ (!\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~2_combout\);

-- Location: FF_X54_Y35_N5
\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(2));

-- Location: LCCOMB_X54_Y35_N4
\dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\ = \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(2) $ (((\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1) & 
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(2),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\);

-- Location: LCCOMB_X54_Y35_N30
\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~3_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~2_combout\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\ $ 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~2_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~3_combout\);

-- Location: FF_X54_Y35_N27
\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(3));

-- Location: LCCOMB_X54_Y35_N26
\dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\ = \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(3) $ (((\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(2) & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1) & \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(2),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(3),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\);

-- Location: LCCOMB_X54_Y35_N0
\dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\ = \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(3) $ (((\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1) & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0) & \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(3),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\);

-- Location: FF_X54_Y35_N1
\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(3));

-- Location: LCCOMB_X54_Y36_N10
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~9_combout\ = \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(0) $ (VCC)
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\ = CARRY(\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(0),
	datad => VCC,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~9_combout\,
	cout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\);

-- Location: LCCOMB_X50_Y36_N14
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector27~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (!\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(0))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(0) & !\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(0),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector27~0_combout\);

-- Location: FF_X50_Y36_N15
\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector27~0_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(0));

-- Location: LCCOMB_X50_Y36_N20
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector26~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(0) $ 
-- (\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(1))))) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\ & 
-- ((\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(0),
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(1),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector26~0_combout\);

-- Location: FF_X50_Y36_N21
\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector26~0_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(1));

-- Location: LCCOMB_X50_Y36_N24
\dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(1) & \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(1),
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(0),
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X50_Y36_N26
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector25~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\ $ 
-- (\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(2))))) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\ & 
-- ((\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(2),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector25~0_combout\);

-- Location: FF_X50_Y36_N27
\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector25~0_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(2));

-- Location: LCCOMB_X50_Y36_N10
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\ & (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\ & 
-- ((!\dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(2))))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\ & 
-- (((!\dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(2),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~0_combout\);

-- Location: LCCOMB_X54_Y36_N24
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~23_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(7) & (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\)) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(7) & ((\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\) # (GND)))
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~24\ = CARRY((!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(7),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~23_combout\,
	cout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~24\);

-- Location: LCCOMB_X54_Y36_N26
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[8]~25_combout\ = \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(8) $ (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(8),
	cin => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~24\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[8]~25_combout\);

-- Location: FF_X54_Y36_N27
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[8]~25_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(8));

-- Location: LCCOMB_X54_Y36_N2
\dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\ = (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(0) & (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(3) & 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(2) & !\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(0),
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(3),
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(2),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(1),
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\);

-- Location: LCCOMB_X54_Y36_N30
\dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(8) & 
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(8),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\);

-- Location: LCCOMB_X50_Y36_N18
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~1_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~0_combout\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\ & 
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~1_combout\);

-- Location: FF_X50_Y36_N19
\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector5~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\);

-- Location: LCCOMB_X50_Y36_N4
\dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\) # ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\) # 
-- ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\) # (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\);

-- Location: FF_X54_Y36_N11
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~9_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(0));

-- Location: LCCOMB_X54_Y36_N12
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~11_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(1) & (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\)) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(1) & ((\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\) # (GND)))
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\ = CARRY((!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(1),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[0]~10\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~11_combout\,
	cout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\);

-- Location: FF_X54_Y36_N13
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~11_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(1));

-- Location: LCCOMB_X54_Y36_N14
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~13_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(2) & (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\ $ (GND))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(2) & (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\ & VCC))
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\ = CARRY((\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(2) & !\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(2),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[1]~12\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~13_combout\,
	cout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\);

-- Location: FF_X54_Y36_N15
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~13_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(2));

-- Location: LCCOMB_X54_Y36_N16
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~15_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(3) & (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\)) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(3) & ((\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\) # (GND)))
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\ = CARRY((!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(3),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[2]~14\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~15_combout\,
	cout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\);

-- Location: FF_X54_Y36_N17
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~15_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(3));

-- Location: LCCOMB_X54_Y36_N18
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~17_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(4) & (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\ $ (GND))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(4) & (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\ & VCC))
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\ = CARRY((\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(4) & !\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(4),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[3]~16\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~17_combout\,
	cout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\);

-- Location: FF_X54_Y36_N19
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~17_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(4));

-- Location: LCCOMB_X54_Y36_N20
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~19_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(5) & (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\)) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(5) & ((\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\) # (GND)))
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\ = CARRY((!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(5),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[4]~18\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~19_combout\,
	cout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\);

-- Location: FF_X54_Y36_N21
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~19_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(5));

-- Location: LCCOMB_X54_Y36_N22
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~21_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(6) & (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\ $ (GND))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(6) & (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\ & VCC))
-- \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\ = CARRY((\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(6) & !\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(6),
	datad => VCC,
	cin => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[5]~20\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~21_combout\,
	cout => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~22\);

-- Location: FF_X54_Y36_N23
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[6]~21_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(6));

-- Location: FF_X54_Y36_N25
\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt[7]~23_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|serial_port_inst|transmitter_inst|WideOr0~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(7));

-- Location: LCCOMB_X54_Y36_N28
\dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(7) & (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(4) & 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(6) & \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(7),
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(4),
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(6),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(5),
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\);

-- Location: LCCOMB_X54_Y36_N0
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector2~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\) # ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\ & 
-- !\dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector2~0_combout\);

-- Location: FF_X54_Y36_N1
\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector2~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\);

-- Location: LCCOMB_X54_Y36_N8
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector3~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\ & 
-- (\dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(8) & \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~1_combout\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|clk_cnt\(8),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.SEND_START_BIT~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector3~0_combout\);

-- Location: FF_X54_Y36_N9
\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector3~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\);

-- Location: LCCOMB_X50_Y36_N16
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector4~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\) # ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\) # 
-- ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\ & !\dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector4~0_combout\);

-- Location: FF_X50_Y36_N17
\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector4~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\);

-- Location: LCCOMB_X50_Y36_N28
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector6~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\ & 
-- (\dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(2) & \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|LessThan0~0_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|bit_cnt\(2),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector6~0_combout\);

-- Location: FF_X50_Y36_N29
\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector6~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\);

-- Location: LCCOMB_X50_Y36_N2
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector7~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\) # ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\ & 
-- !\dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector7~0_combout\);

-- Location: FF_X50_Y36_N3
\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector7~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\);

-- Location: LCCOMB_X50_Y36_N12
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector0~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\) # ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\ & 
-- ((!\dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector0~0_combout\);

-- Location: FF_X50_Y36_N13
\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector0~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\);

-- Location: LCCOMB_X50_Y36_N8
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector1~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\ & (((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\ & 
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\)) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|Equal0~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector1~0_combout\);

-- Location: FF_X50_Y36_N9
\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector1~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\);

-- Location: LCCOMB_X50_Y36_N6
\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~4_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~3_combout\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\ & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\ $ (!\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~3_combout\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(3),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~4_combout\);

-- Location: LCCOMB_X50_Y36_N0
\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~5_combout\ = (\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\) # ((\dbg_port_inst|str_writer_inst|tx_wr~q\) # ((\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\ & 
-- !\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	datab => \dbg_port_inst|str_writer_inst|tx_wr~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~4_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~5_combout\);

-- Location: FF_X50_Y36_N1
\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_next~5_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\);

-- Location: LCCOMB_X50_Y35_N2
\dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\ & \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|empty_int~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\);

-- Location: FF_X54_Y35_N7
\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0));

-- Location: LCCOMB_X54_Y35_N18
\dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0) & (!\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0) & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1) $ (!\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1))))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0) & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1) $ (\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(1),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\);

-- Location: LCCOMB_X54_Y35_N20
\dbg_port_inst|serial_port_inst|transmitter_fifo|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|Equal1~0_combout\ = \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(3) $ (\dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(3),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|Equal1~0_combout\);

-- Location: LCCOMB_X54_Y35_N14
\dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\ & (!\dbg_port_inst|serial_port_inst|transmitter_fifo|Equal1~0_combout\ & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\ $ (!\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add1~1_combout\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~0_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(2),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|Equal1~0_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\);

-- Location: LCCOMB_X54_Y35_N12
\dbg_port_inst|uart_tx_wr\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|uart_tx_wr~combout\ = (\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\) # (\dbg_port_inst|str_writer_inst|tx_wr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	datac => \dbg_port_inst|str_writer_inst|tx_wr~q\,
	combout => \dbg_port_inst|uart_tx_wr~combout\);

-- Location: LCCOMB_X54_Y36_N4
\dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~2_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\ & ((\dbg_port_inst|uart_tx_wr~combout\) # ((\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & 
-- !\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\)))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\ & (((\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & 
-- !\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~1_combout\,
	datab => \dbg_port_inst|uart_tx_wr~combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~2_combout\);

-- Location: FF_X54_Y36_N5
\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_next~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\);

-- Location: LCCOMB_X59_Y38_N18
\dbg_port_inst|ci_hex_writer_inst|first_digit_mask~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|first_digit_mask~1_combout\ = (!\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask~1_combout\);

-- Location: LCCOMB_X60_Y41_N24
\dbg_port_inst|hex_writer_width~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_width~7_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2)) # (\dbg_port_inst|hex_reader_inst|value\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|hex_reader_inst|value\(1),
	combout => \dbg_port_inst|hex_writer_width~7_combout\);

-- Location: LCCOMB_X59_Y42_N4
\dbg_port_inst|hex_writer_width[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_width[2]~4_combout\ = (\res_n~input_o\ & (\dbg_port_inst|hex_reader_inst|done~q\ & \dbg_port_inst|fsm_state.READ_OPERATION~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \res_n~input_o\,
	datac => \dbg_port_inst|hex_reader_inst|done~q\,
	datad => \dbg_port_inst|fsm_state.READ_OPERATION~q\,
	combout => \dbg_port_inst|hex_writer_width[2]~4_combout\);

-- Location: LCCOMB_X60_Y42_N24
\dbg_port_inst|hex_writer_width[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_width[5]~10_combout\ = (\dbg_port_inst|hex_writer_width[2]~4_combout\ & (((!\dbg_port_inst|hex_reader_inst|value\(3)) # (!\dbg_port_inst|fsm_state~32_combout\)) # (!\dbg_port_inst|hex_reader_inst|value\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|fsm_state~32_combout\,
	datac => \dbg_port_inst|hex_writer_width[2]~4_combout\,
	datad => \dbg_port_inst|hex_reader_inst|value\(3),
	combout => \dbg_port_inst|hex_writer_width[5]~10_combout\);

-- Location: FF_X60_Y41_N25
\dbg_port_inst|hex_writer_width[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_width~7_combout\,
	asdata => \~GND~combout\,
	sclr => \dbg_port_inst|hex_reader_inst|value\(3),
	sload => \dbg_port_inst|hex_reader_inst|value\(0),
	ena => \dbg_port_inst|hex_writer_width[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_width\(1));

-- Location: LCCOMB_X60_Y41_N26
\dbg_port_inst|hex_writer_width~7_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_width~7_wirecell_combout\ = !\dbg_port_inst|hex_writer_width~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_writer_width~7_combout\,
	combout => \dbg_port_inst|hex_writer_width~7_wirecell_combout\);

-- Location: FF_X60_Y41_N27
\dbg_port_inst|hex_writer_width[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_width~7_wirecell_combout\,
	asdata => \~GND~combout\,
	sclr => \dbg_port_inst|hex_reader_inst|value\(3),
	sload => \dbg_port_inst|hex_reader_inst|value\(0),
	ena => \dbg_port_inst|hex_writer_width[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_width\(5));

-- Location: LCCOMB_X60_Y41_N0
\dbg_port_inst|hex_writer_width[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_width[0]~5_combout\ = (\dbg_port_inst|hex_reader_inst|value\(3) & (((\dbg_port_inst|hex_reader_inst|value\(0)) # (\dbg_port_inst|hex_reader_inst|value\(1))))) # (!\dbg_port_inst|hex_reader_inst|value\(3) & 
-- (\dbg_port_inst|hex_reader_inst|value\(0) & (\dbg_port_inst|hex_reader_inst|value\(2) $ (!\dbg_port_inst|hex_reader_inst|value\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(3),
	datac => \dbg_port_inst|hex_reader_inst|value\(0),
	datad => \dbg_port_inst|hex_reader_inst|value\(1),
	combout => \dbg_port_inst|hex_writer_width[0]~5_combout\);

-- Location: LCCOMB_X60_Y41_N30
\dbg_port_inst|hex_writer_width[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_width[0]~6_combout\ = (\dbg_port_inst|hex_writer_width[5]~10_combout\ & ((\dbg_port_inst|hex_writer_width[0]~5_combout\))) # (!\dbg_port_inst|hex_writer_width[5]~10_combout\ & (\dbg_port_inst|hex_writer_width\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_width[5]~10_combout\,
	datac => \dbg_port_inst|hex_writer_width\(0),
	datad => \dbg_port_inst|hex_writer_width[0]~5_combout\,
	combout => \dbg_port_inst|hex_writer_width[0]~6_combout\);

-- Location: FF_X60_Y41_N31
\dbg_port_inst|hex_writer_width[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_width[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_width\(0));

-- Location: LCCOMB_X62_Y39_N10
\dbg_port_inst|hex_writer_width~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_width~9_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & \dbg_port_inst|hex_reader_inst|value\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	combout => \dbg_port_inst|hex_writer_width~9_combout\);

-- Location: FF_X62_Y39_N11
\dbg_port_inst|hex_writer_width[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_width~9_combout\,
	asdata => \~GND~combout\,
	sclr => \dbg_port_inst|hex_reader_inst|value\(3),
	sload => \dbg_port_inst|hex_reader_inst|ALT_INV_value\(0),
	ena => \dbg_port_inst|hex_writer_width[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_width\(3));

-- Location: LCCOMB_X62_Y39_N8
\dbg_port_inst|hex_writer_width~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_width~8_combout\ = \dbg_port_inst|hex_reader_inst|value\(2) $ (\dbg_port_inst|hex_reader_inst|value\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	combout => \dbg_port_inst|hex_writer_width~8_combout\);

-- Location: FF_X62_Y39_N9
\dbg_port_inst|hex_writer_width[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_width~8_combout\,
	asdata => \~GND~combout\,
	sclr => \dbg_port_inst|hex_reader_inst|value\(3),
	sload => \dbg_port_inst|hex_reader_inst|ALT_INV_value\(0),
	ena => \dbg_port_inst|hex_writer_width[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_width\(2));

-- Location: LCCOMB_X60_Y38_N22
\dbg_port_inst|ci_hex_writer_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Add0~0_combout\ = (!\dbg_port_inst|hex_writer_width\(3) & !\dbg_port_inst|hex_writer_width\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_writer_width\(3),
	datad => \dbg_port_inst|hex_writer_width\(2),
	combout => \dbg_port_inst|ci_hex_writer_inst|Add0~0_combout\);

-- Location: LCCOMB_X60_Y38_N8
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~0_combout\ = \dbg_port_inst|hex_writer_width\(5) $ (((!\dbg_port_inst|hex_writer_width\(1) & (!\dbg_port_inst|hex_writer_width\(0) & \dbg_port_inst|ci_hex_writer_inst|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_width\(1),
	datab => \dbg_port_inst|hex_writer_width\(5),
	datac => \dbg_port_inst|hex_writer_width\(0),
	datad => \dbg_port_inst|ci_hex_writer_inst|Add0~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~0_combout\);

-- Location: LCCOMB_X60_Y38_N30
\dbg_port_inst|ci_hex_writer_inst|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector71~0_combout\ = \dbg_port_inst|hex_writer_width\(2) $ (((\dbg_port_inst|hex_writer_width\(1)) # (\dbg_port_inst|hex_writer_width\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_width\(1),
	datac => \dbg_port_inst|hex_writer_width\(0),
	datad => \dbg_port_inst|hex_writer_width\(2),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector71~0_combout\);

-- Location: LCCOMB_X60_Y38_N2
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[0]~11_combout\ = (\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\ & (((\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0))))) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\ & ((\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & ((!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & 
-- (!\dbg_port_inst|ci_hex_writer_inst|Selector71~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|Selector71~0_combout\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0),
	datad => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[0]~11_combout\);

-- Location: FF_X60_Y38_N3
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[0]~11_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0));

-- Location: LCCOMB_X60_Y38_N6
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~5_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2) $ (((!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1) & 
-- !\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1),
	datac => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2),
	datad => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~5_combout\);

-- Location: LCCOMB_X59_Y38_N24
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx~4_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (((\dbg_port_inst|ci_hex_writer_inst|first_digit_mask~1_combout\ & !\dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\)))) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|hex_writer_start~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_start~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask~1_combout\,
	datad => \dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx~4_combout\);

-- Location: LCCOMB_X60_Y38_N16
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~6_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|hex_writer_width\(1)) # ((!\dbg_port_inst|hex_writer_width\(0) & 
-- \dbg_port_inst|ci_hex_writer_inst|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_width\(1),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_width\(0),
	datad => \dbg_port_inst|ci_hex_writer_inst|Add0~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~6_combout\);

-- Location: LCCOMB_X60_Y38_N14
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~7_combout\ = (\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx~4_combout\ & ((\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~5_combout\) # 
-- ((\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~6_combout\)))) # (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx~4_combout\ & (((\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~5_combout\,
	datab => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx~4_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2),
	datad => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~6_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~7_combout\);

-- Location: FF_X60_Y38_N15
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[2]~7_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2));

-- Location: LCCOMB_X60_Y38_N18
\dbg_port_inst|ci_hex_writer_inst|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Add3~0_combout\ = \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(3) $ (((\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1)) # ((\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2)) # 
-- (\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(3),
	datab => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1),
	datac => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2),
	datad => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|Add3~0_combout\);

-- Location: LCCOMB_X60_Y38_N20
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~2_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\ & ((\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & ((!\dbg_port_inst|ci_hex_writer_inst|Add3~0_combout\))) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & (\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~0_combout\,
	datad => \dbg_port_inst|ci_hex_writer_inst|Add3~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~2_combout\);

-- Location: LCCOMB_X60_Y38_N12
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~3_combout\ = (\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~2_combout\) # ((\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\ & 
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(3),
	datad => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~2_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~3_combout\);

-- Location: FF_X60_Y38_N13
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[3]~3_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(3));

-- Location: LCCOMB_X60_Y38_N4
\dbg_port_inst|ci_hex_writer_inst|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(3) & (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1) & (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2) & 
-- !\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(3),
	datab => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1),
	datac => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2),
	datad => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\);

-- Location: LCCOMB_X59_Y38_N14
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (((\dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\) # (!\dbg_port_inst|ci_hex_writer_inst|first_digit_mask~1_combout\)))) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (!\dbg_port_inst|hex_writer_start~q\ & ((\dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\) # (!\dbg_port_inst|ci_hex_writer_inst|first_digit_mask~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_start~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask~1_combout\,
	datad => \dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\);

-- Location: LCCOMB_X60_Y38_N10
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~8_combout\ = \dbg_port_inst|hex_writer_width\(3) $ (((!\dbg_port_inst|hex_writer_width\(1) & (!\dbg_port_inst|hex_writer_width\(0) & !\dbg_port_inst|hex_writer_width\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_width\(1),
	datab => \dbg_port_inst|hex_writer_width\(3),
	datac => \dbg_port_inst|hex_writer_width\(0),
	datad => \dbg_port_inst|hex_writer_width\(2),
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~8_combout\);

-- Location: LCCOMB_X60_Y38_N28
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~9_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & ((\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1) $ (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0))))) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & (\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~8_combout\,
	datab => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~9_combout\);

-- Location: LCCOMB_X60_Y38_N0
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~10_combout\ = (\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\ & (\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1))) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\ & ((\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~1_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1),
	datad => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~9_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~10_combout\);

-- Location: FF_X60_Y38_N1
\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx[1]~10_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1));

-- Location: LCCOMB_X61_Y38_N30
\dbg_port_inst|ci_hex_writer_inst|shift_amount[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|shift_amount[0]~3_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & ((!\dbg_port_inst|ci_hex_writer_inst|shift_amount\(0)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & 
-- (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(0),
	datac => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(0),
	datad => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|shift_amount[0]~3_combout\);

-- Location: LCCOMB_X59_Y38_N2
\dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~4_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & ((\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\))) # (!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & 
-- (!\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~4_combout\);

-- Location: FF_X61_Y38_N31
\dbg_port_inst|ci_hex_writer_inst|shift_amount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|shift_amount[0]~3_combout\,
	asdata => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(0),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(0));

-- Location: LCCOMB_X61_Y38_N16
\dbg_port_inst|ci_hex_writer_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Add1~2_combout\ = \dbg_port_inst|ci_hex_writer_inst|shift_amount\(1) $ (\dbg_port_inst|ci_hex_writer_inst|shift_amount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(1),
	datac => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|Add1~2_combout\);

-- Location: LCCOMB_X61_Y38_N4
\dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~2_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & ((!\dbg_port_inst|ci_hex_writer_inst|Add1~2_combout\))) # (!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & 
-- (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(1),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|Add1~2_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~2_combout\);

-- Location: FF_X61_Y38_N5
\dbg_port_inst|ci_hex_writer_inst|shift_amount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~2_combout\,
	asdata => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(1),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(1));

-- Location: LCCOMB_X61_Y38_N22
\dbg_port_inst|ci_hex_writer_inst|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Add1~1_combout\ = \dbg_port_inst|ci_hex_writer_inst|shift_amount\(2) $ (((\dbg_port_inst|ci_hex_writer_inst|shift_amount\(1)) # (\dbg_port_inst|ci_hex_writer_inst|shift_amount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(2),
	datab => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(1),
	datac => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|Add1~1_combout\);

-- Location: LCCOMB_X61_Y38_N26
\dbg_port_inst|ci_hex_writer_inst|shift_amount[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|shift_amount[2]~1_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & (!\dbg_port_inst|ci_hex_writer_inst|Add1~1_combout\)) # (!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & 
-- ((!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|Add1~1_combout\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(2),
	combout => \dbg_port_inst|ci_hex_writer_inst|shift_amount[2]~1_combout\);

-- Location: FF_X61_Y38_N27
\dbg_port_inst|ci_hex_writer_inst|shift_amount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|shift_amount[2]~1_combout\,
	asdata => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(2),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(2));

-- Location: LCCOMB_X61_Y38_N20
\dbg_port_inst|ci_hex_writer_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Add1~0_combout\ = \dbg_port_inst|ci_hex_writer_inst|shift_amount\(3) $ (((\dbg_port_inst|ci_hex_writer_inst|shift_amount\(2)) # ((\dbg_port_inst|ci_hex_writer_inst|shift_amount\(1)) # 
-- (\dbg_port_inst|ci_hex_writer_inst|shift_amount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(2),
	datab => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(1),
	datac => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(3),
	datad => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|Add1~0_combout\);

-- Location: LCCOMB_X61_Y38_N8
\dbg_port_inst|ci_hex_writer_inst|shift_amount[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|shift_amount[3]~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & ((!\dbg_port_inst|ci_hex_writer_inst|Add1~0_combout\))) # (!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & 
-- (!\dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|last_hex_digit_idx\(3),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|Add1~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|shift_amount[3]~0_combout\);

-- Location: FF_X61_Y38_N9
\dbg_port_inst|ci_hex_writer_inst|shift_amount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|shift_amount[3]~0_combout\,
	asdata => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(3),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => \dbg_port_inst|ci_hex_writer_inst|shift_amount[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(3));

-- Location: LCCOMB_X61_Y38_N0
\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|shift_amount\(2) & (!\dbg_port_inst|ci_hex_writer_inst|shift_amount\(1) & (!\dbg_port_inst|ci_hex_writer_inst|shift_amount\(3) & 
-- !\dbg_port_inst|ci_hex_writer_inst|shift_amount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(2),
	datab => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(1),
	datac => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(3),
	datad => \dbg_port_inst|ci_hex_writer_inst|shift_amount\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\);

-- Location: LCCOMB_X59_Y38_N12
\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~3_combout\ = ((!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\ & \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\)) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~3_combout\);

-- Location: LCCOMB_X59_Y38_N4
\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~1_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~q\ & (!\dbg_port_inst|ci_hex_writer_inst|state.COMPLETE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\) # 
-- (!\dbg_port_inst|hex_writer_start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~q\,
	datab => \dbg_port_inst|hex_writer_start~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.COMPLETE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~1_combout\);

-- Location: LCCOMB_X59_Y38_N30
\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~2_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\) # ((!\dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\ & 
-- !\dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~2_combout\);

-- Location: LCCOMB_X59_Y38_N20
\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~4_combout\ = (\res_n~input_o\ & (((!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~3_combout\ & !\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~2_combout\)) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \res_n~input_o\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~3_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~1_combout\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~2_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~4_combout\);

-- Location: FF_X59_Y38_N11
\dbg_port_inst|ci_hex_writer_inst|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~0_combout\,
	ena => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\);

-- Location: LCCOMB_X59_Y38_N28
\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & (((\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & !\dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\)) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\))) # (!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & (\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & ((!\dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\,
	datad => \dbg_port_inst|ci_hex_writer_inst|Equal2~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~0_combout\);

-- Location: LCCOMB_X59_Y38_N8
\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~1_combout\ = ((\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & ((\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\) # (\dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\)))) # 
-- (!\res_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \res_n~input_o\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~1_combout\);

-- Location: LCCOMB_X59_Y38_N6
\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~2_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~0_combout\ & (!\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~1_combout\ & ((\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\) # 
-- (\dbg_port_inst|hex_writer_start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_start~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~0_combout\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~1_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~2_combout\);

-- Location: FF_X59_Y38_N23
\dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~4_combout\,
	ena => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~q\);

-- Location: FF_X59_Y38_N31
\dbg_port_inst|ci_hex_writer_inst|state.SHIFT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~q\,
	sload => VCC,
	ena => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\);

-- Location: FF_X59_Y38_N27
\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	sload => VCC,
	ena => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\);

-- Location: FF_X59_Y38_N9
\dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	sload => VCC,
	ena => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\);

-- Location: FF_X59_Y38_N5
\dbg_port_inst|ci_hex_writer_inst|state.COMPLETE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	sload => VCC,
	ena => \dbg_port_inst|ci_hex_writer_inst|state.CALC_SHIFT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|state.COMPLETE~q\);

-- Location: FF_X56_Y40_N9
\dbg_port_inst|ci_hex_writer_inst|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|ci_hex_writer_inst|state.COMPLETE~q\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|done~q\);

-- Location: LCCOMB_X56_Y40_N4
\dbg_port_inst|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector6~1_combout\ = (\dbg_port_inst|Selector6~0_combout\) # ((!\dbg_port_inst|ci_hex_writer_inst|done~q\ & \dbg_port_inst|fsm_state.WAIT_HEX_WRITER~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|done~q\,
	datac => \dbg_port_inst|fsm_state.WAIT_HEX_WRITER~q\,
	datad => \dbg_port_inst|Selector6~0_combout\,
	combout => \dbg_port_inst|Selector6~1_combout\);

-- Location: FF_X56_Y40_N5
\dbg_port_inst|fsm_state.WAIT_HEX_WRITER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector6~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_state.WAIT_HEX_WRITER~q\);

-- Location: FF_X56_Y40_N25
\dbg_port_inst|str_writer_inst|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|str_writer_inst|state.COMPLETE~q\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|done~q\);

-- Location: LCCOMB_X56_Y40_N12
\dbg_port_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector10~0_combout\ = (\dbg_port_inst|fsm_state.PRINT_OK~q\) # ((\dbg_port_inst|fsm_state.PRINT_ERROR~q\) # ((!\dbg_port_inst|str_writer_inst|done~q\ & \dbg_port_inst|fsm_state.WAIT_PRINT_STR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|done~q\,
	datab => \dbg_port_inst|fsm_state.PRINT_OK~q\,
	datac => \dbg_port_inst|fsm_state.WAIT_PRINT_STR~q\,
	datad => \dbg_port_inst|fsm_state.PRINT_ERROR~q\,
	combout => \dbg_port_inst|Selector10~0_combout\);

-- Location: FF_X56_Y40_N13
\dbg_port_inst|fsm_state.WAIT_PRINT_STR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector10~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_state.WAIT_PRINT_STR~q\);

-- Location: LCCOMB_X56_Y40_N22
\dbg_port_inst|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector7~1_combout\ = (\dbg_port_inst|hex_reader_inst|abort~q\ & ((\dbg_port_inst|fsm_state.READ_OPERATION~q\) # ((\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\) # (\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|abort~q\,
	datab => \dbg_port_inst|fsm_state.READ_OPERATION~q\,
	datac => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\,
	datad => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\,
	combout => \dbg_port_inst|Selector7~1_combout\);

-- Location: LCCOMB_X56_Y40_N24
\dbg_port_inst|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector7~2_combout\ = (\dbg_port_inst|fsm_state.WAIT_PRINT_STR~q\ & (((\dbg_port_inst|str_writer_inst|done~q\)))) # (!\dbg_port_inst|fsm_state.WAIT_PRINT_STR~q\ & (\dbg_port_inst|Selector7~1_combout\ & 
-- ((!\dbg_port_inst|fsm_state~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state.WAIT_PRINT_STR~q\,
	datab => \dbg_port_inst|Selector7~1_combout\,
	datac => \dbg_port_inst|str_writer_inst|done~q\,
	datad => \dbg_port_inst|fsm_state~30_combout\,
	combout => \dbg_port_inst|Selector7~2_combout\);

-- Location: LCCOMB_X56_Y40_N8
\dbg_port_inst|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector7~3_combout\ = (\dbg_port_inst|fsm_state.WAIT_HEX_WRITER~q\ & (\dbg_port_inst|ci_hex_writer_inst|done~q\)) # (!\dbg_port_inst|fsm_state.WAIT_HEX_WRITER~q\ & ((\dbg_port_inst|Selector7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|fsm_state.WAIT_HEX_WRITER~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|done~q\,
	datad => \dbg_port_inst|Selector7~2_combout\,
	combout => \dbg_port_inst|Selector7~3_combout\);

-- Location: LCCOMB_X58_Y40_N26
\dbg_port_inst|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector3~1_combout\ = (\dbg_port_inst|fsm_state.READ_COMMAND~q\) # ((\dbg_port_inst|Selector7~3_combout\) # (\dbg_port_inst|Selector7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state.READ_COMMAND~q\,
	datac => \dbg_port_inst|Selector7~3_combout\,
	datad => \dbg_port_inst|Selector7~6_combout\,
	combout => \dbg_port_inst|Selector3~1_combout\);

-- Location: FF_X58_Y40_N3
\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector7~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|Selector3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\);

-- Location: LCCOMB_X59_Y42_N14
\dbg_port_inst|hex_reader_max_length[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_max_length[4]~7_combout\ = (!\dbg_port_inst|hex_reader_inst|value\(3) & (\dbg_port_inst|hex_reader_inst|value\(2) $ (((!\dbg_port_inst|hex_reader_inst|value\(1) & \dbg_port_inst|hex_reader_inst|value\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(3),
	datad => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|hex_reader_max_length[4]~7_combout\);

-- Location: LCCOMB_X58_Y40_N30
\dbg_port_inst|hex_reader_max_length[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_max_length[4]~3_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3)) # ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) $ 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|hex_reader_max_length[4]~3_combout\);

-- Location: LCCOMB_X59_Y40_N18
\dbg_port_inst|hex_reader_max_length[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_max_length[4]~4_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7)) # ((!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5)) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(7),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(6),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5),
	combout => \dbg_port_inst|hex_reader_max_length[4]~4_combout\);

-- Location: LCCOMB_X59_Y40_N24
\dbg_port_inst|hex_reader_max_length[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_max_length[4]~5_combout\ = ((\dbg_port_inst|hex_reader_max_length[4]~3_combout\) # ((\dbg_port_inst|hex_reader_max_length[4]~4_combout\) # (!\dbg_port_inst|fsm_state.READ_COMMAND~q\))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datab => \dbg_port_inst|hex_reader_max_length[4]~3_combout\,
	datac => \dbg_port_inst|fsm_state.READ_COMMAND~q\,
	datad => \dbg_port_inst|hex_reader_max_length[4]~4_combout\,
	combout => \dbg_port_inst|hex_reader_max_length[4]~5_combout\);

-- Location: LCCOMB_X59_Y42_N16
\dbg_port_inst|hex_reader_max_length[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_max_length[0]~8_combout\ = ((\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\ & (\dbg_port_inst|hex_reader_inst|done~q\ & !\dbg_port_inst|hex_reader_max_length[4]~7_combout\))) # 
-- (!\dbg_port_inst|hex_reader_max_length[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\,
	datab => \dbg_port_inst|hex_reader_inst|done~q\,
	datac => \dbg_port_inst|hex_reader_max_length[4]~7_combout\,
	datad => \dbg_port_inst|hex_reader_max_length[4]~5_combout\,
	combout => \dbg_port_inst|hex_reader_max_length[0]~8_combout\);

-- Location: LCCOMB_X60_Y41_N12
\dbg_port_inst|hex_writer_value[31]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[31]~44_combout\ = (!\dbg_port_inst|hex_reader_inst|value\(0) & !\dbg_port_inst|hex_reader_inst|value\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(0),
	datad => \dbg_port_inst|hex_reader_inst|value\(1),
	combout => \dbg_port_inst|hex_writer_value[31]~44_combout\);

-- Location: LCCOMB_X59_Y42_N24
\dbg_port_inst|hex_reader_max_length[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_max_length[0]~10_combout\ = (\dbg_port_inst|hex_reader_inst|value\(0) & (\dbg_port_inst|hex_reader_inst|value\(1) $ (!\dbg_port_inst|hex_reader_inst|value\(2)))) # (!\dbg_port_inst|hex_reader_inst|value\(0) & 
-- ((\dbg_port_inst|hex_reader_inst|value\(1)) # (\dbg_port_inst|hex_reader_inst|value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011011010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(0),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(2),
	combout => \dbg_port_inst|hex_reader_max_length[0]~10_combout\);

-- Location: LCCOMB_X59_Y42_N28
\dbg_port_inst|hex_reader_max_length[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_max_length[0]~6_combout\ = ((\dbg_port_inst|hex_reader_max_length[0]~10_combout\) # ((!\dbg_port_inst|hex_writer_value[31]~44_combout\ & \dbg_port_inst|hex_reader_max_length[4]~2_combout\))) # 
-- (!\dbg_port_inst|hex_reader_max_length[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[31]~44_combout\,
	datab => \dbg_port_inst|hex_reader_max_length[4]~5_combout\,
	datac => \dbg_port_inst|hex_reader_max_length[4]~2_combout\,
	datad => \dbg_port_inst|hex_reader_max_length[0]~10_combout\,
	combout => \dbg_port_inst|hex_reader_max_length[0]~6_combout\);

-- Location: LCCOMB_X59_Y42_N18
\dbg_port_inst|hex_reader_max_length[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_max_length[0]~9_combout\ = (\res_n~input_o\ & (\dbg_port_inst|hex_reader_max_length[0]~8_combout\ & \dbg_port_inst|hex_reader_max_length[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \res_n~input_o\,
	datab => \dbg_port_inst|hex_reader_max_length[0]~8_combout\,
	datad => \dbg_port_inst|hex_reader_max_length[0]~6_combout\,
	combout => \dbg_port_inst|hex_reader_max_length[0]~9_combout\);

-- Location: FF_X60_Y42_N17
\dbg_port_inst|hex_reader_max_length[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_max_length[4]~feeder_combout\,
	sclr => \dbg_port_inst|ALT_INV_fsm_state.WRITE_OPERATION_READ_ADDRESS~q\,
	ena => \dbg_port_inst|hex_reader_max_length[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_max_length\(4));

-- Location: LCCOMB_X57_Y41_N6
\dbg_port_inst|hex_reader_inst|LessThan11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|LessThan11~0_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(6)) # ((\dbg_port_inst|hex_reader_inst|current_length\(5)) # ((\dbg_port_inst|hex_reader_inst|current_length\(4) & 
-- !\dbg_port_inst|hex_reader_max_length\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(6),
	datab => \dbg_port_inst|hex_reader_inst|current_length\(4),
	datac => \dbg_port_inst|hex_reader_max_length\(4),
	datad => \dbg_port_inst|hex_reader_inst|current_length\(5),
	combout => \dbg_port_inst|hex_reader_inst|LessThan11~0_combout\);

-- Location: LCCOMB_X58_Y42_N16
\dbg_port_inst|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector16~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & (!\dbg_port_inst|hex_reader_inst|value\(2) & \dbg_port_inst|hex_reader_inst|value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|Selector16~0_combout\);

-- Location: FF_X58_Y42_N17
\dbg_port_inst|hex_reader_max_length[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector16~0_combout\,
	asdata => VCC,
	sload => \dbg_port_inst|ALT_INV_fsm_state.WRITE_OPERATION_READ_ADDRESS~q\,
	ena => \dbg_port_inst|hex_reader_max_length[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_max_length\(2));

-- Location: LCCOMB_X60_Y42_N10
\dbg_port_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector18~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & (\dbg_port_inst|hex_reader_inst|value\(2))) # (!\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_reader_inst|value\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|Selector18~0_combout\);

-- Location: FF_X60_Y42_N11
\dbg_port_inst|hex_reader_max_length[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector18~0_combout\,
	sclr => \dbg_port_inst|ALT_INV_fsm_state.WRITE_OPERATION_READ_ADDRESS~q\,
	ena => \dbg_port_inst|hex_reader_max_length[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_max_length\(0));

-- Location: LCCOMB_X57_Y41_N16
\dbg_port_inst|hex_reader_inst|LessThan11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|LessThan11~1_combout\ = (\dbg_port_inst|hex_reader_max_length\(1) & (\dbg_port_inst|hex_reader_inst|current_length\(0) & (\dbg_port_inst|hex_reader_inst|current_length\(1) & !\dbg_port_inst|hex_reader_max_length\(0)))) # 
-- (!\dbg_port_inst|hex_reader_max_length\(1) & ((\dbg_port_inst|hex_reader_inst|current_length\(1)) # ((\dbg_port_inst|hex_reader_inst|current_length\(0) & !\dbg_port_inst|hex_reader_max_length\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_max_length\(1),
	datab => \dbg_port_inst|hex_reader_inst|current_length\(0),
	datac => \dbg_port_inst|hex_reader_inst|current_length\(1),
	datad => \dbg_port_inst|hex_reader_max_length\(0),
	combout => \dbg_port_inst|hex_reader_inst|LessThan11~1_combout\);

-- Location: LCCOMB_X57_Y41_N10
\dbg_port_inst|hex_reader_inst|LessThan11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|LessThan11~2_combout\ = (\dbg_port_inst|hex_reader_inst|current_length\(3)) # ((\dbg_port_inst|hex_reader_max_length\(2) & (\dbg_port_inst|hex_reader_inst|LessThan11~1_combout\ & 
-- \dbg_port_inst|hex_reader_inst|current_length\(2))) # (!\dbg_port_inst|hex_reader_max_length\(2) & ((\dbg_port_inst|hex_reader_inst|LessThan11~1_combout\) # (\dbg_port_inst|hex_reader_inst|current_length\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_max_length\(2),
	datab => \dbg_port_inst|hex_reader_inst|LessThan11~1_combout\,
	datac => \dbg_port_inst|hex_reader_inst|current_length\(3),
	datad => \dbg_port_inst|hex_reader_inst|current_length\(2),
	combout => \dbg_port_inst|hex_reader_inst|LessThan11~2_combout\);

-- Location: LCCOMB_X57_Y41_N12
\dbg_port_inst|hex_reader_inst|LessThan11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|LessThan11~3_combout\ = (\dbg_port_inst|hex_reader_inst|LessThan11~0_combout\) # ((\dbg_port_inst|hex_reader_inst|LessThan11~2_combout\ & (\dbg_port_inst|hex_reader_inst|current_length\(4) $ 
-- (!\dbg_port_inst|hex_reader_max_length\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|LessThan11~0_combout\,
	datab => \dbg_port_inst|hex_reader_inst|current_length\(4),
	datac => \dbg_port_inst|hex_reader_max_length\(4),
	datad => \dbg_port_inst|hex_reader_inst|LessThan11~2_combout\,
	combout => \dbg_port_inst|hex_reader_inst|LessThan11~3_combout\);

-- Location: LCCOMB_X57_Y41_N0
\dbg_port_inst|hex_reader_inst|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~8_combout\ = (!\dbg_port_inst|hex_reader_inst|current_length\(1) & (!\dbg_port_inst|hex_reader_inst|current_length\(3) & (!\dbg_port_inst|hex_reader_inst|current_length\(0) & 
-- !\dbg_port_inst|hex_reader_inst|current_length\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(1),
	datab => \dbg_port_inst|hex_reader_inst|current_length\(3),
	datac => \dbg_port_inst|hex_reader_inst|current_length\(0),
	datad => \dbg_port_inst|hex_reader_inst|current_length\(2),
	combout => \dbg_port_inst|hex_reader_inst|process_0~8_combout\);

-- Location: LCCOMB_X57_Y41_N2
\dbg_port_inst|hex_reader_inst|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~9_combout\ = ((\dbg_port_inst|hex_reader_inst|process_0~8_combout\ & (!\dbg_port_inst|hex_reader_inst|current_length\(4) & !\dbg_port_inst|hex_reader_inst|current_length\(5)))) # 
-- (!\dbg_port_inst|hex_reader_inst|current_length\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|current_length\(6),
	datab => \dbg_port_inst|hex_reader_inst|process_0~8_combout\,
	datac => \dbg_port_inst|hex_reader_inst|current_length\(4),
	datad => \dbg_port_inst|hex_reader_inst|current_length\(5),
	combout => \dbg_port_inst|hex_reader_inst|process_0~9_combout\);

-- Location: LCCOMB_X57_Y40_N18
\dbg_port_inst|hex_reader_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector7~0_combout\ = (\dbg_port_inst|hex_reader_inst|LessThan11~3_combout\ & ((!\dbg_port_inst|hex_reader_inst|process_0~9_combout\) # (!\dbg_port_inst|hex_reader_inst|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|process_0~10_combout\,
	datac => \dbg_port_inst|hex_reader_inst|LessThan11~3_combout\,
	datad => \dbg_port_inst|hex_reader_inst|process_0~9_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector7~0_combout\);

-- Location: LCCOMB_X59_Y40_N8
\dbg_port_inst|hex_reader_inst|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector7~1_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & (!\dbg_port_inst|hex_reader_inst|process_0~7_combout\ & ((!\dbg_port_inst|Mux0~1_combout\) # (!\dbg_port_inst|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Mux0~3_combout\,
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_port_inst|hex_reader_inst|process_0~7_combout\,
	datad => \dbg_port_inst|Mux0~1_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector7~1_combout\);

-- Location: LCCOMB_X58_Y39_N14
\dbg_port_inst|hex_reader_inst|expect_leading_space~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|expect_leading_space~4_combout\ = (\dbg_port_inst|hex_reader_inst|state.IDLE~q\ & (\dbg_port_inst|hex_reader_inst|Selector7~1_combout\ & ((!\dbg_port_inst|hex_reader_inst|state~21_combout\) # 
-- (!\dbg_port_inst|hex_reader_inst|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|process_0~2_combout\,
	datab => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_reader_inst|Selector7~1_combout\,
	datad => \dbg_port_inst|hex_reader_inst|state~21_combout\,
	combout => \dbg_port_inst|hex_reader_inst|expect_leading_space~4_combout\);

-- Location: LCCOMB_X58_Y39_N22
\dbg_port_inst|hex_reader_inst|expect_leading_space~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|expect_leading_space~5_combout\ = (\dbg_port_inst|hex_reader_start~q\ & (((!\dbg_port_inst|hex_reader_inst|expect_leading_space~4_combout\ & \dbg_port_inst|hex_reader_inst|expect_leading_space~q\)) # 
-- (!\dbg_port_inst|hex_reader_inst|state.IDLE~q\))) # (!\dbg_port_inst|hex_reader_start~q\ & (!\dbg_port_inst|hex_reader_inst|expect_leading_space~4_combout\ & (\dbg_port_inst|hex_reader_inst|expect_leading_space~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_start~q\,
	datab => \dbg_port_inst|hex_reader_inst|expect_leading_space~4_combout\,
	datac => \dbg_port_inst|hex_reader_inst|expect_leading_space~q\,
	datad => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	combout => \dbg_port_inst|hex_reader_inst|expect_leading_space~5_combout\);

-- Location: FF_X58_Y39_N23
\dbg_port_inst|hex_reader_inst|expect_leading_space\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|expect_leading_space~5_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|expect_leading_space~q\);

-- Location: LCCOMB_X58_Y39_N12
\dbg_port_inst|hex_reader_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector4~0_combout\ = (!\dbg_port_inst|hex_reader_inst|expect_leading_space~q\ & (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|process_0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|expect_leading_space~q\,
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|process_0~7_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector4~0_combout\);

-- Location: FF_X58_Y39_N13
\dbg_port_inst|hex_reader_inst|state.CHECK_LENGTH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector4~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|state.CHECK_LENGTH~q\);

-- Location: LCCOMB_X58_Y39_N24
\dbg_port_inst|hex_reader_inst|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector7~2_combout\ = (\dbg_port_inst|hex_reader_inst|Selector7~0_combout\ & ((\dbg_port_inst|hex_reader_inst|state.CHECK_LENGTH~q\) # ((\dbg_port_inst|hex_reader_inst|Selector7~1_combout\ & 
-- \dbg_port_inst|hex_reader_inst|state~22_combout\)))) # (!\dbg_port_inst|hex_reader_inst|Selector7~0_combout\ & (\dbg_port_inst|hex_reader_inst|Selector7~1_combout\ & (\dbg_port_inst|hex_reader_inst|state~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|Selector7~0_combout\,
	datab => \dbg_port_inst|hex_reader_inst|Selector7~1_combout\,
	datac => \dbg_port_inst|hex_reader_inst|state~22_combout\,
	datad => \dbg_port_inst|hex_reader_inst|state.CHECK_LENGTH~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector7~2_combout\);

-- Location: FF_X58_Y39_N25
\dbg_port_inst|hex_reader_inst|state.COMPLETE_ERROR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector7~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|state.COMPLETE_ERROR~q\);

-- Location: FF_X59_Y40_N21
\dbg_port_inst|hex_reader_inst|parse_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|state.COMPLETE_ERROR~q\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|parse_error~q\);

-- Location: LCCOMB_X56_Y40_N16
\dbg_port_inst|fsm_state~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|fsm_state~30_combout\ = (\dbg_port_inst|hex_reader_inst|done~q\) # (\dbg_port_inst|hex_reader_inst|parse_error~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|done~q\,
	datad => \dbg_port_inst|hex_reader_inst|parse_error~q\,
	combout => \dbg_port_inst|fsm_state~30_combout\);

-- Location: LCCOMB_X61_Y43_N20
\dbg_port_inst|fsm_state~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|fsm_state~35_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & (\dbg_port_inst|hex_reader_inst|value\(3) & ((\dbg_port_inst|hex_reader_inst|value\(1)) # (!\dbg_port_inst|hex_reader_inst|value\(0))))) # 
-- (!\dbg_port_inst|hex_reader_inst|value\(2) & (\dbg_port_inst|hex_reader_inst|value\(1) $ (((\dbg_port_inst|hex_reader_inst|value\(0) & \dbg_port_inst|hex_reader_inst|value\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(0),
	datac => \dbg_port_inst|hex_reader_inst|value\(3),
	datad => \dbg_port_inst|hex_reader_inst|value\(1),
	combout => \dbg_port_inst|fsm_state~35_combout\);

-- Location: LCCOMB_X60_Y40_N24
\dbg_port_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector8~0_combout\ = (\dbg_port_inst|fsm_state~35_combout\ & (\dbg_port_inst|hex_reader_inst|done~q\ & \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state~35_combout\,
	datac => \dbg_port_inst|hex_reader_inst|done~q\,
	datad => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\,
	combout => \dbg_port_inst|Selector8~0_combout\);

-- Location: LCCOMB_X56_Y40_N14
\dbg_port_inst|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector8~1_combout\ = (\dbg_port_inst|Selector8~0_combout\) # ((!\dbg_port_inst|hex_reader_inst|abort~q\ & (!\dbg_port_inst|fsm_state~30_combout\ & \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|abort~q\,
	datab => \dbg_port_inst|fsm_state~30_combout\,
	datac => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\,
	datad => \dbg_port_inst|Selector8~0_combout\,
	combout => \dbg_port_inst|Selector8~1_combout\);

-- Location: FF_X56_Y40_N15
\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector8~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\);

-- Location: LCCOMB_X60_Y40_N30
\dbg_port_inst|write_address[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|write_address[3]~0_combout\ = (\dbg_port_inst|hex_reader_inst|done~q\ & \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|done~q\,
	datad => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\,
	combout => \dbg_port_inst|write_address[3]~0_combout\);

-- Location: FF_X60_Y40_N7
\dbg_port_inst|write_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(0),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|write_address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|write_address\(0));

-- Location: FF_X60_Y40_N5
\dbg_port_inst|write_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(2),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|write_address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|write_address\(2));

-- Location: FF_X60_Y40_N27
\dbg_port_inst|write_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(3),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|write_address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|write_address\(3));

-- Location: FF_X60_Y40_N1
\dbg_port_inst|write_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(1),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|write_address[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|write_address\(1));

-- Location: LCCOMB_X60_Y40_N26
\dbg_port_inst|fsm_state~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|fsm_state~34_combout\ = (\dbg_port_inst|write_address\(2) & (((\dbg_port_inst|write_address\(0) & !\dbg_port_inst|write_address\(1))) # (!\dbg_port_inst|write_address\(3)))) # (!\dbg_port_inst|write_address\(2) & 
-- (\dbg_port_inst|write_address\(1) $ (((!\dbg_port_inst|write_address\(3)) # (!\dbg_port_inst|write_address\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(0),
	datab => \dbg_port_inst|write_address\(2),
	datac => \dbg_port_inst|write_address\(3),
	datad => \dbg_port_inst|write_address\(1),
	combout => \dbg_port_inst|fsm_state~34_combout\);

-- Location: LCCOMB_X56_Y40_N28
\dbg_port_inst|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector11~2_combout\ = (\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\ & (\dbg_port_inst|hex_reader_inst|done~q\ & !\dbg_port_inst|fsm_state~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\,
	datac => \dbg_port_inst|hex_reader_inst|done~q\,
	datad => \dbg_port_inst|fsm_state~34_combout\,
	combout => \dbg_port_inst|Selector11~2_combout\);

-- Location: FF_X56_Y40_N29
\dbg_port_inst|fsm_state.PRINT_OK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector11~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_state.PRINT_OK~q\);

-- Location: LCCOMB_X59_Y40_N22
\dbg_port_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector0~0_combout\ = (!\dbg_port_inst|fsm_state.WAIT_READ~q\ & (!\dbg_port_inst|fsm_state.PRINT_ERROR~q\ & !\dbg_port_inst|fsm_state.PRINT_OK~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|fsm_state.WAIT_READ~q\,
	datac => \dbg_port_inst|fsm_state.PRINT_ERROR~q\,
	datad => \dbg_port_inst|fsm_state.PRINT_OK~q\,
	combout => \dbg_port_inst|Selector0~0_combout\);

-- Location: LCCOMB_X60_Y40_N18
\dbg_port_inst|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector7~4_combout\ = (\dbg_port_inst|fsm_state.READ_OPERATION~q\) # ((\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\) # (\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|fsm_state.READ_OPERATION~q\,
	datac => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\,
	datad => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\,
	combout => \dbg_port_inst|Selector7~4_combout\);

-- Location: LCCOMB_X59_Y40_N6
\dbg_port_inst|Selector7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector7~6_combout\ = ((\dbg_port_inst|Selector7~5_combout\) # ((\dbg_port_inst|fsm_state~30_combout\ & \dbg_port_inst|Selector7~4_combout\))) # (!\dbg_port_inst|Selector0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Selector0~0_combout\,
	datab => \dbg_port_inst|Selector7~5_combout\,
	datac => \dbg_port_inst|fsm_state~30_combout\,
	datad => \dbg_port_inst|Selector7~4_combout\,
	combout => \dbg_port_inst|Selector7~6_combout\);

-- Location: LCCOMB_X59_Y40_N4
\dbg_port_inst|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector0~1_combout\ = (\dbg_port_inst|Selector7~3_combout\ & (((\dbg_port_inst|Selector0~0_combout\)))) # (!\dbg_port_inst|Selector7~3_combout\ & (!\dbg_port_inst|Selector7~6_combout\ & ((!\dbg_port_inst|fsm_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Selector7~6_combout\,
	datab => \dbg_port_inst|Selector7~3_combout\,
	datac => \dbg_port_inst|Selector0~0_combout\,
	datad => \dbg_port_inst|fsm_state.IDLE~q\,
	combout => \dbg_port_inst|Selector0~1_combout\);

-- Location: LCCOMB_X59_Y40_N2
\dbg_port_inst|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector0~2_combout\ = (\dbg_port_inst|fsm_state.READ_COMMAND~q\ & (((!\dbg_port_inst|Mux0~1_combout\)) # (!\dbg_port_inst|Mux0~3_combout\))) # (!\dbg_port_inst|fsm_state.READ_COMMAND~q\ & (((!\dbg_port_inst|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Mux0~3_combout\,
	datab => \dbg_port_inst|fsm_state.READ_COMMAND~q\,
	datac => \dbg_port_inst|Selector0~1_combout\,
	datad => \dbg_port_inst|Mux0~1_combout\,
	combout => \dbg_port_inst|Selector0~2_combout\);

-- Location: FF_X59_Y40_N3
\dbg_port_inst|fsm_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector0~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_state.IDLE~q\);

-- Location: LCCOMB_X59_Y40_N0
\dbg_port_inst|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector7~5_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\ & !\dbg_port_inst|fsm_state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	datad => \dbg_port_inst|fsm_state.IDLE~q\,
	combout => \dbg_port_inst|Selector7~5_combout\);

-- Location: FF_X59_Y40_N1
\dbg_port_inst|fsm_rx_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector7~5_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_rx_rd~q\);

-- Location: LCCOMB_X60_Y39_N0
\dbg_port_inst|serial_port_inst|receiver_fifo|rd_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\ & ((\dbg_port_inst|hex_reader_inst|rx_rd~q\) # (\dbg_port_inst|fsm_rx_rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|rx_rd~q\,
	datac => \dbg_port_inst|fsm_rx_rd~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\);

-- Location: FF_X61_Y37_N25
\dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address[0]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0));

-- Location: LCCOMB_X60_Y37_N8
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\ = !\dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|read_address\(0),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\);

-- Location: FF_X60_Y37_N9
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(2));

-- Location: LCCOMB_X61_Y37_N20
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[1]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(0),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X61_Y37_N21
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(1));

-- Location: FF_X61_Y37_N17
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(4));

-- Location: LCCOMB_X61_Y37_N6
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(1),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X61_Y37_N7
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(3));

-- Location: LCCOMB_X61_Y37_N16
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(2) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(1) & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(4) $ (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(3))))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(2) & 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(1) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(4) $ (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(2),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(4),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(3),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23_combout\);

-- Location: FF_X61_Y37_N27
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_fifo|wr_int~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(0));

-- Location: LCCOMB_X61_Y37_N12
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[5]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(2),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X61_Y37_N13
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(5));

-- Location: FF_X61_Y37_N15
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_fifo|write_address\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(7));

-- Location: FF_X61_Y37_N11
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(6));

-- Location: LCCOMB_X61_Y37_N8
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|Add0~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X61_Y37_N9
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(8));

-- Location: LCCOMB_X61_Y37_N10
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(5) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(6) & 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(7) $ (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(8))))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(5) & 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(6) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(7) $ (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(5),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(7),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(6),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(8),
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24_combout\);

-- Location: LCCOMB_X61_Y37_N26
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23_combout\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(0) & 
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~23_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~24_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\);

-- Location: LCCOMB_X59_Y37_N28
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X59_Y37_N29
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(12));

-- Location: FF_X63_Y37_N7
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|receiver_inst|data_out\(1),
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~15_q\);

-- Location: LCCOMB_X63_Y37_N6
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~15_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~15_q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33_combout\);

-- Location: LCCOMB_X63_Y37_N2
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~34_combout\ = (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(11))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\ & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(12) & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33_combout\))) # 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(12) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(11),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~25_combout\,
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram_rtl_0_bypass\(12),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~33_combout\,
	combout => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~34_combout\);

-- Location: FF_X63_Y37_N3
\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|ram~34_combout\,
	ena => \dbg_port_inst|serial_port_inst|receiver_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1));

-- Location: LCCOMB_X59_Y39_N10
\dbg_port_inst|hex_reader_inst|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~1_combout\ = ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1)) # 
-- (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2))))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(5),
	combout => \dbg_port_inst|hex_reader_inst|process_0~1_combout\);

-- Location: LCCOMB_X59_Y39_N28
\dbg_port_inst|hex_reader_inst|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector79~0_combout\ = \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2) $ (((\dbg_port_inst|hex_reader_inst|Add3~0_combout\ & ((\dbg_port_inst|hex_reader_inst|process_0~1_combout\) # 
-- (!\dbg_port_inst|hex_reader_inst|process_0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|process_0~1_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	datac => \dbg_port_inst|hex_reader_inst|Add3~0_combout\,
	datad => \dbg_port_inst|hex_reader_inst|process_0~0_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector79~0_combout\);

-- Location: FF_X59_Y39_N29
\dbg_port_inst|hex_reader_inst|value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector79~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|hex_reader_inst|ALT_INV_state.PROCESS_CHAR~q\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(2));

-- Location: LCCOMB_X59_Y42_N8
\dbg_port_inst|hex_reader_max_length[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_max_length[4]~2_combout\ = (!\dbg_port_inst|hex_reader_inst|value\(2) & !\dbg_port_inst|hex_reader_inst|value\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(3),
	combout => \dbg_port_inst|hex_reader_max_length[4]~2_combout\);

-- Location: FF_X59_Y42_N9
\dbg_port_inst|hex_reader_max_length[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_max_length[4]~2_combout\,
	asdata => \~GND~combout\,
	sclr => \dbg_port_inst|ALT_INV_fsm_state.WRITE_OPERATION_READ_ADDRESS~q\,
	sload => \dbg_port_inst|hex_reader_inst|value\(0),
	ena => \dbg_port_inst|hex_reader_max_length[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_max_length\(1));

-- Location: LCCOMB_X57_Y41_N4
\dbg_port_inst|hex_reader_inst|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|process_0~10_combout\ = (!\dbg_port_inst|hex_reader_max_length\(1) & (!\dbg_port_inst|hex_reader_max_length\(0) & (!\dbg_port_inst|hex_reader_max_length\(4) & !\dbg_port_inst|hex_reader_max_length\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_max_length\(1),
	datab => \dbg_port_inst|hex_reader_max_length\(0),
	datac => \dbg_port_inst|hex_reader_max_length\(4),
	datad => \dbg_port_inst|hex_reader_max_length\(2),
	combout => \dbg_port_inst|hex_reader_inst|process_0~10_combout\);

-- Location: LCCOMB_X57_Y40_N16
\dbg_port_inst|hex_reader_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector6~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.CHECK_LENGTH~q\ & (((\dbg_port_inst|hex_reader_inst|process_0~10_combout\ & \dbg_port_inst|hex_reader_inst|process_0~9_combout\)) # 
-- (!\dbg_port_inst|hex_reader_inst|LessThan11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|process_0~10_combout\,
	datab => \dbg_port_inst|hex_reader_inst|process_0~9_combout\,
	datac => \dbg_port_inst|hex_reader_inst|state.CHECK_LENGTH~q\,
	datad => \dbg_port_inst|hex_reader_inst|LessThan11~3_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector6~0_combout\);

-- Location: FF_X57_Y40_N17
\dbg_port_inst|hex_reader_inst|state.COMPLETE_DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector6~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|state.COMPLETE_DONE~q\);

-- Location: FF_X58_Y43_N25
\dbg_port_inst|hex_reader_inst|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|state.COMPLETE_DONE~q\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|done~q\);

-- Location: LCCOMB_X59_Y40_N20
\dbg_port_inst|Selector9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector9~4_combout\ = (!\dbg_port_inst|hex_reader_inst|done~q\ & ((\dbg_port_inst|hex_reader_inst|parse_error~q\) # ((\dbg_port_inst|fsm_state.PRINT_ERROR~q\ & !\dbg_port_inst|hex_reader_inst|abort~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state.PRINT_ERROR~q\,
	datab => \dbg_port_inst|hex_reader_inst|abort~q\,
	datac => \dbg_port_inst|hex_reader_inst|parse_error~q\,
	datad => \dbg_port_inst|hex_reader_inst|done~q\,
	combout => \dbg_port_inst|Selector9~4_combout\);

-- Location: LCCOMB_X58_Y40_N28
\dbg_port_inst|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Mux4~0_combout\ = (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1) & (\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0) $ 
-- (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(3),
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(1),
	datac => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(0),
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|Mux4~0_combout\);

-- Location: LCCOMB_X59_Y40_N12
\dbg_port_inst|Selector9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector9~5_combout\ = ((\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & ((!\dbg_port_inst|Mux4~0_combout\))) # (!\dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4) & 
-- (!\dbg_port_inst|Mux0~0_combout\))) # (!\dbg_port_inst|Mux0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Mux0~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|receiver_fifo|memory_inst|rd1_data\(4),
	datac => \dbg_port_inst|Mux4~0_combout\,
	datad => \dbg_port_inst|Mux0~1_combout\,
	combout => \dbg_port_inst|Selector9~5_combout\);

-- Location: LCCOMB_X60_Y40_N8
\dbg_port_inst|Selector9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector9~6_combout\ = (\dbg_port_inst|fsm_state.READ_COMMAND~q\ & ((\dbg_port_inst|Selector9~5_combout\) # ((\dbg_port_inst|Selector9~4_combout\ & \dbg_port_inst|Selector7~4_combout\)))) # (!\dbg_port_inst|fsm_state.READ_COMMAND~q\ & 
-- (\dbg_port_inst|Selector9~4_combout\ & ((\dbg_port_inst|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state.READ_COMMAND~q\,
	datab => \dbg_port_inst|Selector9~4_combout\,
	datac => \dbg_port_inst|Selector9~5_combout\,
	datad => \dbg_port_inst|Selector7~4_combout\,
	combout => \dbg_port_inst|Selector9~6_combout\);

-- Location: LCCOMB_X60_Y40_N14
\dbg_port_inst|Selector9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector9~9_combout\ = (\dbg_port_inst|fsm_state~32_combout\ & (\dbg_port_inst|hex_reader_inst|value\(1) & (\dbg_port_inst|hex_reader_inst|value\(3) & \dbg_port_inst|fsm_state.READ_OPERATION~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state~32_combout\,
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(3),
	datad => \dbg_port_inst|fsm_state.READ_OPERATION~q\,
	combout => \dbg_port_inst|Selector9~9_combout\);

-- Location: LCCOMB_X60_Y40_N10
\dbg_port_inst|Selector9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector9~7_combout\ = (\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\ & (((\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\ & \dbg_port_inst|fsm_state~34_combout\)) # (!\dbg_port_inst|fsm_state~35_combout\))) # 
-- (!\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\ & (\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\ & ((\dbg_port_inst|fsm_state~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_ADDRESS~q\,
	datab => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\,
	datac => \dbg_port_inst|fsm_state~35_combout\,
	datad => \dbg_port_inst|fsm_state~34_combout\,
	combout => \dbg_port_inst|Selector9~7_combout\);

-- Location: LCCOMB_X60_Y40_N20
\dbg_port_inst|Selector9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector9~8_combout\ = (\dbg_port_inst|Selector9~6_combout\) # ((\dbg_port_inst|hex_reader_inst|done~q\ & ((\dbg_port_inst|Selector9~9_combout\) # (\dbg_port_inst|Selector9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|done~q\,
	datab => \dbg_port_inst|Selector9~6_combout\,
	datac => \dbg_port_inst|Selector9~9_combout\,
	datad => \dbg_port_inst|Selector9~7_combout\,
	combout => \dbg_port_inst|Selector9~8_combout\);

-- Location: FF_X60_Y40_N21
\dbg_port_inst|fsm_state.PRINT_ERROR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector9~8_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_state.PRINT_ERROR~q\);

-- Location: LCCOMB_X59_Y40_N10
\dbg_port_inst|fsm_state~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|fsm_state~33_combout\ = (\dbg_port_inst|fsm_state.PRINT_ERROR~q\) # (\dbg_port_inst|fsm_state.PRINT_OK~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|fsm_state.PRINT_ERROR~q\,
	datad => \dbg_port_inst|fsm_state.PRINT_OK~q\,
	combout => \dbg_port_inst|fsm_state~33_combout\);

-- Location: LCCOMB_X59_Y40_N14
\dbg_port_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector1~0_combout\ = (!\dbg_port_inst|fsm_state~33_combout\ & (!\dbg_port_inst|fsm_state.READ_COMMAND~q\ & (!\dbg_port_inst|fsm_state.WAIT_READ~q\ & \dbg_port_inst|Selector7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state~33_combout\,
	datab => \dbg_port_inst|fsm_state.READ_COMMAND~q\,
	datac => \dbg_port_inst|fsm_state.WAIT_READ~q\,
	datad => \dbg_port_inst|Selector7~5_combout\,
	combout => \dbg_port_inst|Selector1~0_combout\);

-- Location: FF_X59_Y40_N15
\dbg_port_inst|fsm_state.WAIT_READ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector1~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_state.WAIT_READ~q\);

-- Location: FF_X59_Y40_N25
\dbg_port_inst|fsm_state.READ_COMMAND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|fsm_state.WAIT_READ~q\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|fsm_state.READ_COMMAND~q\);

-- Location: LCCOMB_X58_Y40_N0
\dbg_port_inst|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector12~1_combout\ = (\dbg_port_inst|Selector8~0_combout\) # ((\dbg_port_inst|fsm_state.READ_COMMAND~q\ & (\dbg_port_inst|Mux4~0_combout\ & \dbg_port_inst|Selector12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state.READ_COMMAND~q\,
	datab => \dbg_port_inst|Mux4~0_combout\,
	datac => \dbg_port_inst|Selector8~0_combout\,
	datad => \dbg_port_inst|Selector12~0_combout\,
	combout => \dbg_port_inst|Selector12~1_combout\);

-- Location: FF_X58_Y40_N1
\dbg_port_inst|hex_reader_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector12~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_start~q\);

-- Location: LCCOMB_X58_Y39_N2
\dbg_port_inst|hex_reader_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector0~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.COMPLETE_DONE~q\) # ((\dbg_port_inst|hex_reader_inst|state.COMPLETE_ABORT~q\) # ((!\dbg_port_inst|hex_reader_start~q\ & 
-- !\dbg_port_inst|hex_reader_inst|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_start~q\,
	datab => \dbg_port_inst|hex_reader_inst|state.COMPLETE_DONE~q\,
	datac => \dbg_port_inst|hex_reader_inst|state.COMPLETE_ABORT~q\,
	datad => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector0~0_combout\);

-- Location: LCCOMB_X58_Y39_N0
\dbg_port_inst|hex_reader_inst|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector0~1_combout\ = (!\dbg_port_inst|hex_reader_inst|Selector0~0_combout\ & !\dbg_port_inst|hex_reader_inst|state.COMPLETE_ERROR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|Selector0~0_combout\,
	datad => \dbg_port_inst|hex_reader_inst|state.COMPLETE_ERROR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector0~1_combout\);

-- Location: FF_X58_Y39_N1
\dbg_port_inst|hex_reader_inst|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector0~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|state.IDLE~q\);

-- Location: LCCOMB_X60_Y39_N10
\dbg_port_inst|hex_reader_inst|value[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|value[1]~4_combout\ = (\dbg_port_inst|hex_reader_inst|state.IDLE~q\) # (!\dbg_port_inst|hex_reader_start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_reader_start~q\,
	combout => \dbg_port_inst|hex_reader_inst|value[1]~4_combout\);

-- Location: LCCOMB_X58_Y39_N6
\dbg_port_inst|hex_reader_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector1~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & ((\dbg_port_inst|hex_reader_inst|process_0~7_combout\ & ((\dbg_port_inst|hex_reader_inst|expect_leading_space~q\))) # 
-- (!\dbg_port_inst|hex_reader_inst|process_0~7_combout\ & (!\dbg_port_inst|hex_reader_inst|state~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datab => \dbg_port_inst|hex_reader_inst|state~22_combout\,
	datac => \dbg_port_inst|hex_reader_inst|expect_leading_space~q\,
	datad => \dbg_port_inst|hex_reader_inst|process_0~7_combout\,
	combout => \dbg_port_inst|hex_reader_inst|Selector1~0_combout\);

-- Location: LCCOMB_X60_Y39_N28
\dbg_port_inst|hex_reader_inst|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector1~1_combout\ = ((\dbg_port_inst|hex_reader_inst|Selector1~0_combout\) # ((\dbg_port_inst|hex_reader_inst|state.READ_CHAR~q\ & !\dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\))) # 
-- (!\dbg_port_inst|hex_reader_inst|value[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value[1]~4_combout\,
	datab => \dbg_port_inst|hex_reader_inst|Selector1~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|state.READ_CHAR~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector1~1_combout\);

-- Location: FF_X60_Y39_N29
\dbg_port_inst|hex_reader_inst|state.READ_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector1~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|state.READ_CHAR~q\);

-- Location: LCCOMB_X60_Y39_N30
\dbg_port_inst|hex_reader_inst|rx_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|rx_rd~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.READ_CHAR~q\ & \dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.READ_CHAR~q\,
	datad => \dbg_port_inst|serial_port_inst|receiver_fifo|empty_int~q\,
	combout => \dbg_port_inst|hex_reader_inst|rx_rd~0_combout\);

-- Location: FF_X60_Y39_N31
\dbg_port_inst|hex_reader_inst|rx_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|rx_rd~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|rx_rd~q\);

-- Location: FF_X60_Y39_N25
\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|rx_rd~q\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\);

-- Location: LCCOMB_X61_Y41_N0
\dbg_port_inst|hex_reader_inst|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector77~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(0) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|value\(0),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector77~0_combout\);

-- Location: FF_X61_Y41_N1
\dbg_port_inst|hex_reader_inst|value[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector77~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(4));

-- Location: LCCOMB_X61_Y41_N6
\dbg_port_inst|hex_reader_inst|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector73~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(4),
	combout => \dbg_port_inst|hex_reader_inst|Selector73~0_combout\);

-- Location: FF_X61_Y41_N7
\dbg_port_inst|hex_reader_inst|value[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector73~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(8));

-- Location: LCCOMB_X61_Y41_N18
\dbg_port_inst|hex_reader_inst|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector69~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(8),
	combout => \dbg_port_inst|hex_reader_inst|Selector69~0_combout\);

-- Location: FF_X61_Y41_N19
\dbg_port_inst|hex_reader_inst|value[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector69~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(12));

-- Location: LCCOMB_X65_Y43_N14
\dbg_port_inst|hex_reader_inst|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector65~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(12),
	combout => \dbg_port_inst|hex_reader_inst|Selector65~0_combout\);

-- Location: FF_X65_Y43_N15
\dbg_port_inst|hex_reader_inst|value[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector65~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(16));

-- Location: LCCOMB_X65_Y43_N24
\dbg_port_inst|hex_reader_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector61~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(16) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|value\(16),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector61~0_combout\);

-- Location: FF_X65_Y43_N25
\dbg_port_inst|hex_reader_inst|value[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector61~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(20));

-- Location: LCCOMB_X65_Y43_N18
\dbg_port_inst|hex_reader_inst|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector57~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(20),
	combout => \dbg_port_inst|hex_reader_inst|Selector57~0_combout\);

-- Location: FF_X65_Y43_N19
\dbg_port_inst|hex_reader_inst|value[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector57~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(24));

-- Location: LCCOMB_X65_Y43_N12
\dbg_port_inst|hex_reader_inst|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector53~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(24),
	combout => \dbg_port_inst|hex_reader_inst|Selector53~0_combout\);

-- Location: FF_X65_Y43_N13
\dbg_port_inst|hex_reader_inst|value[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector53~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(28));

-- Location: LCCOMB_X65_Y43_N6
\dbg_port_inst|hex_reader_inst|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector49~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(28),
	combout => \dbg_port_inst|hex_reader_inst|Selector49~0_combout\);

-- Location: FF_X65_Y43_N7
\dbg_port_inst|hex_reader_inst|value[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector49~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(32));

-- Location: LCCOMB_X65_Y43_N0
\dbg_port_inst|hex_reader_inst|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector45~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(32),
	combout => \dbg_port_inst|hex_reader_inst|Selector45~0_combout\);

-- Location: FF_X65_Y43_N1
\dbg_port_inst|hex_reader_inst|value[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector45~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(36));

-- Location: LCCOMB_X65_Y43_N26
\dbg_port_inst|hex_reader_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector41~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(36),
	combout => \dbg_port_inst|hex_reader_inst|Selector41~0_combout\);

-- Location: FF_X65_Y43_N27
\dbg_port_inst|hex_reader_inst|value[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector41~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(40));

-- Location: LCCOMB_X65_Y43_N4
\dbg_port_inst|hex_reader_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector37~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(40) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(40),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector37~0_combout\);

-- Location: FF_X65_Y43_N5
\dbg_port_inst|hex_reader_inst|value[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector37~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(44));

-- Location: LCCOMB_X63_Y39_N14
\dbg_port_inst|hex_reader_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector33~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_port_inst|hex_reader_inst|value\(44),
	combout => \dbg_port_inst|hex_reader_inst|Selector33~0_combout\);

-- Location: FF_X63_Y39_N15
\dbg_port_inst|hex_reader_inst|value[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector33~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(48));

-- Location: LCCOMB_X63_Y39_N24
\dbg_port_inst|hex_reader_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector29~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(48) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|value\(48),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector29~0_combout\);

-- Location: FF_X63_Y39_N25
\dbg_port_inst|hex_reader_inst|value[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector29~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(52));

-- Location: LCCOMB_X63_Y39_N4
\dbg_port_inst|hex_reader_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector25~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(52))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(52),
	combout => \dbg_port_inst|hex_reader_inst|Selector25~0_combout\);

-- Location: FF_X63_Y39_N5
\dbg_port_inst|hex_reader_inst|value[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector25~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(56));

-- Location: LCCOMB_X63_Y39_N16
\dbg_port_inst|hex_reader_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector21~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(56) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|value\(56),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector21~0_combout\);

-- Location: FF_X63_Y39_N17
\dbg_port_inst|hex_reader_inst|value[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector21~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(60));

-- Location: LCCOMB_X63_Y39_N20
\dbg_port_inst|gc_cntrl_state_intern[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[60]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(60),
	combout => \dbg_port_inst|gc_cntrl_state_intern[60]~feeder_combout\);

-- Location: LCCOMB_X60_Y40_N16
\dbg_port_inst|Equal20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Equal20~0_combout\ = (\dbg_port_inst|write_address\(3) & (!\dbg_port_inst|write_address\(1) & (\dbg_port_inst|write_address\(2) & !\dbg_port_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(3),
	datab => \dbg_port_inst|write_address\(1),
	datac => \dbg_port_inst|write_address\(2),
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|Equal20~0_combout\);

-- Location: LCCOMB_X60_Y40_N28
\dbg_port_inst|gc_cntrl_state_intern[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\ = (\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\ & (\dbg_port_inst|hex_reader_inst|done~q\ & \dbg_port_inst|Equal20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\,
	datac => \dbg_port_inst|hex_reader_inst|done~q\,
	datad => \dbg_port_inst|Equal20~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\);

-- Location: FF_X63_Y39_N21
\dbg_port_inst|gc_cntrl_state_intern[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[60]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(60));

-- Location: LCCOMB_X61_Y41_N12
\dbg_port_inst|hex_reader_inst|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector74~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(3) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(3),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector74~0_combout\);

-- Location: FF_X61_Y41_N13
\dbg_port_inst|hex_reader_inst|value[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector74~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(7));

-- Location: LCCOMB_X61_Y43_N12
\dbg_port_inst|hex_reader_inst|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector70~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(7) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|value\(7),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector70~0_combout\);

-- Location: FF_X61_Y43_N13
\dbg_port_inst|hex_reader_inst|value[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector70~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(11));

-- Location: LCCOMB_X66_Y42_N14
\dbg_port_inst|hex_reader_inst|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector66~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(11),
	combout => \dbg_port_inst|hex_reader_inst|Selector66~0_combout\);

-- Location: FF_X66_Y42_N15
\dbg_port_inst|hex_reader_inst|value[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector66~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(15));

-- Location: LCCOMB_X66_Y42_N8
\dbg_port_inst|hex_reader_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector62~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(15) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|value\(15),
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector62~0_combout\);

-- Location: FF_X66_Y42_N9
\dbg_port_inst|hex_reader_inst|value[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector62~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(19));

-- Location: LCCOMB_X66_Y42_N10
\dbg_port_inst|hex_reader_inst|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector58~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(19) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|value\(19),
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector58~0_combout\);

-- Location: FF_X66_Y42_N11
\dbg_port_inst|hex_reader_inst|value[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector58~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(23));

-- Location: LCCOMB_X66_Y42_N12
\dbg_port_inst|hex_reader_inst|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector54~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(23),
	combout => \dbg_port_inst|hex_reader_inst|Selector54~0_combout\);

-- Location: FF_X66_Y42_N13
\dbg_port_inst|hex_reader_inst|value[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector54~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(27));

-- Location: LCCOMB_X66_Y42_N30
\dbg_port_inst|hex_reader_inst|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector50~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(27),
	combout => \dbg_port_inst|hex_reader_inst|Selector50~0_combout\);

-- Location: FF_X66_Y42_N31
\dbg_port_inst|hex_reader_inst|value[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector50~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(31));

-- Location: LCCOMB_X66_Y42_N0
\dbg_port_inst|hex_reader_inst|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector46~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(31) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(31),
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector46~0_combout\);

-- Location: FF_X66_Y42_N1
\dbg_port_inst|hex_reader_inst|value[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector46~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(35));

-- Location: LCCOMB_X66_Y42_N18
\dbg_port_inst|hex_reader_inst|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector42~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(35),
	combout => \dbg_port_inst|hex_reader_inst|Selector42~0_combout\);

-- Location: FF_X66_Y42_N19
\dbg_port_inst|hex_reader_inst|value[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector42~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(39));

-- Location: LCCOMB_X66_Y42_N20
\dbg_port_inst|hex_reader_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector38~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(39),
	combout => \dbg_port_inst|hex_reader_inst|Selector38~0_combout\);

-- Location: FF_X66_Y42_N21
\dbg_port_inst|hex_reader_inst|value[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector38~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(43));

-- Location: LCCOMB_X66_Y42_N6
\dbg_port_inst|hex_reader_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector34~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(43),
	combout => \dbg_port_inst|hex_reader_inst|Selector34~0_combout\);

-- Location: FF_X66_Y42_N7
\dbg_port_inst|hex_reader_inst|value[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector34~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(47));

-- Location: LCCOMB_X66_Y39_N12
\dbg_port_inst|hex_reader_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector30~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(47),
	combout => \dbg_port_inst|hex_reader_inst|Selector30~0_combout\);

-- Location: FF_X66_Y39_N13
\dbg_port_inst|hex_reader_inst|value[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector30~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(51));

-- Location: LCCOMB_X66_Y39_N4
\dbg_port_inst|hex_reader_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector26~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(51),
	combout => \dbg_port_inst|hex_reader_inst|Selector26~0_combout\);

-- Location: FF_X66_Y39_N5
\dbg_port_inst|hex_reader_inst|value[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector26~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(55));

-- Location: LCCOMB_X66_Y39_N2
\dbg_port_inst|hex_reader_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector22~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(55) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(55),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector22~0_combout\);

-- Location: FF_X66_Y39_N3
\dbg_port_inst|hex_reader_inst|value[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector22~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(59));

-- Location: LCCOMB_X66_Y39_N10
\dbg_port_inst|gc_cntrl_state_intern[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[59]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(59),
	combout => \dbg_port_inst|gc_cntrl_state_intern[59]~feeder_combout\);

-- Location: FF_X66_Y39_N11
\dbg_port_inst|gc_cntrl_state_intern[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[59]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(59));

-- Location: LCCOMB_X61_Y41_N26
\dbg_port_inst|hex_reader_inst|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector75~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector75~0_combout\);

-- Location: FF_X61_Y41_N27
\dbg_port_inst|hex_reader_inst|value[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector75~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(6));

-- Location: LCCOMB_X61_Y41_N24
\dbg_port_inst|hex_reader_inst|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector71~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(6) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(6),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector71~0_combout\);

-- Location: FF_X61_Y41_N25
\dbg_port_inst|hex_reader_inst|value[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector71~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(10));

-- Location: LCCOMB_X61_Y41_N28
\dbg_port_inst|hex_reader_inst|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector67~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(10),
	combout => \dbg_port_inst|hex_reader_inst|Selector67~0_combout\);

-- Location: FF_X61_Y41_N29
\dbg_port_inst|hex_reader_inst|value[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector67~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(14));

-- Location: LCCOMB_X63_Y40_N12
\dbg_port_inst|hex_reader_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector63~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(14),
	combout => \dbg_port_inst|hex_reader_inst|Selector63~0_combout\);

-- Location: FF_X63_Y40_N13
\dbg_port_inst|hex_reader_inst|value[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector63~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(18));

-- Location: LCCOMB_X63_Y40_N14
\dbg_port_inst|hex_reader_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector59~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(18),
	combout => \dbg_port_inst|hex_reader_inst|Selector59~0_combout\);

-- Location: FF_X63_Y40_N15
\dbg_port_inst|hex_reader_inst|value[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector59~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(22));

-- Location: LCCOMB_X63_Y40_N24
\dbg_port_inst|hex_reader_inst|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector55~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(22) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(22),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector55~0_combout\);

-- Location: FF_X63_Y40_N25
\dbg_port_inst|hex_reader_inst|value[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector55~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(26));

-- Location: LCCOMB_X63_Y40_N10
\dbg_port_inst|hex_reader_inst|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector51~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(26),
	combout => \dbg_port_inst|hex_reader_inst|Selector51~0_combout\);

-- Location: FF_X63_Y40_N11
\dbg_port_inst|hex_reader_inst|value[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector51~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(30));

-- Location: LCCOMB_X63_Y40_N4
\dbg_port_inst|hex_reader_inst|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector47~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(30),
	combout => \dbg_port_inst|hex_reader_inst|Selector47~0_combout\);

-- Location: FF_X63_Y40_N5
\dbg_port_inst|hex_reader_inst|value[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector47~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(34));

-- Location: LCCOMB_X63_Y40_N30
\dbg_port_inst|hex_reader_inst|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector43~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(34) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(34),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector43~0_combout\);

-- Location: FF_X63_Y40_N31
\dbg_port_inst|hex_reader_inst|value[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector43~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(38));

-- Location: LCCOMB_X63_Y40_N0
\dbg_port_inst|hex_reader_inst|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector39~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(38) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(38),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector39~0_combout\);

-- Location: FF_X63_Y40_N1
\dbg_port_inst|hex_reader_inst|value[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector39~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(42));

-- Location: LCCOMB_X63_Y40_N2
\dbg_port_inst|hex_reader_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector35~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(42))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(42),
	combout => \dbg_port_inst|hex_reader_inst|Selector35~0_combout\);

-- Location: FF_X63_Y40_N3
\dbg_port_inst|hex_reader_inst|value[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector35~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(46));

-- Location: LCCOMB_X63_Y40_N28
\dbg_port_inst|hex_reader_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector31~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(46),
	combout => \dbg_port_inst|hex_reader_inst|Selector31~0_combout\);

-- Location: FF_X63_Y40_N29
\dbg_port_inst|hex_reader_inst|value[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector31~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(50));

-- Location: LCCOMB_X63_Y39_N2
\dbg_port_inst|hex_reader_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector27~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(50) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(50),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector27~0_combout\);

-- Location: FF_X63_Y39_N3
\dbg_port_inst|hex_reader_inst|value[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector27~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(54));

-- Location: LCCOMB_X63_Y39_N22
\dbg_port_inst|hex_reader_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector23~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(54))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(54),
	combout => \dbg_port_inst|hex_reader_inst|Selector23~0_combout\);

-- Location: FF_X63_Y39_N23
\dbg_port_inst|hex_reader_inst|value[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector23~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(58));

-- Location: FF_X63_Y39_N19
\dbg_port_inst|gc_cntrl_state_intern[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(58),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(58));

-- Location: LCCOMB_X61_Y43_N8
\dbg_port_inst|hex_reader_inst|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector76~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector76~0_combout\);

-- Location: FF_X61_Y43_N9
\dbg_port_inst|hex_reader_inst|value[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector76~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(5));

-- Location: LCCOMB_X61_Y43_N2
\dbg_port_inst|hex_reader_inst|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector72~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(5) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|value\(5),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector72~0_combout\);

-- Location: FF_X61_Y43_N3
\dbg_port_inst|hex_reader_inst|value[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector72~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(9));

-- Location: LCCOMB_X61_Y43_N14
\dbg_port_inst|hex_reader_inst|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector68~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(9),
	combout => \dbg_port_inst|hex_reader_inst|Selector68~0_combout\);

-- Location: FF_X61_Y43_N15
\dbg_port_inst|hex_reader_inst|value[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector68~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(13));

-- Location: LCCOMB_X65_Y42_N22
\dbg_port_inst|hex_reader_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector64~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(13) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(13),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector64~0_combout\);

-- Location: FF_X65_Y42_N23
\dbg_port_inst|hex_reader_inst|value[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector64~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(17));

-- Location: LCCOMB_X65_Y42_N24
\dbg_port_inst|hex_reader_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector60~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(17) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(17),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector60~0_combout\);

-- Location: FF_X65_Y42_N25
\dbg_port_inst|hex_reader_inst|value[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector60~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(21));

-- Location: LCCOMB_X65_Y42_N2
\dbg_port_inst|hex_reader_inst|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector56~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(21),
	combout => \dbg_port_inst|hex_reader_inst|Selector56~0_combout\);

-- Location: FF_X65_Y42_N3
\dbg_port_inst|hex_reader_inst|value[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector56~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(25));

-- Location: LCCOMB_X65_Y42_N12
\dbg_port_inst|hex_reader_inst|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector52~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(25),
	combout => \dbg_port_inst|hex_reader_inst|Selector52~0_combout\);

-- Location: FF_X65_Y42_N13
\dbg_port_inst|hex_reader_inst|value[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector52~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(29));

-- Location: LCCOMB_X65_Y42_N14
\dbg_port_inst|hex_reader_inst|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector48~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(29),
	combout => \dbg_port_inst|hex_reader_inst|Selector48~0_combout\);

-- Location: FF_X65_Y42_N15
\dbg_port_inst|hex_reader_inst|value[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector48~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(33));

-- Location: LCCOMB_X65_Y42_N8
\dbg_port_inst|hex_reader_inst|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector44~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(33) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(33),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector44~0_combout\);

-- Location: FF_X65_Y42_N9
\dbg_port_inst|hex_reader_inst|value[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector44~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(37));

-- Location: LCCOMB_X65_Y42_N26
\dbg_port_inst|hex_reader_inst|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector40~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(37) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(37),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector40~0_combout\);

-- Location: FF_X65_Y42_N27
\dbg_port_inst|hex_reader_inst|value[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector40~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(41));

-- Location: LCCOMB_X65_Y42_N20
\dbg_port_inst|hex_reader_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector36~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datac => \dbg_port_inst|hex_reader_inst|value\(41),
	combout => \dbg_port_inst|hex_reader_inst|Selector36~0_combout\);

-- Location: FF_X65_Y42_N21
\dbg_port_inst|hex_reader_inst|value[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector36~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(45));

-- Location: LCCOMB_X65_Y42_N30
\dbg_port_inst|hex_reader_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector32~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(45))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(45),
	combout => \dbg_port_inst|hex_reader_inst|Selector32~0_combout\);

-- Location: FF_X65_Y42_N31
\dbg_port_inst|hex_reader_inst|value[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector32~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(49));

-- Location: LCCOMB_X66_Y39_N6
\dbg_port_inst|hex_reader_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector28~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(49))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(49),
	combout => \dbg_port_inst|hex_reader_inst|Selector28~0_combout\);

-- Location: FF_X66_Y39_N7
\dbg_port_inst|hex_reader_inst|value[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector28~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(53));

-- Location: LCCOMB_X66_Y39_N16
\dbg_port_inst|hex_reader_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector24~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(53))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(53),
	combout => \dbg_port_inst|hex_reader_inst|Selector24~0_combout\);

-- Location: FF_X66_Y39_N17
\dbg_port_inst|hex_reader_inst|value[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector24~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(57));

-- Location: LCCOMB_X66_Y39_N8
\dbg_port_inst|gc_cntrl_state_intern[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[57]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(57),
	combout => \dbg_port_inst|gc_cntrl_state_intern[57]~feeder_combout\);

-- Location: FF_X66_Y39_N9
\dbg_port_inst|gc_cntrl_state_intern[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[57]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(57));

-- Location: LCCOMB_X63_Y39_N6
\dbg_port_inst|gc_cntrl_state_intern[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[54]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(54),
	combout => \dbg_port_inst|gc_cntrl_state_intern[54]~feeder_combout\);

-- Location: FF_X63_Y39_N7
\dbg_port_inst|gc_cntrl_state_intern[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[54]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(54));

-- Location: LCCOMB_X66_Y39_N30
\dbg_port_inst|gc_cntrl_state_intern[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[53]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(53),
	combout => \dbg_port_inst|gc_cntrl_state_intern[53]~feeder_combout\);

-- Location: FF_X66_Y39_N31
\dbg_port_inst|gc_cntrl_state_intern[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[53]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(53));

-- Location: LCCOMB_X63_Y39_N12
\dbg_port_inst|gc_cntrl_state_intern[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[52]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(52),
	combout => \dbg_port_inst|gc_cntrl_state_intern[52]~feeder_combout\);

-- Location: FF_X63_Y39_N13
\dbg_port_inst|gc_cntrl_state_intern[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[52]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(52));

-- Location: LCCOMB_X66_Y39_N20
\dbg_port_inst|gc_cntrl_state_intern[51]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[51]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(51),
	combout => \dbg_port_inst|gc_cntrl_state_intern[51]~feeder_combout\);

-- Location: FF_X66_Y39_N21
\dbg_port_inst|gc_cntrl_state_intern[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[51]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(51));

-- Location: FF_X63_Y39_N11
\dbg_port_inst|gc_cntrl_state_intern[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(50),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(50));

-- Location: LCCOMB_X66_Y39_N26
\dbg_port_inst|gc_cntrl_state_intern[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[49]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(49),
	combout => \dbg_port_inst|gc_cntrl_state_intern[49]~feeder_combout\);

-- Location: FF_X66_Y39_N27
\dbg_port_inst|gc_cntrl_state_intern[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[49]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(49));

-- Location: FF_X63_Y39_N1
\dbg_port_inst|gc_cntrl_state_intern[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(48),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(48));

-- Location: LCCOMB_X66_Y39_N0
\dbg_port_inst|gc_cntrl_state_intern[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[47]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(47),
	combout => \dbg_port_inst|gc_cntrl_state_intern[47]~feeder_combout\);

-- Location: FF_X66_Y39_N1
\dbg_port_inst|gc_cntrl_state_intern[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[47]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(47));

-- Location: LCCOMB_X61_Y45_N8
\dbg_port_inst|gc_cntrl_state_intern[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[46]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(46),
	combout => \dbg_port_inst|gc_cntrl_state_intern[46]~feeder_combout\);

-- Location: FF_X61_Y45_N9
\dbg_port_inst|gc_cntrl_state_intern[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[46]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(46));

-- Location: LCCOMB_X65_Y42_N28
\dbg_port_inst|gc_cntrl_state_intern[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[45]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(45),
	combout => \dbg_port_inst|gc_cntrl_state_intern[45]~feeder_combout\);

-- Location: FF_X65_Y42_N29
\dbg_port_inst|gc_cntrl_state_intern[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[45]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(45));

-- Location: FF_X65_Y43_N21
\dbg_port_inst|gc_cntrl_state_intern[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(44),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(44));

-- Location: LCCOMB_X66_Y42_N28
\dbg_port_inst|gc_cntrl_state_intern[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[43]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(43),
	combout => \dbg_port_inst|gc_cntrl_state_intern[43]~feeder_combout\);

-- Location: FF_X66_Y42_N29
\dbg_port_inst|gc_cntrl_state_intern[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[43]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(43));

-- Location: LCCOMB_X63_Y40_N18
\dbg_port_inst|gc_cntrl_state_intern[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[42]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(42),
	combout => \dbg_port_inst|gc_cntrl_state_intern[42]~feeder_combout\);

-- Location: FF_X63_Y40_N19
\dbg_port_inst|gc_cntrl_state_intern[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[42]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(42));

-- Location: FF_X65_Y42_N19
\dbg_port_inst|gc_cntrl_state_intern[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(41),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(41));

-- Location: FF_X65_Y43_N11
\dbg_port_inst|gc_cntrl_state_intern[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(40),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(40));

-- Location: LCCOMB_X66_Y42_N2
\dbg_port_inst|gc_cntrl_state_intern[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[39]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(39),
	combout => \dbg_port_inst|gc_cntrl_state_intern[39]~feeder_combout\);

-- Location: FF_X66_Y42_N3
\dbg_port_inst|gc_cntrl_state_intern[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[39]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(39));

-- Location: FF_X63_Y40_N9
\dbg_port_inst|gc_cntrl_state_intern[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(38),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(38));

-- Location: FF_X65_Y42_N17
\dbg_port_inst|gc_cntrl_state_intern[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(37),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(37));

-- Location: LCCOMB_X65_Y43_N16
\dbg_port_inst|gc_cntrl_state_intern[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[36]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(36),
	combout => \dbg_port_inst|gc_cntrl_state_intern[36]~feeder_combout\);

-- Location: FF_X65_Y43_N17
\dbg_port_inst|gc_cntrl_state_intern[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[36]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(36));

-- Location: FF_X63_Y40_N23
\dbg_port_inst|gc_cntrl_state_intern[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(34),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(34));

-- Location: FF_X65_Y42_N7
\dbg_port_inst|gc_cntrl_state_intern[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(33),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(33));

-- Location: LCCOMB_X65_Y43_N30
\dbg_port_inst|gc_cntrl_state_intern[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[32]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(32),
	combout => \dbg_port_inst|gc_cntrl_state_intern[32]~feeder_combout\);

-- Location: FF_X65_Y43_N31
\dbg_port_inst|gc_cntrl_state_intern[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[32]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(32));

-- Location: FF_X66_Y42_N23
\dbg_port_inst|gc_cntrl_state_intern[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(31),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(31));

-- Location: LCCOMB_X65_Y43_N28
\dbg_port_inst|gc_cntrl_state_intern[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[28]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(28),
	combout => \dbg_port_inst|gc_cntrl_state_intern[28]~feeder_combout\);

-- Location: FF_X65_Y43_N29
\dbg_port_inst|gc_cntrl_state_intern[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[28]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(28));

-- Location: LCCOMB_X65_Y42_N10
\dbg_port_inst|gc_cntrl_state_intern[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[25]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(25),
	combout => \dbg_port_inst|gc_cntrl_state_intern[25]~feeder_combout\);

-- Location: FF_X65_Y42_N11
\dbg_port_inst|gc_cntrl_state_intern[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[25]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(25));

-- Location: LCCOMB_X65_Y43_N2
\dbg_port_inst|gc_cntrl_state_intern[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[24]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(24),
	combout => \dbg_port_inst|gc_cntrl_state_intern[24]~feeder_combout\);

-- Location: FF_X65_Y43_N3
\dbg_port_inst|gc_cntrl_state_intern[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[24]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(24));

-- Location: FF_X63_Y40_N27
\dbg_port_inst|gc_cntrl_state_intern[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(22),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(22));

-- Location: LCCOMB_X65_Y42_N0
\dbg_port_inst|gc_cntrl_state_intern[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[21]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(21),
	combout => \dbg_port_inst|gc_cntrl_state_intern[21]~feeder_combout\);

-- Location: FF_X65_Y42_N1
\dbg_port_inst|gc_cntrl_state_intern[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[21]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(21));

-- Location: LCCOMB_X65_Y43_N8
\dbg_port_inst|gc_cntrl_state_intern[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[20]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(20),
	combout => \dbg_port_inst|gc_cntrl_state_intern[20]~feeder_combout\);

-- Location: FF_X65_Y43_N9
\dbg_port_inst|gc_cntrl_state_intern[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[20]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(20));

-- Location: LCCOMB_X63_Y40_N16
\dbg_port_inst|gc_cntrl_state_intern[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[18]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(18),
	combout => \dbg_port_inst|gc_cntrl_state_intern[18]~feeder_combout\);

-- Location: FF_X63_Y40_N17
\dbg_port_inst|gc_cntrl_state_intern[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[18]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(18));

-- Location: FF_X61_Y45_N7
\dbg_port_inst|gc_cntrl_state_intern[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(17),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(17));

-- Location: FF_X60_Y45_N27
\dbg_port_inst|gc_cntrl_state_intern[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(15),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(15));

-- Location: FF_X61_Y45_N27
\dbg_port_inst|gc_cntrl_state_intern[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(14),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(14));

-- Location: LCCOMB_X61_Y45_N0
\dbg_port_inst|gc_cntrl_state_intern[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[11]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(11),
	combout => \dbg_port_inst|gc_cntrl_state_intern[11]~feeder_combout\);

-- Location: FF_X61_Y45_N1
\dbg_port_inst|gc_cntrl_state_intern[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[11]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(11));

-- Location: FF_X61_Y46_N5
\dbg_port_inst|gc_cntrl_state_intern[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(8),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(8));

-- Location: FF_X60_Y43_N17
\dbg_port_inst|gc_cntrl_state_intern[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(7),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(7));

-- Location: FF_X60_Y45_N21
\dbg_port_inst|gc_cntrl_state_intern[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(6),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(6));

-- Location: FF_X60_Y44_N31
\dbg_port_inst|gc_cntrl_state_intern[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(5),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(5));

-- Location: FF_X60_Y44_N21
\dbg_port_inst|gc_cntrl_state_intern[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(4),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(4));

-- Location: LCCOMB_X60_Y46_N18
\dbg_port_inst|gc_cntrl_state_intern[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[3]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(3),
	combout => \dbg_port_inst|gc_cntrl_state_intern[3]~feeder_combout\);

-- Location: FF_X60_Y46_N19
\dbg_port_inst|gc_cntrl_state_intern[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[3]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(3));

-- Location: LCCOMB_X60_Y46_N16
\dbg_port_inst|gc_cntrl_state_intern[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[2]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(2),
	combout => \dbg_port_inst|gc_cntrl_state_intern[2]~feeder_combout\);

-- Location: FF_X60_Y46_N17
\dbg_port_inst|gc_cntrl_state_intern[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[2]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(2));

-- Location: FF_X62_Y45_N17
\dbg_port_inst|gc_cntrl_state_intern[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(0),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(0));

-- Location: LCCOMB_X70_Y41_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[0]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[0]~feeder_combout\);

-- Location: FF_X70_Y41_N21
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[0]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(0));

-- Location: LCCOMB_X70_Y41_N22
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[1]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(0),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[1]~feeder_combout\);

-- Location: FF_X70_Y41_N23
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[1]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(1));

-- Location: LCCOMB_X70_Y41_N26
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[2]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(1),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[2]~feeder_combout\);

-- Location: FF_X70_Y41_N27
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[2]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(2));

-- Location: FF_X70_Y41_N1
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(2),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(3));

-- Location: FF_X70_Y41_N31
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(3),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(4));

-- Location: FF_X70_Y41_N11
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(4),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(5));

-- Location: LCCOMB_X70_Y41_N16
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[6]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(5),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[6]~feeder_combout\);

-- Location: FF_X70_Y41_N17
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[6]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(6));

-- Location: LCCOMB_X70_Y41_N14
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[7]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(6),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[7]~feeder_combout\);

-- Location: FF_X70_Y41_N15
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[7]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(7));

-- Location: FF_X70_Y41_N13
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(7),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(8));

-- Location: LCCOMB_X70_Y41_N10
\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~5_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(8) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(7) & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(5) & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(8),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(7),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(5),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(6),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~5_combout\);

-- Location: LCCOMB_X73_Y41_N30
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2) & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\);

-- Location: LCCOMB_X73_Y40_N10
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~0_combout\ & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\ & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6) & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~0_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~0_combout\);

-- Location: LCCOMB_X74_Y41_N22
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~1_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg~q\ & (((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\) # 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\)))) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~0_combout\ & 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~0_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~1_combout\);

-- Location: FF_X74_Y41_N23
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg~q\);

-- Location: LCCOMB_X70_Y41_N30
\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~6_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(3) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(2) & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(4) & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(3),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(2),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(4),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(0),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~6_combout\);

-- Location: LCCOMB_X70_Y41_N18
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[9]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(8),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[9]~feeder_combout\);

-- Location: FF_X70_Y41_N19
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[9]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(9));

-- Location: LCCOMB_X69_Y41_N26
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[10]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(9),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[10]~feeder_combout\);

-- Location: FF_X69_Y41_N27
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[10]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(10));

-- Location: FF_X69_Y41_N19
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(10),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(11));

-- Location: LCCOMB_X69_Y41_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[12]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(11),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[12]~feeder_combout\);

-- Location: FF_X69_Y41_N21
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[12]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(12));

-- Location: LCCOMB_X69_Y41_N18
\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~3_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(10) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(12) & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(11) & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(10),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(12),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(11),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(9),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~3_combout\);

-- Location: LCCOMB_X69_Y41_N12
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[13]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(12),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[13]~feeder_combout\);

-- Location: FF_X69_Y41_N13
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[13]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(13));

-- Location: LCCOMB_X69_Y41_N16
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[14]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(13),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[14]~feeder_combout\);

-- Location: FF_X69_Y41_N17
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[14]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(14));

-- Location: LCCOMB_X69_Y41_N30
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[15]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(14),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[15]~feeder_combout\);

-- Location: FF_X69_Y41_N31
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[15]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(15));

-- Location: FF_X69_Y41_N25
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(15),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(16));

-- Location: LCCOMB_X69_Y41_N24
\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~2_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(15) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(14) & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(16) & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(15),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(14),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(16),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(13),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~2_combout\);

-- Location: FF_X69_Y41_N7
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(16),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(17));

-- Location: FF_X69_Y41_N5
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(17),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(18));

-- Location: FF_X69_Y41_N15
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(18),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(19));

-- Location: FF_X69_Y41_N1
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(19),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(20));

-- Location: LCCOMB_X69_Y41_N0
\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~1_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(18) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(19) & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(20) & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(18),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(19),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(20),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(17),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~1_combout\);

-- Location: LCCOMB_X69_Y41_N28
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[21]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(20),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[21]~feeder_combout\);

-- Location: FF_X69_Y41_N29
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[21]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(21));

-- Location: LCCOMB_X69_Y41_N8
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[22]~feeder_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(21),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[22]~feeder_combout\);

-- Location: FF_X69_Y41_N9
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[22]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(22));

-- Location: FF_X69_Y41_N23
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(22),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(23));

-- Location: FF_X69_Y41_N11
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(23),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(24));

-- Location: LCCOMB_X69_Y41_N10
\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(23) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(22) & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(24) & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(23),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(22),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(24),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(21),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~0_combout\);

-- Location: LCCOMB_X69_Y41_N2
\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~4_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~3_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~2_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~1_combout\ & 
-- \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~3_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~2_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~1_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~4_combout\);

-- Location: LCCOMB_X70_Y41_N24
\dbg_port_inst|gc_cntrl_emulator_inst|do_send~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|do_send~2_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~5_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~6_combout\ & 
-- \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~5_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~6_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~4_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|do_send~2_combout\);

-- Location: FF_X70_Y41_N25
\dbg_port_inst|gc_cntrl_emulator_inst|do_send\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|do_send~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|do_send~q\);

-- Location: LCCOMB_X73_Y41_N16
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~3_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|do_send~q\) # 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\ & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|do_send~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~3_combout\);

-- Location: LCCOMB_X73_Y41_N12
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~8_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\ & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~3_combout\ & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\ & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~3_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~8_combout\);

-- Location: LCCOMB_X73_Y41_N24
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~5_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2)) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~5_combout\);

-- Location: LCCOMB_X73_Y41_N6
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~2_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\ & (((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\ & 
-- !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\)) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~2_combout\);

-- Location: LCCOMB_X73_Y41_N2
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~7_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~2_combout\) # ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\ & 
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~5_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~2_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~7_combout\);

-- Location: LCCOMB_X73_Y41_N0
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~6_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2_combout\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\) # 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\ & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~5_combout\)))) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2_combout\ & 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~5_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~6_combout\);

-- Location: LCCOMB_X73_Y41_N8
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~9_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~6_combout\ & (((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~7_combout\)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~6_combout\ & (((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\)) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~8_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~7_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~6_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~9_combout\);

-- Location: FF_X73_Y41_N9
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~9_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\);

-- Location: LCCOMB_X73_Y41_N28
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\) # (((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\ & 
-- !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2))) # (!\dbg_port_inst|gc_cntrl_emulator_inst|do_send~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_synced_old~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_sync_inst|sync\(2),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|do_send~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1_combout\);

-- Location: LCCOMB_X70_Y40_N30
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[0]~3_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(0) & 
-- ((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\)))) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1_combout\ & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(0),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[0]~3_combout\);

-- Location: FF_X70_Y40_N31
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[0]~3_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(0));

-- Location: LCCOMB_X62_Y45_N10
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector71~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(0)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(0),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(0),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector71~0_combout\);

-- Location: LCCOMB_X70_Y40_N28
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\);

-- Location: FF_X62_Y45_N11
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector71~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(1));

-- Location: FF_X62_Y45_N3
\dbg_port_inst|gc_cntrl_state_intern[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(1),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(1));

-- Location: LCCOMB_X62_Y45_N24
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector70~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(1))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(1),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(1),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector70~0_combout\);

-- Location: FF_X62_Y45_N25
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector70~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(2));

-- Location: LCCOMB_X62_Y45_N14
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector69~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(2)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(2),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(2),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector69~0_combout\);

-- Location: FF_X62_Y45_N15
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector69~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(3));

-- Location: LCCOMB_X62_Y45_N28
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector68~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(3)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(3),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(3),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector68~0_combout\);

-- Location: FF_X62_Y45_N29
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector68~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(4));

-- Location: LCCOMB_X62_Y45_N18
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector67~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(4)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(4),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(4),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector67~0_combout\);

-- Location: FF_X62_Y45_N19
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector67~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(5));

-- Location: LCCOMB_X62_Y45_N0
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector66~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(5)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(5),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(5),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector66~0_combout\);

-- Location: FF_X62_Y45_N1
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector66~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(6));

-- Location: LCCOMB_X62_Y45_N6
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector65~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(6)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(6),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(6),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector65~0_combout\);

-- Location: FF_X62_Y45_N7
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector65~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(7));

-- Location: LCCOMB_X62_Y45_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector64~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(7)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(7),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(7),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector64~0_combout\);

-- Location: FF_X62_Y45_N21
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector64~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(8));

-- Location: LCCOMB_X62_Y45_N26
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector63~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(8)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(8),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(8),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector63~0_combout\);

-- Location: FF_X62_Y45_N27
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector63~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(9));

-- Location: FF_X61_Y46_N31
\dbg_port_inst|gc_cntrl_state_intern[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(9),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(9));

-- Location: LCCOMB_X62_Y45_N8
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector62~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(9))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(9),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(9),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector62~0_combout\);

-- Location: FF_X62_Y45_N9
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector62~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(10));

-- Location: FF_X60_Y45_N23
\dbg_port_inst|gc_cntrl_state_intern[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(10),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(10));

-- Location: LCCOMB_X62_Y45_N30
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector61~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(10))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(10),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(10),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector61~0_combout\);

-- Location: FF_X62_Y45_N31
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector61~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(11));

-- Location: LCCOMB_X61_Y45_N30
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector60~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(11)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(11),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(11),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector60~0_combout\);

-- Location: FF_X61_Y45_N31
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector60~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(12));

-- Location: FF_X60_Y45_N9
\dbg_port_inst|gc_cntrl_state_intern[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(12),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(12));

-- Location: LCCOMB_X61_Y45_N4
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector59~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(12))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(12),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(12),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector59~0_combout\);

-- Location: FF_X61_Y45_N5
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector59~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(13));

-- Location: FF_X60_Y44_N9
\dbg_port_inst|gc_cntrl_state_intern[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(13),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(13));

-- Location: LCCOMB_X61_Y45_N10
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector58~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(13))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(13),
	datad => \dbg_port_inst|gc_cntrl_state_intern\(13),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector58~0_combout\);

-- Location: FF_X61_Y45_N11
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector58~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(14));

-- Location: LCCOMB_X61_Y45_N24
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector57~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(14)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(14),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(14),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector57~0_combout\);

-- Location: FF_X61_Y45_N25
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector57~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(15));

-- Location: LCCOMB_X61_Y45_N22
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector56~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(15)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(15),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(15),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector56~0_combout\);

-- Location: FF_X61_Y45_N23
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector56~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(16));

-- Location: LCCOMB_X61_Y45_N12
\dbg_port_inst|gc_cntrl_state_intern[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[16]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(16),
	combout => \dbg_port_inst|gc_cntrl_state_intern[16]~feeder_combout\);

-- Location: FF_X61_Y45_N13
\dbg_port_inst|gc_cntrl_state_intern[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[16]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(16));

-- Location: LCCOMB_X61_Y45_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector55~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(16))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(16),
	datad => \dbg_port_inst|gc_cntrl_state_intern\(16),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector55~0_combout\);

-- Location: FF_X61_Y45_N21
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector55~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(17));

-- Location: LCCOMB_X61_Y45_N18
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector54~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(17)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(17),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(17),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector54~0_combout\);

-- Location: FF_X61_Y45_N19
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector54~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(18));

-- Location: LCCOMB_X65_Y44_N30
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector53~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(18)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(18),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(18),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector53~0_combout\);

-- Location: FF_X65_Y44_N31
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector53~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(19));

-- Location: FF_X66_Y42_N17
\dbg_port_inst|gc_cntrl_state_intern[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(19),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(19));

-- Location: LCCOMB_X65_Y44_N28
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector52~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(19))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(19),
	datab => \dbg_port_inst|gc_cntrl_state_intern\(19),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector52~0_combout\);

-- Location: FF_X65_Y44_N29
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector52~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(20));

-- Location: LCCOMB_X65_Y44_N18
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector51~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(20)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(20),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(20),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector51~0_combout\);

-- Location: FF_X65_Y44_N19
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector51~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(21));

-- Location: LCCOMB_X65_Y44_N0
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector50~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(21)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(21),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(21),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector50~0_combout\);

-- Location: FF_X65_Y44_N1
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector50~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(22));

-- Location: LCCOMB_X65_Y44_N14
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector49~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(22)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(22),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(22),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector49~0_combout\);

-- Location: FF_X65_Y44_N15
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector49~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(23));

-- Location: LCCOMB_X66_Y42_N26
\dbg_port_inst|gc_cntrl_state_intern[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[23]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(23),
	combout => \dbg_port_inst|gc_cntrl_state_intern[23]~feeder_combout\);

-- Location: FF_X66_Y42_N27
\dbg_port_inst|gc_cntrl_state_intern[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[23]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(23));

-- Location: LCCOMB_X65_Y44_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector48~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(23))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(23),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(23),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector48~0_combout\);

-- Location: FF_X65_Y44_N21
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector48~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(24));

-- Location: LCCOMB_X65_Y44_N2
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector47~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(24)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(24),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(24),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector47~0_combout\);

-- Location: FF_X65_Y44_N3
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector47~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(25));

-- Location: LCCOMB_X65_Y44_N16
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector46~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(25)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(25),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(25),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector46~0_combout\);

-- Location: FF_X65_Y44_N17
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector46~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(26));

-- Location: FF_X67_Y42_N25
\dbg_port_inst|gc_cntrl_state_intern[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(26),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(26));

-- Location: LCCOMB_X65_Y44_N22
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector45~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(26))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(26),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(26),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector45~0_combout\);

-- Location: FF_X65_Y44_N23
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector45~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(27));

-- Location: LCCOMB_X66_Y42_N4
\dbg_port_inst|gc_cntrl_state_intern[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[27]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(27),
	combout => \dbg_port_inst|gc_cntrl_state_intern[27]~feeder_combout\);

-- Location: FF_X66_Y42_N5
\dbg_port_inst|gc_cntrl_state_intern[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[27]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(27));

-- Location: LCCOMB_X65_Y44_N4
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector44~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(27))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(27),
	datab => \dbg_port_inst|gc_cntrl_state_intern\(27),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector44~0_combout\);

-- Location: FF_X65_Y44_N5
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector44~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(28));

-- Location: LCCOMB_X65_Y44_N26
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector43~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(28)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(28),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(28),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector43~0_combout\);

-- Location: FF_X65_Y44_N27
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector43~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(29));

-- Location: LCCOMB_X65_Y42_N4
\dbg_port_inst|gc_cntrl_state_intern[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[29]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(29),
	combout => \dbg_port_inst|gc_cntrl_state_intern[29]~feeder_combout\);

-- Location: FF_X65_Y42_N5
\dbg_port_inst|gc_cntrl_state_intern[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[29]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(29));

-- Location: LCCOMB_X65_Y44_N8
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector42~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(29))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(29),
	datab => \dbg_port_inst|gc_cntrl_state_intern\(29),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector42~0_combout\);

-- Location: FF_X65_Y44_N9
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector42~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(30));

-- Location: LCCOMB_X63_Y40_N20
\dbg_port_inst|gc_cntrl_state_intern[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[30]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(30),
	combout => \dbg_port_inst|gc_cntrl_state_intern[30]~feeder_combout\);

-- Location: FF_X63_Y40_N21
\dbg_port_inst|gc_cntrl_state_intern[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[30]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(30));

-- Location: LCCOMB_X65_Y44_N6
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector41~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(30))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(30),
	datac => \dbg_port_inst|gc_cntrl_state_intern\(30),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector41~0_combout\);

-- Location: FF_X65_Y44_N7
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector41~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(31));

-- Location: LCCOMB_X65_Y44_N12
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector40~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(31)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(31),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(31),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector40~0_combout\);

-- Location: FF_X65_Y44_N13
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector40~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(32));

-- Location: LCCOMB_X65_Y44_N10
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector39~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(32)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(32),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(32),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector39~0_combout\);

-- Location: FF_X65_Y44_N11
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector39~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(33));

-- Location: LCCOMB_X65_Y44_N24
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector38~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(33)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(33),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(33),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector38~0_combout\);

-- Location: FF_X65_Y44_N25
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector38~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(34));

-- Location: LCCOMB_X69_Y40_N14
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector37~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(34)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(34),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(34),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector37~0_combout\);

-- Location: FF_X69_Y40_N15
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector37~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(35));

-- Location: LCCOMB_X66_Y42_N24
\dbg_port_inst|gc_cntrl_state_intern[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[35]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(35),
	combout => \dbg_port_inst|gc_cntrl_state_intern[35]~feeder_combout\);

-- Location: FF_X66_Y42_N25
\dbg_port_inst|gc_cntrl_state_intern[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[35]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(35));

-- Location: LCCOMB_X69_Y40_N28
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector36~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(35))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(35),
	datac => \dbg_port_inst|gc_cntrl_state_intern\(35),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector36~0_combout\);

-- Location: FF_X69_Y40_N29
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector36~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(36));

-- Location: LCCOMB_X69_Y40_N18
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector35~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(36)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(36),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(36),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector35~0_combout\);

-- Location: FF_X69_Y40_N19
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector35~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(37));

-- Location: LCCOMB_X69_Y40_N24
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector34~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(37)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(37),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(37),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector34~0_combout\);

-- Location: FF_X69_Y40_N25
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector34~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(38));

-- Location: LCCOMB_X69_Y40_N30
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector33~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(38)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(38),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(38),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector33~0_combout\);

-- Location: FF_X69_Y40_N31
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector33~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(39));

-- Location: LCCOMB_X69_Y40_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector32~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(39)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(39),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(39),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector32~0_combout\);

-- Location: FF_X69_Y40_N21
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector32~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(40));

-- Location: LCCOMB_X69_Y40_N2
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector31~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(40)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(40),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(40),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector31~0_combout\);

-- Location: FF_X69_Y40_N3
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector31~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(41));

-- Location: LCCOMB_X69_Y40_N16
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector30~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(41)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(41),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(41),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector30~0_combout\);

-- Location: FF_X69_Y40_N17
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector30~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(42));

-- Location: LCCOMB_X69_Y40_N22
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector29~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(42)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_port_inst|gc_cntrl_state_intern\(42),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(42),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector29~0_combout\);

-- Location: FF_X69_Y40_N23
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector29~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(43));

-- Location: LCCOMB_X69_Y40_N4
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector28~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(43)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(43),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(43),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector28~0_combout\);

-- Location: FF_X69_Y40_N5
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector28~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(44));

-- Location: LCCOMB_X69_Y40_N26
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector27~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(44)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(44),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(44),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector27~0_combout\);

-- Location: FF_X69_Y40_N27
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector27~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(45));

-- Location: LCCOMB_X69_Y40_N0
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector26~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(45)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(45),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(45),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector26~0_combout\);

-- Location: FF_X69_Y40_N1
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector26~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(46));

-- Location: LCCOMB_X69_Y40_N6
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector25~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(46)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(46),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(46),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector25~0_combout\);

-- Location: FF_X69_Y40_N7
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector25~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(47));

-- Location: LCCOMB_X69_Y40_N12
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector24~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(47)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(47),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(47),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector24~0_combout\);

-- Location: FF_X69_Y40_N13
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector24~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(48));

-- Location: LCCOMB_X69_Y40_N10
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector23~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(48)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_port_inst|gc_cntrl_state_intern\(48),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(48),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector23~0_combout\);

-- Location: FF_X69_Y40_N11
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector23~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(49));

-- Location: LCCOMB_X69_Y40_N8
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector22~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(49)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_port_inst|gc_cntrl_state_intern\(49),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(49),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector22~0_combout\);

-- Location: FF_X69_Y40_N9
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector22~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(50));

-- Location: LCCOMB_X70_Y40_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector21~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(50)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(50),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(50),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector21~0_combout\);

-- Location: FF_X70_Y40_N21
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector21~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(51));

-- Location: LCCOMB_X70_Y40_N2
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector20~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(51)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(51),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(51),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector20~0_combout\);

-- Location: FF_X70_Y40_N3
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector20~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(52));

-- Location: LCCOMB_X70_Y40_N8
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector19~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(52)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(52),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(52),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector19~0_combout\);

-- Location: FF_X70_Y40_N9
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector19~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(53));

-- Location: LCCOMB_X70_Y40_N14
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector18~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(53)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(53),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(53),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector18~0_combout\);

-- Location: FF_X70_Y40_N15
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector18~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(54));

-- Location: LCCOMB_X70_Y40_N4
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector17~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(54)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(54),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(54),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector17~0_combout\);

-- Location: FF_X70_Y40_N5
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector17~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(55));

-- Location: LCCOMB_X70_Y40_N26
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector16~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(55)) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(55),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector16~0_combout\);

-- Location: FF_X70_Y40_N27
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector16~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(56));

-- Location: FF_X63_Y39_N9
\dbg_port_inst|gc_cntrl_state_intern[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(56),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(56));

-- Location: LCCOMB_X70_Y40_N24
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector15~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(56))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_state_intern\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(56),
	datad => \dbg_port_inst|gc_cntrl_state_intern\(56),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector15~0_combout\);

-- Location: FF_X70_Y40_N25
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector15~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(57));

-- Location: LCCOMB_X70_Y40_N6
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector14~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(57)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(57),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(57),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector14~0_combout\);

-- Location: FF_X70_Y40_N7
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector14~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(58));

-- Location: LCCOMB_X70_Y40_N12
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector13~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(58)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(58),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(58),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector13~0_combout\);

-- Location: FF_X70_Y40_N13
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector13~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(59));

-- Location: LCCOMB_X70_Y40_N10
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector12~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(59)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(59),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(59),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector12~0_combout\);

-- Location: FF_X70_Y40_N11
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector12~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(60));

-- Location: LCCOMB_X70_Y40_N16
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector11~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(60)))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_state_intern\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(60),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(60),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector11~0_combout\);

-- Location: FF_X70_Y40_N17
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector11~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(61));

-- Location: LCCOMB_X70_Y40_N22
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector10~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(61))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(61),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector10~0_combout\);

-- Location: FF_X70_Y40_N23
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector10~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(62));

-- Location: LCCOMB_X70_Y40_N18
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector9~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(62))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(62),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector9~0_combout\);

-- Location: FF_X70_Y40_N19
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector9~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(63));

-- Location: LCCOMB_X70_Y40_N0
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector8~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(63))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(63),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector8~0_combout\);

-- Location: FF_X70_Y40_N1
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector8~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(64));

-- Location: LCCOMB_X72_Y41_N16
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(64) & 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\))) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(64) & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(64),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~2_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\);

-- Location: LCCOMB_X73_Y41_N14
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\ & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\);

-- Location: LCCOMB_X72_Y40_N4
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~2_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(7) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(0) & 
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(7),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(0),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~2_combout\);

-- Location: LCCOMB_X72_Y41_N22
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~2_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~2_combout\);

-- Location: LCCOMB_X72_Y41_N2
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~3_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~2_combout\ & (((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\ & 
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~1_combout\)))) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~2_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~2_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~1_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~3_combout\);

-- Location: FF_X72_Y41_N3
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~3_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\);

-- Location: LCCOMB_X72_Y41_N18
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~4_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\ & (((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~2_combout\)) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~2_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~4_combout\);

-- Location: LCCOMB_X73_Y41_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~0_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\) # 
-- ((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & \dbg_port_inst|gc_cntrl_emulator_inst|do_send~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|do_send~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~0_combout\);

-- Location: LCCOMB_X72_Y41_N4
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\) # (((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~0_combout\) # 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\)) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~4_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~0_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1_combout\);

-- Location: LCCOMB_X72_Y41_N10
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector6~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~1_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1_combout\ & 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\ & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~1_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~1_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector6~0_combout\);

-- Location: FF_X72_Y41_N11
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector6~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\);

-- Location: LCCOMB_X73_Y41_N18
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector7~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\) # ((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\ & 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector7~0_combout\);

-- Location: FF_X73_Y41_N19
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector7~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\);

-- Location: LCCOMB_X72_Y41_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~13_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(64))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(64),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~13_combout\);

-- Location: LCCOMB_X72_Y41_N26
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~12_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~2_combout\)) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\ & (((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~2_combout\ & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_HIGH~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~2_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~2_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~12_combout\);

-- Location: LCCOMB_X72_Y41_N14
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~14_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_LOW~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~13_combout\ & 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\))) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~13_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_LOW~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~13_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~12_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~14_combout\);

-- Location: LCCOMB_X72_Y41_N8
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\) # ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~14_combout\) # 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~14_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\);

-- Location: LCCOMB_X73_Y41_N26
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\ & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\ & 
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\);

-- Location: FF_X72_Y40_N15
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~8_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(0));

-- Location: LCCOMB_X72_Y40_N16
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(1) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~9\)) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(1) & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~9\) # (GND)))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~11\ = CARRY((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~9\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(1),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[0]~9\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~11\);

-- Location: FF_X72_Y40_N17
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~10_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(1));

-- Location: LCCOMB_X72_Y40_N18
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~16_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2) & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~11\ $ (GND))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~11\ & VCC))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~17\ = CARRY((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2) & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[1]~11\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~16_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~17\);

-- Location: FF_X72_Y40_N19
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~16_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2));

-- Location: LCCOMB_X72_Y40_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~18_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~17\)) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3) & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~17\) # (GND)))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~19\ = CARRY((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~17\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[2]~17\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~18_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~19\);

-- Location: FF_X72_Y40_N21
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~18_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(3));

-- Location: LCCOMB_X72_Y40_N22
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~20_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(4) & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~19\ $ (GND))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(4) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~19\ & VCC))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~21\ = CARRY((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(4) & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(4),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[3]~19\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~20_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~21\);

-- Location: FF_X72_Y40_N23
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~20_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(4));

-- Location: LCCOMB_X72_Y40_N24
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~22_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~21\)) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5) & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~21\) # (GND)))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~23\ = CARRY((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~21\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[4]~21\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~22_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~23\);

-- Location: FF_X72_Y40_N25
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~22_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5));

-- Location: LCCOMB_X72_Y40_N26
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]~24_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6) & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~23\ $ (GND))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~23\ & VCC))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]~25\ = CARRY((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6) & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[5]~23\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]~24_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]~25\);

-- Location: FF_X72_Y40_N27
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]~24_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6));

-- Location: LCCOMB_X72_Y40_N28
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~26_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]~25\ $ (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(7),
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[6]~25\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~26_combout\);

-- Location: FF_X72_Y40_N29
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~26_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt[7]~15_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(7));

-- Location: LCCOMB_X72_Y40_N12
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~1_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(7) & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(7),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(5),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~1_combout\);

-- Location: LCCOMB_X72_Y40_N6
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~2_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~1_combout\ & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2) & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6) & \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~1_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(2),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|clk_cnt\(6),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~2_combout\);

-- Location: LCCOMB_X72_Y41_N12
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_LOW~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(64) & 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~2_combout\)) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(64) & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_LOW~q\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal0~2_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg\(64),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal2~1_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\);

-- Location: LCCOMB_X72_Y41_N28
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\ & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~0_combout\ & 
-- ((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~1_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector5~0_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~0_combout\);

-- Location: LCCOMB_X72_Y41_N6
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~1_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\) # ((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\ & 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~0_combout\ & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg~0_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~10_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~1_combout\);

-- Location: LCCOMB_X72_Y41_N0
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~2_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\ & 
-- ((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~1_combout\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_SAMPLE~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Equal1~1_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~2_combout\);

-- Location: LCCOMB_X72_Y41_N24
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~3_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~1_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~2_combout\ & 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~1_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~2_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|sync~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~3_combout\);

-- Location: FF_X72_Y41_N25
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector2~3_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\);

-- Location: LCCOMB_X74_Y41_N30
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\) # ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2_combout\ & 
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21_combout\);

-- Location: LCCOMB_X74_Y41_N0
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~22_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(4) & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(3) & 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(2)) # (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(2),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(4),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(3),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(1),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~22_combout\);

-- Location: LCCOMB_X74_Y41_N18
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]~17_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(5) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~16\)) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(5) & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~16\) # (GND)))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]~18\ = CARRY((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~16\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(5),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~16\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]~17_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]~18\);

-- Location: LCCOMB_X74_Y41_N20
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[6]~19_combout\ = \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]~18\ $ (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(6),
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]~18\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[6]~19_combout\);

-- Location: FF_X74_Y41_N21
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[6]~19_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(6));

-- Location: LCCOMB_X74_Y41_N26
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~23_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~22_combout\) # 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(5)) # (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~22_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(5),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SAMPLE_DATA~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(6),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~23_combout\);

-- Location: LCCOMB_X74_Y41_N28
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~23_combout\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ & 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~0_combout\))) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\ & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|WideOr2~0_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.WAIT_FOR_FALLING~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~23_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector0~0_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24_combout\);

-- Location: FF_X74_Y41_N9
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~7_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(0));

-- Location: LCCOMB_X74_Y41_N10
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~9_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(1) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~8\)) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(1) & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~8\) # (GND)))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~10\ = CARRY((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~8\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(1),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~8\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~9_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~10\);

-- Location: FF_X74_Y41_N11
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~9_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(1));

-- Location: LCCOMB_X74_Y41_N12
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~11_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(2) & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~10\ $ (GND))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(2) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~10\ & VCC))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~12\ = CARRY((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(2) & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(2),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[1]~10\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~11_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~12\);

-- Location: FF_X74_Y41_N13
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~11_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(2));

-- Location: LCCOMB_X74_Y41_N14
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~13_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(3) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~12\)) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(3) & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~12\) # (GND)))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~14\ = CARRY((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~12\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(3),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[2]~12\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~13_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~14\);

-- Location: FF_X74_Y41_N15
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~13_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(3));

-- Location: LCCOMB_X74_Y41_N16
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~15_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(4) & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~14\ $ (GND))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(4) & (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~14\ & VCC))
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~16\ = CARRY((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(4) & !\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(4),
	datad => VCC,
	cin => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[3]~14\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~15_combout\,
	cout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~16\);

-- Location: FF_X74_Y41_N17
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[4]~15_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(4));

-- Location: FF_X74_Y41_N19
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[5]~17_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~21_combout\,
	ena => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(5));

-- Location: LCCOMB_X74_Y41_N2
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~1_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(5)) # (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(5),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(4),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~1_combout\);

-- Location: LCCOMB_X74_Y41_N24
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(2)) # ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(3)) # 
-- ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(0)) # (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(2),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(3),
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(0),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(1),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X74_Y41_N4
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg[0]~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg\(0)) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg\(0),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_reg[56]~1_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg[0]~0_combout\);

-- Location: FF_X74_Y41_N5
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg[0]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg\(0));

-- Location: LCCOMB_X74_Y41_N6
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2_combout\ = ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(6) & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~1_combout\) # 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~0_combout\)))) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~1_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|send_data_len_reg\(0),
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|data_cnt\(6),
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2_combout\);

-- Location: LCCOMB_X73_Y41_N22
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~3_combout\ = (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~3_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_LOW~q\ & 
-- ((!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~4_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~3_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_LOW~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.IDLE~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~3_combout\);

-- Location: LCCOMB_X73_Y41_N10
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~2_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~2_combout\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\ & 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2_combout\)) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|LessThan0~2_combout\,
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND~q\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector1~2_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~3_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~2_combout\);

-- Location: FF_X73_Y41_N11
\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_LOW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|Selector3~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|state.SEND_LOW~q\);

-- Location: LCCOMB_X50_Y35_N12
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X50_Y35_N13
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(24));

-- Location: LCCOMB_X50_Y35_N24
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13feeder_combout\);

-- Location: FF_X50_Y35_N25
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\);

-- Location: LCCOMB_X56_Y40_N18
\dbg_port_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector21~0_combout\ = (\dbg_port_inst|fsm_state.PRINT_OK~q\) # ((\dbg_port_inst|str_writer_str[0][1]~q\ & !\dbg_port_inst|fsm_state.PRINT_ERROR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|fsm_state.PRINT_OK~q\,
	datac => \dbg_port_inst|str_writer_str[0][1]~q\,
	datad => \dbg_port_inst|fsm_state.PRINT_ERROR~q\,
	combout => \dbg_port_inst|Selector21~0_combout\);

-- Location: FF_X56_Y40_N19
\dbg_port_inst|str_writer_str[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|Selector21~0_combout\,
	ena => \res_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_str[0][1]~q\);

-- Location: LCCOMB_X55_Y36_N24
\dbg_port_inst|str_writer_inst|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Mux7~0_combout\ = (\dbg_port_inst|str_writer_inst|idx\(0) & ((\dbg_port_inst|str_writer_inst|idx\(1) & ((\dbg_port_inst|str_writer_str[1][4]~q\))) # (!\dbg_port_inst|str_writer_inst|idx\(1) & 
-- (\dbg_port_inst|str_writer_str[0][1]~q\)))) # (!\dbg_port_inst|str_writer_inst|idx\(0) & (((!\dbg_port_inst|str_writer_inst|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_str[0][1]~q\,
	datab => \dbg_port_inst|str_writer_inst|idx\(0),
	datac => \dbg_port_inst|str_writer_str[1][4]~q\,
	datad => \dbg_port_inst|str_writer_inst|idx\(1),
	combout => \dbg_port_inst|str_writer_inst|Mux7~0_combout\);

-- Location: LCCOMB_X55_Y36_N0
\dbg_port_inst|str_writer_inst|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Mux7~1_combout\ = (\dbg_port_inst|str_writer_inst|Mux7~0_combout\ & !\dbg_port_inst|str_writer_inst|idx\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|str_writer_inst|Mux7~0_combout\,
	datac => \dbg_port_inst|str_writer_inst|idx\(2),
	combout => \dbg_port_inst|str_writer_inst|Mux7~1_combout\);

-- Location: FF_X55_Y36_N1
\dbg_port_inst|str_writer_inst|tx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Mux7~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|str_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|tx_data\(0));

-- Location: LCCOMB_X56_Y36_N10
\dbg_port_inst|ci_hex_writer_inst|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector65~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\) # (\dbg_port_inst|hex_writer_width\(1) $ (!\dbg_port_inst|hex_writer_width\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_width\(1),
	datad => \dbg_port_inst|hex_writer_width\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector65~0_combout\);

-- Location: LCCOMB_X56_Y36_N14
\dbg_port_inst|ci_hex_writer_inst|first_digit_mask~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|first_digit_mask~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (!\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\))) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (((\dbg_port_inst|hex_writer_start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_port_inst|hex_writer_start~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask~0_combout\);

-- Location: FF_X56_Y36_N11
\dbg_port_inst|ci_hex_writer_inst|first_digit_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector65~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(2));

-- Location: LCCOMB_X67_Y41_N18
\dbg_port_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Equal0~0_combout\ = (!\dbg_port_inst|hex_reader_inst|value\(0) & (!\dbg_port_inst|hex_reader_inst|value\(2) & (!\dbg_port_inst|hex_reader_inst|value\(1) & \dbg_port_inst|hex_reader_inst|value\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(0),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_reader_inst|value\(3),
	combout => \dbg_port_inst|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y39_N28
\dbg_port_inst|hex_reader_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector19~0_combout\ = (\dbg_port_inst|hex_reader_inst|value\(58) & \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(58),
	datad => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	combout => \dbg_port_inst|hex_reader_inst|Selector19~0_combout\);

-- Location: FF_X63_Y39_N29
\dbg_port_inst|hex_reader_inst|value[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector19~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(62));

-- Location: LCCOMB_X63_Y39_N26
\dbg_port_inst|gc_cntrl_state_intern[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[62]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(62),
	combout => \dbg_port_inst|gc_cntrl_state_intern[62]~feeder_combout\);

-- Location: FF_X63_Y39_N27
\dbg_port_inst|gc_cntrl_state_intern[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[62]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(62));

-- Location: IOIBUF_X56_Y0_N22
\hex7[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex7(6),
	o => \hex7[6]~input_o\);

-- Location: LCCOMB_X62_Y38_N20
\dbg_port_inst|hex_writer_value~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~49_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex7[6]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(62),
	datad => \hex7[6]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~49_combout\);

-- Location: LCCOMB_X59_Y42_N10
\dbg_port_inst|hex_writer_value[60]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[60]~43_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2)) # ((\dbg_port_inst|hex_reader_inst|value\(3)) # (!\dbg_port_inst|hex_reader_inst|value\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(3),
	combout => \dbg_port_inst|hex_writer_value[60]~43_combout\);

-- Location: LCCOMB_X59_Y42_N30
\dbg_port_inst|hex_writer_value[60]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[60]~46_combout\ = (\dbg_port_inst|hex_writer_value[60]~43_combout\ & (\dbg_port_inst|hex_writer_width[2]~4_combout\ & (\dbg_port_inst|hex_reader_inst|value\(3) & \dbg_port_inst|hex_writer_value[31]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[60]~43_combout\,
	datab => \dbg_port_inst|hex_writer_width[2]~4_combout\,
	datac => \dbg_port_inst|hex_reader_inst|value\(3),
	datad => \dbg_port_inst|hex_writer_value[31]~44_combout\,
	combout => \dbg_port_inst|hex_writer_value[60]~46_combout\);

-- Location: FF_X62_Y38_N21
\dbg_port_inst|hex_writer_value[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~49_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(62));

-- Location: IOIBUF_X115_Y31_N1
\hex7[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex7(2),
	o => \hex7[2]~input_o\);

-- Location: LCCOMB_X62_Y38_N8
\dbg_port_inst|hex_writer_value~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~53_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex7[2]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(58),
	datac => \hex7[2]~input_o\,
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~53_combout\);

-- Location: FF_X62_Y38_N9
\dbg_port_inst|hex_writer_value[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~53_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(58));

-- Location: IOIBUF_X0_Y42_N1
\ledr[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(14),
	o => \ledr[14]~input_o\);

-- Location: IOIBUF_X27_Y73_N15
\hw_switches[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(14),
	o => \hw_switches[14]~input_o\);

-- Location: LCCOMB_X59_Y44_N30
\dbg_port_inst|gc_cntrl_state_intern[32]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\ = (\dbg_port_inst|hex_reader_inst|done~q\ & \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|done~q\,
	datad => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\,
	combout => \dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\);

-- Location: LCCOMB_X60_Y40_N0
\dbg_port_inst|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Equal18~0_combout\ = (\dbg_port_inst|write_address\(3) & (!\dbg_port_inst|write_address\(2) & (!\dbg_port_inst|write_address\(1) & \dbg_port_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(3),
	datab => \dbg_port_inst|write_address\(2),
	datac => \dbg_port_inst|write_address\(1),
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|Equal18~0_combout\);

-- Location: LCCOMB_X60_Y40_N4
\dbg_port_inst|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Equal16~0_combout\ = (!\dbg_port_inst|write_address\(3) & (!\dbg_port_inst|write_address\(2) & \dbg_port_inst|write_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(3),
	datac => \dbg_port_inst|write_address\(2),
	datad => \dbg_port_inst|write_address\(1),
	combout => \dbg_port_inst|Equal16~0_combout\);

-- Location: LCCOMB_X59_Y44_N18
\dbg_port_inst|swic[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|swic[0]~0_combout\ = (\dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\ & ((\dbg_port_inst|Equal16~0_combout\) # ((\dbg_port_inst|Equal18~0_combout\ & \dbg_port_inst|hex_reader_inst|value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\,
	datab => \dbg_port_inst|Equal18~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|value\(0),
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|swic[0]~0_combout\);

-- Location: LCCOMB_X59_Y44_N8
\dbg_port_inst|swic[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|swic[0]~1_combout\ = (\dbg_port_inst|swic[0]~0_combout\) # ((\dbg_port_inst|swic\(0) & ((!\dbg_port_inst|Equal18~0_combout\) # (!\dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\,
	datab => \dbg_port_inst|Equal18~0_combout\,
	datac => \dbg_port_inst|swic\(0),
	datad => \dbg_port_inst|swic[0]~0_combout\,
	combout => \dbg_port_inst|swic[0]~1_combout\);

-- Location: FF_X59_Y44_N9
\dbg_port_inst|swic[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|swic[0]~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|swic\(0));

-- Location: LCCOMB_X59_Y44_N16
\dbg_port_inst|sw_switches~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~15_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & (\hw_switches[14]~input_o\)) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|hex_reader_inst|value\(14)))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (((\hw_switches[14]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Equal16~0_combout\,
	datab => \dbg_port_inst|write_address\(0),
	datac => \hw_switches[14]~input_o\,
	datad => \dbg_port_inst|hex_reader_inst|value\(14),
	combout => \dbg_port_inst|sw_switches~15_combout\);

-- Location: LCCOMB_X59_Y44_N24
\dbg_port_inst|sw_switches[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches[0]~1_combout\ = (\dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\ & ((\dbg_port_inst|Equal18~0_combout\) # ((!\dbg_port_inst|write_address\(0) & \dbg_port_inst|Equal16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\,
	datab => \dbg_port_inst|write_address\(0),
	datac => \dbg_port_inst|Equal18~0_combout\,
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|sw_switches[0]~1_combout\);

-- Location: FF_X59_Y44_N17
\dbg_port_inst|sw_switches[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~15_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(14));

-- Location: LCCOMB_X59_Y44_N26
\dbg_port_inst|switches[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[14]~14_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(14)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hw_switches[14]~input_o\,
	datac => \dbg_port_inst|swic\(0),
	datad => \dbg_port_inst|sw_switches\(14),
	combout => \dbg_port_inst|switches[14]~14_combout\);

-- Location: LCCOMB_X60_Y45_N4
\dbg_port_inst|hex_writer_value[12]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[12]~90_combout\ = (!\dbg_port_inst|hex_reader_inst|value\(1) & \dbg_port_inst|hex_reader_inst|value\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_reader_inst|value\(2),
	combout => \dbg_port_inst|hex_writer_value[12]~90_combout\);

-- Location: IOIBUF_X27_Y73_N22
\hex1[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex1(6),
	o => \hex1[6]~input_o\);

-- Location: LCCOMB_X60_Y44_N12
\dbg_port_inst|hex_writer_value[12]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[12]~92_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1)) # ((\dbg_port_inst|hex_reader_inst|value\(3) & \dbg_port_inst|hex_reader_inst|value\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_reader_inst|value\(2),
	combout => \dbg_port_inst|hex_writer_value[12]~92_combout\);

-- Location: LCCOMB_X60_Y44_N2
\dbg_port_inst|hex_writer_value[12]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[12]~91_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1)) # ((\dbg_port_inst|hex_reader_inst|value\(3) & !\dbg_port_inst|hex_reader_inst|value\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_reader_inst|value\(2),
	combout => \dbg_port_inst|hex_writer_value[12]~91_combout\);

-- Location: LCCOMB_X59_Y44_N6
\dbg_port_inst|hex_writer_value~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~107_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (((\dbg_port_inst|sw_switches\(14)) # (!\dbg_port_inst|hex_writer_value[12]~91_combout\)))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- (\hex1[6]~input_o\ & ((\dbg_port_inst|hex_writer_value[12]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex1[6]~input_o\,
	datab => \dbg_port_inst|sw_switches\(14),
	datac => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datad => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	combout => \dbg_port_inst|hex_writer_value~107_combout\);

-- Location: LCCOMB_X61_Y45_N14
\dbg_port_inst|hex_writer_value~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~108_combout\ = (\dbg_port_inst|hex_writer_value[12]~90_combout\ & ((\dbg_port_inst|hex_writer_value~107_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(14)))) # (!\dbg_port_inst|hex_writer_value~107_combout\ & 
-- (\dbg_port_inst|switches[14]~14_combout\)))) # (!\dbg_port_inst|hex_writer_value[12]~90_combout\ & (((\dbg_port_inst|hex_writer_value~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|switches[14]~14_combout\,
	datab => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(14),
	datad => \dbg_port_inst|hex_writer_value~107_combout\,
	combout => \dbg_port_inst|hex_writer_value~108_combout\);

-- Location: LCCOMB_X60_Y42_N6
\dbg_port_inst|hex_writer_value~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~166_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_reader_inst|value\(2) & (\ledr[14]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(2) & 
-- ((\dbg_port_inst|hex_writer_value~108_combout\))))) # (!\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_writer_value~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \ledr[14]~input_o\,
	datad => \dbg_port_inst|hex_writer_value~108_combout\,
	combout => \dbg_port_inst|hex_writer_value~166_combout\);

-- Location: LCCOMB_X60_Y42_N18
\dbg_port_inst|hex_writer_value[16]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[16]~162_combout\ = (\dbg_port_inst|hex_writer_width[2]~4_combout\ & (!\dbg_port_inst|hex_reader_inst|value\(0) & ((!\dbg_port_inst|hex_reader_inst|value\(1)) # (!\dbg_port_inst|hex_reader_inst|value\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|hex_writer_width[2]~4_combout\,
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|hex_writer_value[16]~162_combout\);

-- Location: FF_X60_Y42_N7
\dbg_port_inst|hex_writer_value[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~166_combout\,
	ena => \dbg_port_inst|hex_writer_value[16]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(14));

-- Location: IOIBUF_X49_Y73_N15
\ledr[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(6),
	o => \ledr[6]~input_o\);

-- Location: IOIBUF_X83_Y73_N1
\hex0[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex0(6),
	o => \hex0[6]~input_o\);

-- Location: IOIBUF_X40_Y73_N1
\hw_switches[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(6),
	o => \hw_switches[6]~input_o\);

-- Location: LCCOMB_X60_Y45_N24
\dbg_port_inst|sw_switches~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~7_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & ((\hw_switches[6]~input_o\))) # (!\dbg_port_inst|write_address\(0) & (\dbg_port_inst|hex_reader_inst|value\(6))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (((\hw_switches[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(6),
	datab => \hw_switches[6]~input_o\,
	datac => \dbg_port_inst|Equal16~0_combout\,
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|sw_switches~7_combout\);

-- Location: FF_X60_Y45_N25
\dbg_port_inst|sw_switches[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~7_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(6));

-- Location: LCCOMB_X60_Y45_N12
\dbg_port_inst|hex_writer_value~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~129_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (\dbg_port_inst|hex_writer_value[12]~91_combout\ & ((\dbg_port_inst|sw_switches\(6))))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- (((\hex0[6]~input_o\)) # (!\dbg_port_inst|hex_writer_value[12]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datab => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	datac => \hex0[6]~input_o\,
	datad => \dbg_port_inst|sw_switches\(6),
	combout => \dbg_port_inst|hex_writer_value~129_combout\);

-- Location: LCCOMB_X60_Y45_N18
\dbg_port_inst|switches[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[6]~6_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(6)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_switches[6]~input_o\,
	datab => \dbg_port_inst|sw_switches\(6),
	datad => \dbg_port_inst|swic\(0),
	combout => \dbg_port_inst|switches[6]~6_combout\);

-- Location: LCCOMB_X60_Y45_N20
\dbg_port_inst|hex_writer_value~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~130_combout\ = (\dbg_port_inst|hex_writer_value~129_combout\ & (((\dbg_port_inst|switches[6]~6_combout\)) # (!\dbg_port_inst|hex_writer_value[12]~90_combout\))) # (!\dbg_port_inst|hex_writer_value~129_combout\ & 
-- (\dbg_port_inst|hex_writer_value[12]~90_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value~129_combout\,
	datab => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(6),
	datad => \dbg_port_inst|switches[6]~6_combout\,
	combout => \dbg_port_inst|hex_writer_value~130_combout\);

-- Location: LCCOMB_X60_Y45_N14
\dbg_port_inst|hex_writer_value~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~173_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_reader_inst|value\(1) & (\ledr[6]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_writer_value~130_combout\))))) 
-- # (!\dbg_port_inst|hex_reader_inst|value\(2) & (((\dbg_port_inst|hex_writer_value~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ledr[6]~input_o\,
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_writer_value~130_combout\,
	combout => \dbg_port_inst|hex_writer_value~173_combout\);

-- Location: LCCOMB_X61_Y42_N14
\dbg_port_inst|hex_writer_value[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[6]~feeder_combout\ = \dbg_port_inst|hex_writer_value~173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_writer_value~173_combout\,
	combout => \dbg_port_inst|hex_writer_value[6]~feeder_combout\);

-- Location: IOIBUF_X115_Y42_N15
\ledg[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledg(6),
	o => \ledg[6]~input_o\);

-- Location: LCCOMB_X60_Y43_N20
\dbg_port_inst|hex_writer_value[8]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[8]~111_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & (\dbg_port_inst|hex_reader_inst|value\(1) & !\dbg_port_inst|hex_reader_inst|value\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_reader_inst|value\(3),
	combout => \dbg_port_inst|hex_writer_value[8]~111_combout\);

-- Location: LCCOMB_X60_Y43_N30
\dbg_port_inst|hex_writer_value[8]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[8]~112_combout\ = (\dbg_port_inst|hex_writer_width[2]~4_combout\ & ((\dbg_port_inst|hex_writer_value[8]~111_combout\) # ((!\dbg_port_inst|hex_reader_inst|value\(0) & !\dbg_port_inst|fsm_state~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(0),
	datab => \dbg_port_inst|hex_writer_value[8]~111_combout\,
	datac => \dbg_port_inst|fsm_state~31_combout\,
	datad => \dbg_port_inst|hex_writer_width[2]~4_combout\,
	combout => \dbg_port_inst|hex_writer_value[8]~112_combout\);

-- Location: FF_X61_Y42_N15
\dbg_port_inst|hex_writer_value[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value[6]~feeder_combout\,
	asdata => \ledg[6]~input_o\,
	sload => \dbg_port_inst|hex_reader_inst|value\(0),
	ena => \dbg_port_inst|hex_writer_value[8]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(6));

-- Location: IOIBUF_X31_Y73_N1
\hex0[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex0(2),
	o => \hex0[2]~input_o\);

-- Location: IOIBUF_X0_Y46_N22
\ledr[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(2),
	o => \ledr[2]~input_o\);

-- Location: LCCOMB_X60_Y46_N10
\dbg_port_inst|hex_writer_value[3]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[3]~141_combout\ = (\dbg_port_inst|hex_reader_inst|value\(3)) # ((\dbg_port_inst|hex_reader_inst|value\(2) & (\dbg_port_inst|hex_reader_inst|value\(1) & !\dbg_port_inst|hex_reader_inst|value\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|hex_writer_value[3]~141_combout\);

-- Location: IOIBUF_X27_Y73_N8
\ledg[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledg(2),
	o => \ledg[2]~input_o\);

-- Location: LCCOMB_X58_Y45_N8
\dbg_port_inst|hex_writer_value[3]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[3]~144_combout\ = (\dbg_port_inst|hex_reader_inst|value\(0) & ((\dbg_port_inst|hex_reader_inst|value\(2)) # (!\dbg_port_inst|hex_reader_inst|value\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(0),
	datac => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|hex_reader_inst|value\(1),
	combout => \dbg_port_inst|hex_writer_value[3]~144_combout\);

-- Location: IOIBUF_X52_Y73_N22
\hw_keys[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_keys(2),
	o => \hw_keys[2]~input_o\);

-- Location: LCCOMB_X59_Y45_N26
\dbg_port_inst|sw_keys~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_keys~3_combout\ = (\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & ((!\dbg_port_inst|hex_reader_inst|value\(2)))) # (!\dbg_port_inst|Equal16~0_combout\ & (!\hw_keys[2]~input_o\)))) # 
-- (!\dbg_port_inst|write_address\(0) & (!\hw_keys[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_keys[2]~input_o\,
	datab => \dbg_port_inst|write_address\(0),
	datac => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|sw_keys~3_combout\);

-- Location: LCCOMB_X59_Y44_N12
\dbg_port_inst|sw_keys[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_keys[0]~1_combout\ = (\dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\ & ((\dbg_port_inst|Equal16~0_combout\ & (\dbg_port_inst|write_address\(0))) # (!\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|Equal18~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\,
	datab => \dbg_port_inst|write_address\(0),
	datac => \dbg_port_inst|Equal18~0_combout\,
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|sw_keys[0]~1_combout\);

-- Location: FF_X59_Y45_N27
\dbg_port_inst|sw_keys[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_keys~3_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_keys[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_keys\(2));

-- Location: LCCOMB_X59_Y45_N28
\dbg_port_inst|keys[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|keys[2]~2_combout\ = (\dbg_port_inst|swic\(0) & ((!\dbg_port_inst|sw_keys\(2)))) # (!\dbg_port_inst|swic\(0) & (\hw_keys[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_keys[2]~input_o\,
	datab => \dbg_port_inst|swic\(0),
	datac => \dbg_port_inst|sw_keys\(2),
	combout => \dbg_port_inst|keys[2]~2_combout\);

-- Location: IOIBUF_X89_Y73_N22
\hw_switches[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(2),
	o => \hw_switches[2]~input_o\);

-- Location: LCCOMB_X61_Y43_N4
\dbg_port_inst|sw_switches~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~3_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & ((\hw_switches[2]~input_o\))) # (!\dbg_port_inst|write_address\(0) & (\dbg_port_inst|hex_reader_inst|value\(2))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (((\hw_switches[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \hw_switches[2]~input_o\,
	datac => \dbg_port_inst|Equal16~0_combout\,
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|sw_switches~3_combout\);

-- Location: FF_X61_Y43_N5
\dbg_port_inst|sw_switches[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~3_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(2));

-- Location: LCCOMB_X61_Y43_N6
\dbg_port_inst|switches[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[2]~2_combout\ = (\dbg_port_inst|swic\(0) & (\dbg_port_inst|sw_switches\(2))) # (!\dbg_port_inst|swic\(0) & ((\hw_switches[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|swic\(0),
	datab => \dbg_port_inst|sw_switches\(2),
	datac => \hw_switches[2]~input_o\,
	combout => \dbg_port_inst|switches[2]~2_combout\);

-- Location: LCCOMB_X60_Y42_N22
\dbg_port_inst|hex_writer_value[3]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[3]~143_combout\ = (\dbg_port_inst|hex_reader_inst|value\(0) & (!\dbg_port_inst|hex_reader_inst|value\(1))) # (!\dbg_port_inst|hex_reader_inst|value\(0) & ((\dbg_port_inst|hex_reader_inst|value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|hex_writer_value[3]~143_combout\);

-- Location: LCCOMB_X59_Y45_N20
\dbg_port_inst|hex_writer_value~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~156_combout\ = (\dbg_port_inst|hex_writer_value[3]~144_combout\ & (\dbg_port_inst|keys[2]~2_combout\ & ((\dbg_port_inst|hex_writer_value[3]~143_combout\)))) # (!\dbg_port_inst|hex_writer_value[3]~144_combout\ & 
-- (((\dbg_port_inst|switches[2]~2_combout\) # (!\dbg_port_inst|hex_writer_value[3]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[3]~144_combout\,
	datab => \dbg_port_inst|keys[2]~2_combout\,
	datac => \dbg_port_inst|switches[2]~2_combout\,
	datad => \dbg_port_inst|hex_writer_value[3]~143_combout\,
	combout => \dbg_port_inst|hex_writer_value~156_combout\);

-- Location: LCCOMB_X59_Y45_N10
\dbg_port_inst|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Selector16~1_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & \dbg_port_inst|hex_reader_inst|value\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|Selector16~1_combout\);

-- Location: LCCOMB_X59_Y45_N6
\dbg_port_inst|hex_writer_value~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~157_combout\ = (\dbg_port_inst|hex_writer_value~156_combout\ & (((!\dbg_port_inst|Selector16~1_combout\) # (!\dbg_port_inst|sw_keys\(2))))) # (!\dbg_port_inst|hex_writer_value~156_combout\ & (\ledg[2]~input_o\ & 
-- ((\dbg_port_inst|Selector16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ledg[2]~input_o\,
	datab => \dbg_port_inst|hex_writer_value~156_combout\,
	datac => \dbg_port_inst|sw_keys\(2),
	datad => \dbg_port_inst|Selector16~1_combout\,
	combout => \dbg_port_inst|hex_writer_value~157_combout\);

-- Location: LCCOMB_X60_Y46_N12
\dbg_port_inst|hex_writer_value[3]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[3]~142_combout\ = (!\dbg_port_inst|hex_reader_inst|value\(3) & (\dbg_port_inst|hex_reader_inst|value\(1) & !\dbg_port_inst|hex_reader_inst|value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|hex_writer_value[3]~142_combout\);

-- Location: LCCOMB_X60_Y46_N22
\dbg_port_inst|hex_writer_value~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~158_combout\ = (\dbg_port_inst|hex_writer_value[3]~141_combout\ & (((\dbg_port_inst|hex_writer_value[3]~142_combout\)))) # (!\dbg_port_inst|hex_writer_value[3]~141_combout\ & 
-- ((\dbg_port_inst|hex_writer_value[3]~142_combout\ & ((\dbg_port_inst|sw_switches\(2)))) # (!\dbg_port_inst|hex_writer_value[3]~142_combout\ & (\dbg_port_inst|hex_writer_value~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[3]~141_combout\,
	datab => \dbg_port_inst|hex_writer_value~157_combout\,
	datac => \dbg_port_inst|hex_writer_value[3]~142_combout\,
	datad => \dbg_port_inst|sw_switches\(2),
	combout => \dbg_port_inst|hex_writer_value~158_combout\);

-- Location: LCCOMB_X60_Y46_N0
\dbg_port_inst|hex_writer_value~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~159_combout\ = (\dbg_port_inst|hex_writer_value~158_combout\ & (((\ledr[2]~input_o\) # (!\dbg_port_inst|hex_writer_value[3]~141_combout\)))) # (!\dbg_port_inst|hex_writer_value~158_combout\ & (\hex0[2]~input_o\ & 
-- ((\dbg_port_inst|hex_writer_value[3]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex0[2]~input_o\,
	datab => \ledr[2]~input_o\,
	datac => \dbg_port_inst|hex_writer_value~158_combout\,
	datad => \dbg_port_inst|hex_writer_value[3]~141_combout\,
	combout => \dbg_port_inst|hex_writer_value~159_combout\);

-- Location: LCCOMB_X60_Y46_N8
\dbg_port_inst|hex_writer_value~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~160_combout\ = (\dbg_port_inst|hex_reader_inst|value\(3) & ((\dbg_port_inst|hex_reader_inst|value\(2) & (\dbg_port_inst|gc_cntrl_state_intern\(2))) # (!\dbg_port_inst|hex_reader_inst|value\(2) & 
-- ((\dbg_port_inst|hex_writer_value~159_combout\))))) # (!\dbg_port_inst|hex_reader_inst|value\(3) & (((\dbg_port_inst|hex_writer_value~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|gc_cntrl_state_intern\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|hex_writer_value~159_combout\,
	combout => \dbg_port_inst|hex_writer_value~160_combout\);

-- Location: LCCOMB_X59_Y42_N22
\dbg_port_inst|hex_writer_value[3]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[3]~150_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & (((!\dbg_port_inst|hex_reader_inst|value\(3))))) # (!\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_reader_inst|value\(2) & 
-- !\dbg_port_inst|hex_reader_inst|value\(3))) # (!\dbg_port_inst|hex_reader_inst|value\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(3),
	datad => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|hex_writer_value[3]~150_combout\);

-- Location: LCCOMB_X59_Y42_N26
\dbg_port_inst|hex_writer_value[3]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[3]~174_combout\ = (\res_n~input_o\ & (\dbg_port_inst|hex_reader_inst|done~q\ & (\dbg_port_inst|hex_writer_value[3]~150_combout\ & \dbg_port_inst|fsm_state.READ_OPERATION~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \res_n~input_o\,
	datab => \dbg_port_inst|hex_reader_inst|done~q\,
	datac => \dbg_port_inst|hex_writer_value[3]~150_combout\,
	datad => \dbg_port_inst|fsm_state.READ_OPERATION~q\,
	combout => \dbg_port_inst|hex_writer_value[3]~174_combout\);

-- Location: FF_X60_Y46_N9
\dbg_port_inst|hex_writer_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~160_combout\,
	ena => \dbg_port_inst|hex_writer_value[3]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(2));

-- Location: LCCOMB_X63_Y42_N4
\dbg_port_inst|ci_hex_writer_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector61~0_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & ((\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\) # (\dbg_port_inst|hex_writer_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_port_inst|hex_writer_value\(2),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector61~0_combout\);

-- Location: LCCOMB_X59_Y38_N26
\dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (!\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\))) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|hex_writer_start~q\) # ((!\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_port_inst|hex_writer_start~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~0_combout\);

-- Location: LCCOMB_X61_Y38_N2
\dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\ = (\dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~0_combout\) # ((\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & !\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~0_combout\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\);

-- Location: FF_X63_Y42_N5
\dbg_port_inst|ci_hex_writer_inst|value_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector61~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(2));

-- Location: LCCOMB_X63_Y42_N26
\dbg_port_inst|ci_hex_writer_inst|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector57~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(2)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(6),
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(2),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector57~0_combout\);

-- Location: FF_X63_Y42_N27
\dbg_port_inst|ci_hex_writer_inst|value_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector57~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(6));

-- Location: IOIBUF_X29_Y73_N1
\ledr[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(10),
	o => \ledr[10]~input_o\);

-- Location: IOIBUF_X45_Y0_N15
\hw_switches[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(10),
	o => \hw_switches[10]~input_o\);

-- Location: LCCOMB_X59_Y44_N28
\dbg_port_inst|sw_switches~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~11_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & ((\hw_switches[10]~input_o\))) # (!\dbg_port_inst|write_address\(0) & (\dbg_port_inst|hex_reader_inst|value\(10))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (((\hw_switches[10]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Equal16~0_combout\,
	datab => \dbg_port_inst|write_address\(0),
	datac => \dbg_port_inst|hex_reader_inst|value\(10),
	datad => \hw_switches[10]~input_o\,
	combout => \dbg_port_inst|sw_switches~11_combout\);

-- Location: FF_X59_Y44_N29
\dbg_port_inst|sw_switches[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~11_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(10));

-- Location: LCCOMB_X59_Y44_N14
\dbg_port_inst|switches[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[10]~10_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(10)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[10]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hw_switches[10]~input_o\,
	datac => \dbg_port_inst|swic\(0),
	datad => \dbg_port_inst|sw_switches\(10),
	combout => \dbg_port_inst|switches[10]~10_combout\);

-- Location: IOIBUF_X47_Y73_N15
\hex1[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex1(2),
	o => \hex1[2]~input_o\);

-- Location: LCCOMB_X59_Y44_N2
\dbg_port_inst|hex_writer_value~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~117_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (((\dbg_port_inst|sw_switches\(10) & \dbg_port_inst|hex_writer_value[12]~91_combout\)))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- ((\hex1[2]~input_o\) # ((!\dbg_port_inst|hex_writer_value[12]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex1[2]~input_o\,
	datab => \dbg_port_inst|sw_switches\(10),
	datac => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datad => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	combout => \dbg_port_inst|hex_writer_value~117_combout\);

-- Location: LCCOMB_X60_Y45_N22
\dbg_port_inst|hex_writer_value~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~118_combout\ = (\dbg_port_inst|hex_writer_value[12]~90_combout\ & ((\dbg_port_inst|hex_writer_value~117_combout\ & (\dbg_port_inst|switches[10]~10_combout\)) # (!\dbg_port_inst|hex_writer_value~117_combout\ & 
-- ((\dbg_port_inst|gc_cntrl_state_intern\(10)))))) # (!\dbg_port_inst|hex_writer_value[12]~90_combout\ & (((\dbg_port_inst|hex_writer_value~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|switches[10]~10_combout\,
	datab => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(10),
	datad => \dbg_port_inst|hex_writer_value~117_combout\,
	combout => \dbg_port_inst|hex_writer_value~118_combout\);

-- Location: LCCOMB_X60_Y42_N28
\dbg_port_inst|hex_writer_value~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~170_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_reader_inst|value\(1) & (\ledr[10]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(1) & 
-- ((\dbg_port_inst|hex_writer_value~118_combout\))))) # (!\dbg_port_inst|hex_reader_inst|value\(2) & (((\dbg_port_inst|hex_writer_value~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ledr[10]~input_o\,
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_writer_value~118_combout\,
	combout => \dbg_port_inst|hex_writer_value~170_combout\);

-- Location: FF_X60_Y42_N29
\dbg_port_inst|hex_writer_value[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~170_combout\,
	ena => \dbg_port_inst|hex_writer_value[16]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(10));

-- Location: LCCOMB_X63_Y42_N16
\dbg_port_inst|ci_hex_writer_inst|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector53~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(6))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(6),
	datab => \dbg_port_inst|hex_writer_value\(10),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector53~0_combout\);

-- Location: FF_X63_Y42_N17
\dbg_port_inst|ci_hex_writer_inst|value_buffer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector53~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(10));

-- Location: LCCOMB_X63_Y42_N6
\dbg_port_inst|ci_hex_writer_inst|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector49~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(10)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value\(14),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(10),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector49~0_combout\);

-- Location: FF_X63_Y42_N7
\dbg_port_inst|ci_hex_writer_inst|value_buffer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector49~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(14));

-- Location: LCCOMB_X59_Y42_N2
\dbg_port_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Equal0~1_combout\ = (!\dbg_port_inst|hex_reader_inst|value\(2) & (!\dbg_port_inst|hex_reader_inst|value\(1) & (!\dbg_port_inst|hex_reader_inst|value\(3) & !\dbg_port_inst|hex_reader_inst|value\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(3),
	datad => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|Equal0~1_combout\);

-- Location: IOIBUF_X72_Y73_N15
\hex2[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex2(2),
	o => \hex2[2]~input_o\);

-- Location: LCCOMB_X67_Y42_N16
\dbg_port_inst|hex_writer_value~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~98_combout\ = (\dbg_port_inst|Equal0~1_combout\) # ((\dbg_port_inst|Equal0~0_combout\ & ((\hex2[2]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(18),
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|Equal0~1_combout\,
	datad => \hex2[2]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~98_combout\);

-- Location: LCCOMB_X59_Y42_N6
\dbg_port_inst|hex_writer_value[28]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[28]~31_combout\ = (!\dbg_port_inst|hex_reader_inst|value\(1) & (!\dbg_port_inst|hex_reader_inst|value\(0) & ((\dbg_port_inst|hex_reader_inst|value\(3)) # (!\dbg_port_inst|hex_reader_inst|value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(3),
	datad => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|hex_writer_value[28]~31_combout\);

-- Location: LCCOMB_X59_Y42_N20
\dbg_port_inst|hex_writer_value[28]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[28]~175_combout\ = (\res_n~input_o\ & (\dbg_port_inst|fsm_state.READ_OPERATION~q\ & (\dbg_port_inst|hex_reader_inst|done~q\ & \dbg_port_inst|hex_writer_value[28]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \res_n~input_o\,
	datab => \dbg_port_inst|fsm_state.READ_OPERATION~q\,
	datac => \dbg_port_inst|hex_reader_inst|done~q\,
	datad => \dbg_port_inst|hex_writer_value[28]~31_combout\,
	combout => \dbg_port_inst|hex_writer_value[28]~175_combout\);

-- Location: FF_X67_Y42_N17
\dbg_port_inst|hex_writer_value[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~98_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(18));

-- Location: LCCOMB_X63_Y42_N28
\dbg_port_inst|ci_hex_writer_inst|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector45~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(14))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(14),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(18),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector45~0_combout\);

-- Location: FF_X63_Y42_N29
\dbg_port_inst|ci_hex_writer_inst|value_buffer[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector45~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(18));

-- Location: IOIBUF_X115_Y37_N15
\hex2[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex2(6),
	o => \hex2[6]~input_o\);

-- Location: LCCOMB_X67_Y42_N20
\dbg_port_inst|hex_writer_value~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~89_combout\ = (!\dbg_port_inst|Equal0~1_combout\ & ((\dbg_port_inst|Equal0~0_combout\ & (\hex2[6]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex2[6]~input_o\,
	datab => \dbg_port_inst|gc_cntrl_state_intern\(22),
	datac => \dbg_port_inst|Equal0~1_combout\,
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~89_combout\);

-- Location: FF_X67_Y42_N21
\dbg_port_inst|hex_writer_value[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~89_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(22));

-- Location: LCCOMB_X63_Y42_N18
\dbg_port_inst|ci_hex_writer_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector41~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(18))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(18),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(22),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector41~0_combout\);

-- Location: FF_X63_Y42_N19
\dbg_port_inst|ci_hex_writer_inst|value_buffer[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector41~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(22));

-- Location: IOIBUF_X115_Y49_N1
\hex3[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex3(2),
	o => \hex3[2]~input_o\);

-- Location: LCCOMB_X67_Y42_N22
\dbg_port_inst|hex_writer_value~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~85_combout\ = (\dbg_port_inst|Equal0~1_combout\) # ((\dbg_port_inst|Equal0~0_combout\ & ((\hex3[2]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(26),
	datab => \dbg_port_inst|Equal0~1_combout\,
	datac => \hex3[2]~input_o\,
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~85_combout\);

-- Location: FF_X67_Y42_N23
\dbg_port_inst|hex_writer_value[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~85_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(26));

-- Location: LCCOMB_X63_Y42_N14
\dbg_port_inst|ci_hex_writer_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector37~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(22))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(22),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(26),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector37~0_combout\);

-- Location: FF_X63_Y42_N15
\dbg_port_inst|ci_hex_writer_inst|value_buffer[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector37~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(26));

-- Location: IOIBUF_X115_Y49_N8
\hex3[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex3(6),
	o => \hex3[6]~input_o\);

-- Location: LCCOMB_X67_Y42_N30
\dbg_port_inst|hex_writer_value~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~81_combout\ = (\dbg_port_inst|Equal0~1_combout\) # ((\dbg_port_inst|Equal0~0_combout\ & ((\hex3[6]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(30),
	datab => \dbg_port_inst|Equal0~1_combout\,
	datac => \hex3[6]~input_o\,
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~81_combout\);

-- Location: FF_X67_Y42_N31
\dbg_port_inst|hex_writer_value[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~81_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(30));

-- Location: LCCOMB_X63_Y42_N2
\dbg_port_inst|ci_hex_writer_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector33~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(26))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(26),
	datac => \dbg_port_inst|hex_writer_value\(30),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector33~0_combout\);

-- Location: FF_X63_Y42_N3
\dbg_port_inst|ci_hex_writer_inst|value_buffer[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector33~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(30));

-- Location: IOIBUF_X56_Y0_N15
\hex4[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex4(2),
	o => \hex4[2]~input_o\);

-- Location: LCCOMB_X62_Y38_N6
\dbg_port_inst|hex_writer_value~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~77_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex4[2]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(34),
	datac => \hex4[2]~input_o\,
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~77_combout\);

-- Location: FF_X62_Y38_N7
\dbg_port_inst|hex_writer_value[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~77_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(34));

-- Location: LCCOMB_X62_Y38_N18
\dbg_port_inst|ci_hex_writer_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector29~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(30))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(30),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(34),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector29~0_combout\);

-- Location: FF_X62_Y38_N19
\dbg_port_inst|ci_hex_writer_inst|value_buffer[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector29~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(34));

-- Location: IOIBUF_X60_Y0_N8
\hex4[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex4(6),
	o => \hex4[6]~input_o\);

-- Location: LCCOMB_X62_Y38_N28
\dbg_port_inst|hex_writer_value~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~73_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex4[6]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(38),
	datac => \hex4[6]~input_o\,
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~73_combout\);

-- Location: FF_X62_Y38_N29
\dbg_port_inst|hex_writer_value[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~73_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(38));

-- Location: LCCOMB_X62_Y38_N30
\dbg_port_inst|ci_hex_writer_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector25~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(34))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(34),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(38),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector25~0_combout\);

-- Location: FF_X62_Y38_N31
\dbg_port_inst|ci_hex_writer_inst|value_buffer[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector25~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(38));

-- Location: IOIBUF_X54_Y0_N15
\hex5[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex5(2),
	o => \hex5[2]~input_o\);

-- Location: LCCOMB_X62_Y38_N16
\dbg_port_inst|hex_writer_value~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~69_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex5[2]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(42),
	datad => \hex5[2]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~69_combout\);

-- Location: FF_X62_Y38_N17
\dbg_port_inst|hex_writer_value[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~69_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(42));

-- Location: LCCOMB_X62_Y38_N10
\dbg_port_inst|ci_hex_writer_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector21~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(38))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(38),
	datab => \dbg_port_inst|hex_writer_value\(42),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector21~0_combout\);

-- Location: FF_X62_Y38_N11
\dbg_port_inst|ci_hex_writer_inst|value_buffer[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector21~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(42));

-- Location: IOIBUF_X54_Y0_N8
\hex5[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex5(6),
	o => \hex5[6]~input_o\);

-- Location: LCCOMB_X62_Y38_N12
\dbg_port_inst|hex_writer_value~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~65_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex5[6]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(46),
	datad => \hex5[6]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~65_combout\);

-- Location: FF_X62_Y38_N13
\dbg_port_inst|hex_writer_value[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~65_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(46));

-- Location: LCCOMB_X62_Y38_N22
\dbg_port_inst|ci_hex_writer_inst|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector17~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(42))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(42),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(46),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector17~0_combout\);

-- Location: FF_X62_Y38_N23
\dbg_port_inst|ci_hex_writer_inst|value_buffer[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector17~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(46));

-- Location: IOIBUF_X81_Y73_N1
\hex6[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex6(2),
	o => \hex6[2]~input_o\);

-- Location: LCCOMB_X62_Y38_N24
\dbg_port_inst|hex_writer_value~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~61_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex6[2]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(50),
	datac => \hex6[2]~input_o\,
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~61_combout\);

-- Location: FF_X62_Y38_N25
\dbg_port_inst|hex_writer_value[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~61_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(50));

-- Location: LCCOMB_X62_Y38_N26
\dbg_port_inst|ci_hex_writer_inst|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector13~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(46))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(46),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(50),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector13~0_combout\);

-- Location: FF_X62_Y38_N27
\dbg_port_inst|ci_hex_writer_inst|value_buffer[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector13~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(50));

-- Location: IOIBUF_X0_Y33_N22
\hex6[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex6(6),
	o => \hex6[6]~input_o\);

-- Location: LCCOMB_X62_Y38_N4
\dbg_port_inst|hex_writer_value~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~57_combout\ = (\dbg_port_inst|Equal0~0_combout\ & (\hex6[6]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex6[6]~input_o\,
	datab => \dbg_port_inst|gc_cntrl_state_intern\(54),
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~57_combout\);

-- Location: FF_X62_Y38_N5
\dbg_port_inst|hex_writer_value[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~57_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(54));

-- Location: LCCOMB_X62_Y38_N14
\dbg_port_inst|ci_hex_writer_inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector9~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(50))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(50),
	datab => \dbg_port_inst|hex_writer_value\(54),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector9~0_combout\);

-- Location: FF_X62_Y38_N15
\dbg_port_inst|ci_hex_writer_inst|value_buffer[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector9~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(54));

-- Location: LCCOMB_X62_Y38_N2
\dbg_port_inst|ci_hex_writer_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector5~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(54)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(58),
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(54),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector5~0_combout\);

-- Location: FF_X62_Y38_N3
\dbg_port_inst|ci_hex_writer_inst|value_buffer[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector5~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(58));

-- Location: LCCOMB_X62_Y38_N0
\dbg_port_inst|ci_hex_writer_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector1~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(58)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_writer_value\(62),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(58),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector1~0_combout\);

-- Location: FF_X62_Y38_N1
\dbg_port_inst|ci_hex_writer_inst|value_buffer[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector1~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(62));

-- Location: LCCOMB_X56_Y36_N20
\dbg_port_inst|ci_hex_writer_inst|digit_to_write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|digit_to_write~2_combout\ = (\dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(2) & \dbg_port_inst|ci_hex_writer_inst|value_buffer\(62))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(2),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(62),
	combout => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~2_combout\);

-- Location: LCCOMB_X66_Y39_N28
\dbg_port_inst|hex_reader_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector20~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(57))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(57),
	combout => \dbg_port_inst|hex_reader_inst|Selector20~0_combout\);

-- Location: FF_X66_Y39_N29
\dbg_port_inst|hex_reader_inst|value[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector20~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(61));

-- Location: LCCOMB_X66_Y39_N24
\dbg_port_inst|gc_cntrl_state_intern[61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[61]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(61),
	combout => \dbg_port_inst|gc_cntrl_state_intern[61]~feeder_combout\);

-- Location: FF_X66_Y39_N25
\dbg_port_inst|gc_cntrl_state_intern[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[61]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(61));

-- Location: IOIBUF_X115_Y35_N22
\hex7[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex7(5),
	o => \hex7[5]~input_o\);

-- Location: LCCOMB_X66_Y38_N2
\dbg_port_inst|hex_writer_value~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~48_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex7[5]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(61),
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \hex7[5]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~48_combout\);

-- Location: FF_X66_Y38_N3
\dbg_port_inst|hex_writer_value[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~48_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(61));

-- Location: IOIBUF_X74_Y0_N22
\hex7[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex7(1),
	o => \hex7[1]~input_o\);

-- Location: LCCOMB_X66_Y38_N8
\dbg_port_inst|hex_writer_value~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~52_combout\ = (\dbg_port_inst|Equal0~0_combout\ & (\hex7[1]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \hex7[1]~input_o\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(57),
	combout => \dbg_port_inst|hex_writer_value~52_combout\);

-- Location: FF_X66_Y38_N9
\dbg_port_inst|hex_writer_value[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~52_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(57));

-- Location: IOIBUF_X65_Y0_N1
\hex6[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex6(5),
	o => \hex6[5]~input_o\);

-- Location: LCCOMB_X65_Y38_N22
\dbg_port_inst|hex_writer_value~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~56_combout\ = (\dbg_port_inst|Equal0~0_combout\ & (\hex6[5]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex6[5]~input_o\,
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(53),
	combout => \dbg_port_inst|hex_writer_value~56_combout\);

-- Location: FF_X65_Y38_N23
\dbg_port_inst|hex_writer_value[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~56_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(53));

-- Location: IOIBUF_X72_Y0_N8
\hex5[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex5(5),
	o => \hex5[5]~input_o\);

-- Location: LCCOMB_X65_Y38_N14
\dbg_port_inst|hex_writer_value~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~64_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex5[5]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(45),
	datab => \dbg_port_inst|Equal0~0_combout\,
	datad => \hex5[5]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~64_combout\);

-- Location: FF_X65_Y38_N15
\dbg_port_inst|hex_writer_value[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~64_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(45));

-- Location: IOIBUF_X79_Y0_N8
\hex3[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex3(1),
	o => \hex3[1]~input_o\);

-- Location: LCCOMB_X67_Y42_N28
\dbg_port_inst|hex_writer_value~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~84_combout\ = (\dbg_port_inst|Equal0~1_combout\) # ((\dbg_port_inst|Equal0~0_combout\ & (\hex3[1]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex3[1]~input_o\,
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|Equal0~1_combout\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(25),
	combout => \dbg_port_inst|hex_writer_value~84_combout\);

-- Location: FF_X67_Y42_N29
\dbg_port_inst|hex_writer_value[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~84_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(25));

-- Location: IOIBUF_X115_Y37_N22
\hex2[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex2(5),
	o => \hex2[5]~input_o\);

-- Location: LCCOMB_X67_Y42_N26
\dbg_port_inst|hex_writer_value~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~88_combout\ = (\dbg_port_inst|Equal0~1_combout\) # ((\dbg_port_inst|Equal0~0_combout\ & ((\hex2[5]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(21),
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|Equal0~1_combout\,
	datad => \hex2[5]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~88_combout\);

-- Location: FF_X67_Y42_N27
\dbg_port_inst|hex_writer_value[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~88_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(21));

-- Location: IOIBUF_X38_Y0_N1
\ledr[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(9),
	o => \ledr[9]~input_o\);

-- Location: IOIBUF_X65_Y73_N22
\hw_switches[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(9),
	o => \hw_switches[9]~input_o\);

-- Location: LCCOMB_X61_Y46_N0
\dbg_port_inst|sw_switches~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~10_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & (\hw_switches[9]~input_o\)) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|hex_reader_inst|value\(9)))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (\hw_switches[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_switches[9]~input_o\,
	datab => \dbg_port_inst|Equal16~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|value\(9),
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|sw_switches~10_combout\);

-- Location: FF_X61_Y46_N1
\dbg_port_inst|sw_switches[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~10_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(9));

-- Location: LCCOMB_X61_Y46_N18
\dbg_port_inst|switches[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[9]~9_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(9)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_switches[9]~input_o\,
	datac => \dbg_port_inst|swic\(0),
	datad => \dbg_port_inst|sw_switches\(9),
	combout => \dbg_port_inst|switches[9]~9_combout\);

-- Location: IOIBUF_X67_Y73_N1
\hex1[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex1(1),
	o => \hex1[1]~input_o\);

-- Location: LCCOMB_X61_Y46_N6
\dbg_port_inst|hex_writer_value~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~115_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (((\dbg_port_inst|hex_writer_value[12]~91_combout\ & \dbg_port_inst|sw_switches\(9))))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- ((\hex1[1]~input_o\) # ((!\dbg_port_inst|hex_writer_value[12]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datab => \hex1[1]~input_o\,
	datac => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	datad => \dbg_port_inst|sw_switches\(9),
	combout => \dbg_port_inst|hex_writer_value~115_combout\);

-- Location: LCCOMB_X61_Y46_N30
\dbg_port_inst|hex_writer_value~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~116_combout\ = (\dbg_port_inst|hex_writer_value[12]~90_combout\ & ((\dbg_port_inst|hex_writer_value~115_combout\ & (\dbg_port_inst|switches[9]~9_combout\)) # (!\dbg_port_inst|hex_writer_value~115_combout\ & 
-- ((\dbg_port_inst|gc_cntrl_state_intern\(9)))))) # (!\dbg_port_inst|hex_writer_value[12]~90_combout\ & (((\dbg_port_inst|hex_writer_value~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datab => \dbg_port_inst|switches[9]~9_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(9),
	datad => \dbg_port_inst|hex_writer_value~115_combout\,
	combout => \dbg_port_inst|hex_writer_value~116_combout\);

-- Location: LCCOMB_X60_Y42_N26
\dbg_port_inst|hex_writer_value~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~169_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_reader_inst|value\(1) & (\ledr[9]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_writer_value~116_combout\))))) 
-- # (!\dbg_port_inst|hex_reader_inst|value\(2) & (((\dbg_port_inst|hex_writer_value~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ledr[9]~input_o\,
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_writer_value~116_combout\,
	combout => \dbg_port_inst|hex_writer_value~169_combout\);

-- Location: FF_X60_Y42_N27
\dbg_port_inst|hex_writer_value[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~169_combout\,
	ena => \dbg_port_inst|hex_writer_value[16]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(9));

-- Location: IOIBUF_X0_Y47_N22
\hw_switches[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(5),
	o => \hw_switches[5]~input_o\);

-- Location: LCCOMB_X60_Y44_N28
\dbg_port_inst|sw_switches~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~6_combout\ = (\dbg_port_inst|write_address\(0) & (((\hw_switches[5]~input_o\)))) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & (\dbg_port_inst|hex_reader_inst|value\(5))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & ((\hw_switches[5]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(0),
	datab => \dbg_port_inst|hex_reader_inst|value\(5),
	datac => \hw_switches[5]~input_o\,
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|sw_switches~6_combout\);

-- Location: FF_X60_Y44_N29
\dbg_port_inst|sw_switches[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~6_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(5));

-- Location: IOIBUF_X91_Y73_N15
\hex0[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex0(5),
	o => \hex0[5]~input_o\);

-- Location: LCCOMB_X60_Y44_N26
\dbg_port_inst|hex_writer_value~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~127_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (\dbg_port_inst|sw_switches\(5) & ((\dbg_port_inst|hex_writer_value[12]~91_combout\)))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- (((\hex0[5]~input_o\) # (!\dbg_port_inst|hex_writer_value[12]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datab => \dbg_port_inst|sw_switches\(5),
	datac => \hex0[5]~input_o\,
	datad => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	combout => \dbg_port_inst|hex_writer_value~127_combout\);

-- Location: LCCOMB_X60_Y44_N22
\dbg_port_inst|switches[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[5]~5_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(5)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|swic\(0),
	datac => \hw_switches[5]~input_o\,
	datad => \dbg_port_inst|sw_switches\(5),
	combout => \dbg_port_inst|switches[5]~5_combout\);

-- Location: LCCOMB_X60_Y44_N30
\dbg_port_inst|hex_writer_value~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~128_combout\ = (\dbg_port_inst|hex_writer_value~127_combout\ & ((\dbg_port_inst|switches[5]~5_combout\) # ((!\dbg_port_inst|hex_writer_value[12]~90_combout\)))) # (!\dbg_port_inst|hex_writer_value~127_combout\ & 
-- (((\dbg_port_inst|gc_cntrl_state_intern\(5) & \dbg_port_inst|hex_writer_value[12]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value~127_combout\,
	datab => \dbg_port_inst|switches[5]~5_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(5),
	datad => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	combout => \dbg_port_inst|hex_writer_value~128_combout\);

-- Location: IOIBUF_X54_Y0_N1
\ledr[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(5),
	o => \ledr[5]~input_o\);

-- Location: LCCOMB_X60_Y44_N14
\dbg_port_inst|hex_writer_value~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~172_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_reader_inst|value\(1) & ((\ledr[5]~input_o\))) # (!\dbg_port_inst|hex_reader_inst|value\(1) & (\dbg_port_inst|hex_writer_value~128_combout\)))) 
-- # (!\dbg_port_inst|hex_reader_inst|value\(2) & (((\dbg_port_inst|hex_writer_value~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_writer_value~128_combout\,
	datad => \ledr[5]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~172_combout\);

-- Location: LCCOMB_X61_Y42_N20
\dbg_port_inst|hex_writer_value[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[5]~feeder_combout\ = \dbg_port_inst|hex_writer_value~172_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_writer_value~172_combout\,
	combout => \dbg_port_inst|hex_writer_value[5]~feeder_combout\);

-- Location: IOIBUF_X85_Y73_N1
\ledg[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledg(5),
	o => \ledg[5]~input_o\);

-- Location: FF_X61_Y42_N21
\dbg_port_inst|hex_writer_value[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value[5]~feeder_combout\,
	asdata => \ledg[5]~input_o\,
	sload => \dbg_port_inst|hex_reader_inst|value\(0),
	ena => \dbg_port_inst|hex_writer_value[8]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(5));

-- Location: IOIBUF_X52_Y73_N15
\ledr[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(1),
	o => \ledr[1]~input_o\);

-- Location: IOIBUF_X38_Y73_N1
\hw_switches[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(1),
	o => \hw_switches[1]~input_o\);

-- Location: LCCOMB_X61_Y46_N24
\dbg_port_inst|sw_switches~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~2_combout\ = (\dbg_port_inst|write_address\(0) & (\hw_switches[1]~input_o\)) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|hex_reader_inst|value\(1)))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (\hw_switches[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(0),
	datab => \hw_switches[1]~input_o\,
	datac => \dbg_port_inst|Equal16~0_combout\,
	datad => \dbg_port_inst|hex_reader_inst|value\(1),
	combout => \dbg_port_inst|sw_switches~2_combout\);

-- Location: FF_X61_Y46_N25
\dbg_port_inst|sw_switches[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(1));

-- Location: IOIBUF_X25_Y73_N15
\hw_keys[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_keys(1),
	o => \hw_keys[1]~input_o\);

-- Location: LCCOMB_X59_Y45_N30
\dbg_port_inst|sw_keys~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_keys~2_combout\ = (\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & (!\dbg_port_inst|hex_reader_inst|value\(1))) # (!\dbg_port_inst|Equal16~0_combout\ & ((!\hw_keys[1]~input_o\))))) # 
-- (!\dbg_port_inst|write_address\(0) & (((!\hw_keys[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \hw_keys[1]~input_o\,
	datac => \dbg_port_inst|write_address\(0),
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|sw_keys~2_combout\);

-- Location: FF_X59_Y45_N31
\dbg_port_inst|sw_keys[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_keys~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_keys[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_keys\(1));

-- Location: LCCOMB_X59_Y45_N24
\dbg_port_inst|keys[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|keys[1]~1_combout\ = (\dbg_port_inst|swic\(0) & (!\dbg_port_inst|sw_keys\(1))) # (!\dbg_port_inst|swic\(0) & ((\hw_keys[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|sw_keys\(1),
	datab => \hw_keys[1]~input_o\,
	datac => \dbg_port_inst|swic\(0),
	combout => \dbg_port_inst|keys[1]~1_combout\);

-- Location: LCCOMB_X61_Y46_N26
\dbg_port_inst|switches[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[1]~1_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(1)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hw_switches[1]~input_o\,
	datac => \dbg_port_inst|swic\(0),
	datad => \dbg_port_inst|sw_switches\(1),
	combout => \dbg_port_inst|switches[1]~1_combout\);

-- Location: LCCOMB_X59_Y45_N0
\dbg_port_inst|hex_writer_value~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~151_combout\ = (\dbg_port_inst|hex_writer_value[3]~144_combout\ & (\dbg_port_inst|keys[1]~1_combout\ & ((\dbg_port_inst|hex_writer_value[3]~143_combout\)))) # (!\dbg_port_inst|hex_writer_value[3]~144_combout\ & 
-- (((\dbg_port_inst|switches[1]~1_combout\) # (!\dbg_port_inst|hex_writer_value[3]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[3]~144_combout\,
	datab => \dbg_port_inst|keys[1]~1_combout\,
	datac => \dbg_port_inst|switches[1]~1_combout\,
	datad => \dbg_port_inst|hex_writer_value[3]~143_combout\,
	combout => \dbg_port_inst|hex_writer_value~151_combout\);

-- Location: IOIBUF_X35_Y73_N22
\ledg[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledg(1),
	o => \ledg[1]~input_o\);

-- Location: LCCOMB_X59_Y45_N2
\dbg_port_inst|hex_writer_value~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~152_combout\ = (\dbg_port_inst|hex_writer_value~151_combout\ & (((!\dbg_port_inst|Selector16~1_combout\)) # (!\dbg_port_inst|sw_keys\(1)))) # (!\dbg_port_inst|hex_writer_value~151_combout\ & (((\ledg[1]~input_o\ & 
-- \dbg_port_inst|Selector16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|sw_keys\(1),
	datab => \dbg_port_inst|hex_writer_value~151_combout\,
	datac => \ledg[1]~input_o\,
	datad => \dbg_port_inst|Selector16~1_combout\,
	combout => \dbg_port_inst|hex_writer_value~152_combout\);

-- Location: IOIBUF_X60_Y73_N15
\hex0[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex0(1),
	o => \hex0[1]~input_o\);

-- Location: LCCOMB_X60_Y46_N26
\dbg_port_inst|hex_writer_value~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~153_combout\ = (\dbg_port_inst|hex_writer_value[3]~142_combout\ & (((\dbg_port_inst|hex_writer_value[3]~141_combout\)))) # (!\dbg_port_inst|hex_writer_value[3]~142_combout\ & 
-- ((\dbg_port_inst|hex_writer_value[3]~141_combout\ & ((\hex0[1]~input_o\))) # (!\dbg_port_inst|hex_writer_value[3]~141_combout\ & (\dbg_port_inst|hex_writer_value~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[3]~142_combout\,
	datab => \dbg_port_inst|hex_writer_value~152_combout\,
	datac => \hex0[1]~input_o\,
	datad => \dbg_port_inst|hex_writer_value[3]~141_combout\,
	combout => \dbg_port_inst|hex_writer_value~153_combout\);

-- Location: LCCOMB_X60_Y46_N28
\dbg_port_inst|hex_writer_value~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~154_combout\ = (\dbg_port_inst|hex_writer_value~153_combout\ & ((\ledr[1]~input_o\) # ((!\dbg_port_inst|hex_writer_value[3]~142_combout\)))) # (!\dbg_port_inst|hex_writer_value~153_combout\ & 
-- (((\dbg_port_inst|sw_switches\(1) & \dbg_port_inst|hex_writer_value[3]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ledr[1]~input_o\,
	datab => \dbg_port_inst|sw_switches\(1),
	datac => \dbg_port_inst|hex_writer_value~153_combout\,
	datad => \dbg_port_inst|hex_writer_value[3]~142_combout\,
	combout => \dbg_port_inst|hex_writer_value~154_combout\);

-- Location: LCCOMB_X60_Y46_N30
\dbg_port_inst|hex_writer_value~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~155_combout\ = (\dbg_port_inst|hex_reader_inst|value\(3) & ((\dbg_port_inst|hex_reader_inst|value\(2) & (\dbg_port_inst|gc_cntrl_state_intern\(1))) # (!\dbg_port_inst|hex_reader_inst|value\(2) & 
-- ((\dbg_port_inst|hex_writer_value~154_combout\))))) # (!\dbg_port_inst|hex_reader_inst|value\(3) & (((\dbg_port_inst|hex_writer_value~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|gc_cntrl_state_intern\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|hex_writer_value~154_combout\,
	combout => \dbg_port_inst|hex_writer_value~155_combout\);

-- Location: FF_X60_Y46_N31
\dbg_port_inst|hex_writer_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~155_combout\,
	ena => \dbg_port_inst|hex_writer_value[3]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(1));

-- Location: LCCOMB_X61_Y42_N30
\dbg_port_inst|ci_hex_writer_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector62~0_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & (!\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\ & \dbg_port_inst|hex_writer_value\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_port_inst|hex_writer_value\(1),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector62~0_combout\);

-- Location: FF_X61_Y42_N31
\dbg_port_inst|ci_hex_writer_inst|value_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector62~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(1));

-- Location: LCCOMB_X61_Y42_N2
\dbg_port_inst|ci_hex_writer_inst|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector58~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(1)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(5),
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(1),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector58~0_combout\);

-- Location: FF_X61_Y42_N3
\dbg_port_inst|ci_hex_writer_inst|value_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector58~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(5));

-- Location: LCCOMB_X61_Y42_N22
\dbg_port_inst|ci_hex_writer_inst|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector54~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(5)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(9),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(5),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector54~0_combout\);

-- Location: FF_X61_Y42_N23
\dbg_port_inst|ci_hex_writer_inst|value_buffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector54~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(9));

-- Location: IOIBUF_X0_Y42_N8
\ledr[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(13),
	o => \ledr[13]~input_o\);

-- Location: IOIBUF_X60_Y73_N22
\hw_switches[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(13),
	o => \hw_switches[13]~input_o\);

-- Location: LCCOMB_X60_Y44_N0
\dbg_port_inst|sw_switches~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~14_combout\ = (\dbg_port_inst|write_address\(0) & (((\hw_switches[13]~input_o\)))) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & (\dbg_port_inst|hex_reader_inst|value\(13))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & ((\hw_switches[13]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(0),
	datab => \dbg_port_inst|hex_reader_inst|value\(13),
	datac => \hw_switches[13]~input_o\,
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|sw_switches~14_combout\);

-- Location: FF_X60_Y44_N1
\dbg_port_inst|sw_switches[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~14_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(13));

-- Location: IOIBUF_X20_Y73_N1
\hex1[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex1(5),
	o => \hex1[5]~input_o\);

-- Location: LCCOMB_X60_Y44_N6
\dbg_port_inst|hex_writer_value~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~105_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (\dbg_port_inst|sw_switches\(13) & ((\dbg_port_inst|hex_writer_value[12]~91_combout\)))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- (((\hex1[5]~input_o\) # (!\dbg_port_inst|hex_writer_value[12]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datab => \dbg_port_inst|sw_switches\(13),
	datac => \hex1[5]~input_o\,
	datad => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	combout => \dbg_port_inst|hex_writer_value~105_combout\);

-- Location: LCCOMB_X60_Y44_N10
\dbg_port_inst|switches[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[13]~13_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(13)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|swic\(0),
	datac => \hw_switches[13]~input_o\,
	datad => \dbg_port_inst|sw_switches\(13),
	combout => \dbg_port_inst|switches[13]~13_combout\);

-- Location: LCCOMB_X60_Y44_N8
\dbg_port_inst|hex_writer_value~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~106_combout\ = (\dbg_port_inst|hex_writer_value~105_combout\ & ((\dbg_port_inst|switches[13]~13_combout\) # ((!\dbg_port_inst|hex_writer_value[12]~90_combout\)))) # (!\dbg_port_inst|hex_writer_value~105_combout\ & 
-- (((\dbg_port_inst|gc_cntrl_state_intern\(13) & \dbg_port_inst|hex_writer_value[12]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value~105_combout\,
	datab => \dbg_port_inst|switches[13]~13_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(13),
	datad => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	combout => \dbg_port_inst|hex_writer_value~106_combout\);

-- Location: LCCOMB_X60_Y42_N12
\dbg_port_inst|hex_writer_value~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~165_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_reader_inst|value\(2) & (\ledr[13]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(2) & 
-- ((\dbg_port_inst|hex_writer_value~106_combout\))))) # (!\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_writer_value~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \ledr[13]~input_o\,
	datad => \dbg_port_inst|hex_writer_value~106_combout\,
	combout => \dbg_port_inst|hex_writer_value~165_combout\);

-- Location: FF_X60_Y42_N13
\dbg_port_inst|hex_writer_value[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~165_combout\,
	ena => \dbg_port_inst|hex_writer_value[16]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(13));

-- Location: LCCOMB_X61_Y42_N26
\dbg_port_inst|ci_hex_writer_inst|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector50~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(9))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(9),
	datad => \dbg_port_inst|hex_writer_value\(13),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector50~0_combout\);

-- Location: FF_X61_Y42_N27
\dbg_port_inst|ci_hex_writer_inst|value_buffer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector50~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(13));

-- Location: IOIBUF_X115_Y37_N8
\ledr[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(17),
	o => \ledr[17]~input_o\);

-- Location: IOIBUF_X33_Y73_N8
\hw_switches[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(17),
	o => \hw_switches[17]~input_o\);

-- Location: LCCOMB_X61_Y46_N8
\dbg_port_inst|sw_switches~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~18_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & (\hw_switches[17]~input_o\)) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|hex_reader_inst|value\(17)))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (\hw_switches[17]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_switches[17]~input_o\,
	datab => \dbg_port_inst|Equal16~0_combout\,
	datac => \dbg_port_inst|write_address\(0),
	datad => \dbg_port_inst|hex_reader_inst|value\(17),
	combout => \dbg_port_inst|sw_switches~18_combout\);

-- Location: FF_X61_Y46_N9
\dbg_port_inst|sw_switches[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~18_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(17));

-- Location: LCCOMB_X61_Y46_N10
\dbg_port_inst|switches[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[17]~17_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(17)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[17]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_switches[17]~input_o\,
	datab => \dbg_port_inst|sw_switches\(17),
	datac => \dbg_port_inst|swic\(0),
	combout => \dbg_port_inst|switches[17]~17_combout\);

-- Location: IOIBUF_X115_Y37_N1
\hex2[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex2(1),
	o => \hex2[1]~input_o\);

-- Location: LCCOMB_X61_Y46_N2
\dbg_port_inst|hex_writer_value~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~96_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & ((\dbg_port_inst|sw_switches\(17)) # ((!\dbg_port_inst|hex_writer_value[12]~91_combout\)))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- (((\dbg_port_inst|hex_writer_value[12]~91_combout\ & \hex2[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datab => \dbg_port_inst|sw_switches\(17),
	datac => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	datad => \hex2[1]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~96_combout\);

-- Location: LCCOMB_X61_Y45_N28
\dbg_port_inst|hex_writer_value~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~97_combout\ = (\dbg_port_inst|hex_writer_value[12]~90_combout\ & ((\dbg_port_inst|hex_writer_value~96_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(17))) # (!\dbg_port_inst|hex_writer_value~96_combout\ & 
-- ((\dbg_port_inst|switches[17]~17_combout\))))) # (!\dbg_port_inst|hex_writer_value[12]~90_combout\ & (((\dbg_port_inst|hex_writer_value~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(17),
	datab => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datac => \dbg_port_inst|switches[17]~17_combout\,
	datad => \dbg_port_inst|hex_writer_value~96_combout\,
	combout => \dbg_port_inst|hex_writer_value~97_combout\);

-- Location: LCCOMB_X60_Y42_N8
\dbg_port_inst|hex_writer_value~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~163_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_reader_inst|value\(2) & (\ledr[17]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_writer_value~97_combout\))))) 
-- # (!\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_writer_value~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \ledr[17]~input_o\,
	datad => \dbg_port_inst|hex_writer_value~97_combout\,
	combout => \dbg_port_inst|hex_writer_value~163_combout\);

-- Location: FF_X60_Y42_N9
\dbg_port_inst|hex_writer_value[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~163_combout\,
	ena => \dbg_port_inst|hex_writer_value[16]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(17));

-- Location: LCCOMB_X61_Y42_N6
\dbg_port_inst|ci_hex_writer_inst|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector46~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(13))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(13),
	datad => \dbg_port_inst|hex_writer_value\(17),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector46~0_combout\);

-- Location: FF_X61_Y42_N7
\dbg_port_inst|ci_hex_writer_inst|value_buffer[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector46~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(17));

-- Location: LCCOMB_X61_Y42_N10
\dbg_port_inst|ci_hex_writer_inst|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector42~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(17)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(21),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(17),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector42~0_combout\);

-- Location: FF_X61_Y42_N11
\dbg_port_inst|ci_hex_writer_inst|value_buffer[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector42~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(21));

-- Location: LCCOMB_X61_Y42_N8
\dbg_port_inst|ci_hex_writer_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector38~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(21)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(25),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(21),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector38~0_combout\);

-- Location: FF_X61_Y42_N9
\dbg_port_inst|ci_hex_writer_inst|value_buffer[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector38~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(25));

-- Location: IOIBUF_X79_Y0_N1
\hex3[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex3(5),
	o => \hex3[5]~input_o\);

-- Location: LCCOMB_X67_Y42_N4
\dbg_port_inst|hex_writer_value~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~80_combout\ = (!\dbg_port_inst|Equal0~1_combout\ & ((\dbg_port_inst|Equal0~0_combout\ & ((\hex3[5]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(29),
	datab => \dbg_port_inst|Equal0~1_combout\,
	datac => \hex3[5]~input_o\,
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~80_combout\);

-- Location: FF_X67_Y42_N5
\dbg_port_inst|hex_writer_value[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~80_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(29));

-- Location: LCCOMB_X65_Y38_N16
\dbg_port_inst|ci_hex_writer_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector34~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(25))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(25),
	datad => \dbg_port_inst|hex_writer_value\(29),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector34~0_combout\);

-- Location: FF_X65_Y38_N17
\dbg_port_inst|ci_hex_writer_inst|value_buffer[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector34~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(29));

-- Location: IOIBUF_X65_Y0_N8
\hex4[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex4(1),
	o => \hex4[1]~input_o\);

-- Location: LCCOMB_X65_Y38_N18
\dbg_port_inst|hex_writer_value~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~76_combout\ = (\dbg_port_inst|Equal0~0_combout\ & (\hex4[1]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \hex4[1]~input_o\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(33),
	combout => \dbg_port_inst|hex_writer_value~76_combout\);

-- Location: FF_X65_Y38_N19
\dbg_port_inst|hex_writer_value[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~76_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(33));

-- Location: LCCOMB_X65_Y38_N20
\dbg_port_inst|ci_hex_writer_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector30~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(29))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(29),
	datad => \dbg_port_inst|hex_writer_value\(33),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector30~0_combout\);

-- Location: FF_X65_Y38_N21
\dbg_port_inst|ci_hex_writer_inst|value_buffer[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector30~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(33));

-- Location: IOIBUF_X115_Y30_N1
\hex4[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex4(5),
	o => \hex4[5]~input_o\);

-- Location: LCCOMB_X65_Y38_N30
\dbg_port_inst|hex_writer_value~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~72_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex4[5]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(37),
	datad => \hex4[5]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~72_combout\);

-- Location: FF_X65_Y38_N31
\dbg_port_inst|hex_writer_value[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~72_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(37));

-- Location: LCCOMB_X65_Y38_N8
\dbg_port_inst|ci_hex_writer_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector26~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(33))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(33),
	datac => \dbg_port_inst|hex_writer_value\(37),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector26~0_combout\);

-- Location: FF_X65_Y38_N9
\dbg_port_inst|ci_hex_writer_inst|value_buffer[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector26~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(37));

-- Location: IOIBUF_X65_Y0_N22
\hex5[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex5(1),
	o => \hex5[1]~input_o\);

-- Location: LCCOMB_X65_Y38_N26
\dbg_port_inst|hex_writer_value~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~68_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex5[1]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(41),
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \hex5[1]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~68_combout\);

-- Location: FF_X65_Y38_N27
\dbg_port_inst|hex_writer_value[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~68_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(41));

-- Location: LCCOMB_X65_Y38_N12
\dbg_port_inst|ci_hex_writer_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector22~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(37))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(37),
	datac => \dbg_port_inst|hex_writer_value\(41),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector22~0_combout\);

-- Location: FF_X65_Y38_N13
\dbg_port_inst|ci_hex_writer_inst|value_buffer[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector22~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(41));

-- Location: LCCOMB_X65_Y38_N24
\dbg_port_inst|ci_hex_writer_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector18~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(41)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(45),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(41),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector18~0_combout\);

-- Location: FF_X65_Y38_N25
\dbg_port_inst|ci_hex_writer_inst|value_buffer[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector18~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(45));

-- Location: IOIBUF_X74_Y0_N1
\hex6[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex6(1),
	o => \hex6[1]~input_o\);

-- Location: LCCOMB_X65_Y38_N10
\dbg_port_inst|hex_writer_value~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~60_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex6[1]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(49),
	datab => \dbg_port_inst|Equal0~0_combout\,
	datad => \hex6[1]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~60_combout\);

-- Location: FF_X65_Y38_N11
\dbg_port_inst|hex_writer_value[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~60_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(49));

-- Location: LCCOMB_X65_Y38_N28
\dbg_port_inst|ci_hex_writer_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector14~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(45))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(45),
	datad => \dbg_port_inst|hex_writer_value\(49),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector14~0_combout\);

-- Location: FF_X65_Y38_N29
\dbg_port_inst|ci_hex_writer_inst|value_buffer[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector14~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(49));

-- Location: LCCOMB_X65_Y38_N2
\dbg_port_inst|ci_hex_writer_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector10~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(49)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(53),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(49),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector10~0_combout\);

-- Location: FF_X65_Y38_N3
\dbg_port_inst|ci_hex_writer_inst|value_buffer[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector10~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(53));

-- Location: LCCOMB_X66_Y38_N24
\dbg_port_inst|ci_hex_writer_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector6~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(53)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(57),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(53),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector6~0_combout\);

-- Location: FF_X66_Y38_N25
\dbg_port_inst|ci_hex_writer_inst|value_buffer[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector6~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(57));

-- Location: LCCOMB_X66_Y38_N18
\dbg_port_inst|ci_hex_writer_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector2~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(57)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(61),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(57),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector2~0_combout\);

-- Location: FF_X66_Y38_N19
\dbg_port_inst|ci_hex_writer_inst|value_buffer[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector2~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(61));

-- Location: LCCOMB_X60_Y38_N26
\dbg_port_inst|ci_hex_writer_inst|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector66~0_combout\ = (\dbg_port_inst|hex_writer_width\(1)) # ((\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\) # (!\dbg_port_inst|hex_writer_width\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_width\(1),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_port_inst|hex_writer_width\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector66~0_combout\);

-- Location: FF_X60_Y38_N27
\dbg_port_inst|ci_hex_writer_inst|first_digit_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector66~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(1));

-- Location: LCCOMB_X56_Y35_N16
\dbg_port_inst|ci_hex_writer_inst|digit_to_write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|digit_to_write~1_combout\ = (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(61) & \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(61),
	datad => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(1),
	combout => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~1_combout\);

-- Location: IOIBUF_X81_Y0_N22
\hex7[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex7(3),
	o => \hex7[3]~input_o\);

-- Location: LCCOMB_X65_Y39_N6
\dbg_port_inst|hex_writer_value~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~51_combout\ = (\dbg_port_inst|Equal0~0_combout\ & (\hex7[3]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \hex7[3]~input_o\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(59),
	combout => \dbg_port_inst|hex_writer_value~51_combout\);

-- Location: FF_X65_Y39_N7
\dbg_port_inst|hex_writer_value[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~51_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(59));

-- Location: FF_X66_Y39_N23
\dbg_port_inst|gc_cntrl_state_intern[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(55),
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(55));

-- Location: LCCOMB_X65_Y39_N18
\dbg_port_inst|hex_writer_value~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~55_combout\ = (!\dbg_port_inst|Equal0~0_combout\ & \dbg_port_inst|gc_cntrl_state_intern\(55))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(55),
	combout => \dbg_port_inst|hex_writer_value~55_combout\);

-- Location: FF_X65_Y39_N19
\dbg_port_inst|hex_writer_value[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~55_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(55));

-- Location: IOIBUF_X60_Y0_N22
\hex6[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex6(3),
	o => \hex6[3]~input_o\);

-- Location: LCCOMB_X65_Y39_N14
\dbg_port_inst|hex_writer_value~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~59_combout\ = (\dbg_port_inst|Equal0~0_combout\ & (\hex6[3]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hex6[3]~input_o\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(51),
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~59_combout\);

-- Location: FF_X65_Y39_N15
\dbg_port_inst|hex_writer_value[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~59_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(51));

-- Location: LCCOMB_X65_Y39_N2
\dbg_port_inst|hex_writer_value~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~63_combout\ = (!\dbg_port_inst|Equal0~0_combout\ & \dbg_port_inst|gc_cntrl_state_intern\(47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(47),
	combout => \dbg_port_inst|hex_writer_value~63_combout\);

-- Location: FF_X65_Y39_N3
\dbg_port_inst|hex_writer_value[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~63_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(47));

-- Location: IOIBUF_X49_Y0_N8
\hex5[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex5(3),
	o => \hex5[3]~input_o\);

-- Location: LCCOMB_X65_Y39_N30
\dbg_port_inst|hex_writer_value~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~67_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex5[3]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(43),
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \hex5[3]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~67_combout\);

-- Location: FF_X65_Y39_N31
\dbg_port_inst|hex_writer_value[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~67_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(43));

-- Location: LCCOMB_X65_Y39_N26
\dbg_port_inst|hex_writer_value~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~71_combout\ = (!\dbg_port_inst|Equal0~0_combout\ & \dbg_port_inst|gc_cntrl_state_intern\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(39),
	combout => \dbg_port_inst|hex_writer_value~71_combout\);

-- Location: FF_X65_Y39_N27
\dbg_port_inst|hex_writer_value[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~71_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(39));

-- Location: IOIBUF_X115_Y31_N8
\hex4[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex4(3),
	o => \hex4[3]~input_o\);

-- Location: LCCOMB_X65_Y39_N22
\dbg_port_inst|hex_writer_value~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~75_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex4[3]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(35),
	datad => \hex4[3]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~75_combout\);

-- Location: FF_X65_Y39_N23
\dbg_port_inst|hex_writer_value[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~75_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(35));

-- Location: LCCOMB_X59_Y42_N0
\dbg_port_inst|hex_writer_value~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~79_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & (\dbg_port_inst|gc_cntrl_state_intern\(31))) # (!\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_writer_value[31]~44_combout\ & 
-- ((\dbg_port_inst|Equal0~1_combout\))) # (!\dbg_port_inst|hex_writer_value[31]~44_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(31),
	datab => \dbg_port_inst|Equal0~1_combout\,
	datac => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|hex_writer_value[31]~44_combout\,
	combout => \dbg_port_inst|hex_writer_value~79_combout\);

-- Location: FF_X59_Y42_N1
\dbg_port_inst|hex_writer_value[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~79_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(31));

-- Location: IOIBUF_X74_Y73_N15
\hex3[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex3(3),
	o => \hex3[3]~input_o\);

-- Location: LCCOMB_X67_Y42_N10
\dbg_port_inst|hex_writer_value~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~83_combout\ = (\dbg_port_inst|Equal0~1_combout\) # ((\dbg_port_inst|Equal0~0_combout\ & (\hex3[3]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex3[3]~input_o\,
	datab => \dbg_port_inst|Equal0~1_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(27),
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~83_combout\);

-- Location: FF_X67_Y42_N11
\dbg_port_inst|hex_writer_value[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~83_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(27));

-- Location: LCCOMB_X59_Y42_N12
\dbg_port_inst|hex_writer_value~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~87_combout\ = (\dbg_port_inst|hex_writer_value[31]~44_combout\ & ((\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|gc_cntrl_state_intern\(23)))) # (!\dbg_port_inst|hex_reader_inst|value\(2) & 
-- (\dbg_port_inst|Equal0~1_combout\)))) # (!\dbg_port_inst|hex_writer_value[31]~44_combout\ & (((\dbg_port_inst|gc_cntrl_state_intern\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[31]~44_combout\,
	datab => \dbg_port_inst|Equal0~1_combout\,
	datac => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|gc_cntrl_state_intern\(23),
	combout => \dbg_port_inst|hex_writer_value~87_combout\);

-- Location: FF_X59_Y42_N13
\dbg_port_inst|hex_writer_value[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~87_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(23));

-- Location: IOIBUF_X115_Y36_N1
\hex2[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex2(3),
	o => \hex2[3]~input_o\);

-- Location: LCCOMB_X67_Y42_N6
\dbg_port_inst|hex_writer_value~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~95_combout\ = (\dbg_port_inst|Equal0~1_combout\) # ((\dbg_port_inst|Equal0~0_combout\ & ((\hex2[3]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(19),
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|Equal0~1_combout\,
	datad => \hex2[3]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~95_combout\);

-- Location: FF_X67_Y42_N7
\dbg_port_inst|hex_writer_value[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~95_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(19));

-- Location: IOIBUF_X13_Y73_N15
\ledr[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(15),
	o => \ledr[15]~input_o\);

-- Location: IOIBUF_X83_Y73_N8
\hw_switches[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(15),
	o => \hw_switches[15]~input_o\);

-- Location: LCCOMB_X60_Y45_N0
\dbg_port_inst|sw_switches~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~16_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & ((\hw_switches[15]~input_o\))) # (!\dbg_port_inst|write_address\(0) & (\dbg_port_inst|hex_reader_inst|value\(15))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (((\hw_switches[15]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Equal16~0_combout\,
	datab => \dbg_port_inst|hex_reader_inst|value\(15),
	datac => \hw_switches[15]~input_o\,
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|sw_switches~16_combout\);

-- Location: FF_X60_Y45_N1
\dbg_port_inst|sw_switches[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~16_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(15));

-- Location: LCCOMB_X60_Y45_N16
\dbg_port_inst|hex_writer_value~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~101_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & (\ledr[15]~input_o\ & (\dbg_port_inst|hex_reader_inst|value\(1)))) # (!\dbg_port_inst|hex_reader_inst|value\(2) & (((\dbg_port_inst|sw_switches\(15)) # 
-- (!\dbg_port_inst|hex_reader_inst|value\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ledr[15]~input_o\,
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|sw_switches\(15),
	combout => \dbg_port_inst|hex_writer_value~101_combout\);

-- Location: LCCOMB_X60_Y45_N10
\dbg_port_inst|switches[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[15]~15_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(15)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|swic\(0),
	datac => \hw_switches[15]~input_o\,
	datad => \dbg_port_inst|sw_switches\(15),
	combout => \dbg_port_inst|switches[15]~15_combout\);

-- Location: LCCOMB_X60_Y45_N2
\dbg_port_inst|hex_writer_value~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~102_combout\ = (!\dbg_port_inst|hex_reader_inst|value\(3) & ((\dbg_port_inst|hex_writer_value~101_combout\) # ((\dbg_port_inst|hex_writer_value[12]~90_combout\ & \dbg_port_inst|switches[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|hex_writer_value~101_combout\,
	datac => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datad => \dbg_port_inst|switches[15]~15_combout\,
	combout => \dbg_port_inst|hex_writer_value~102_combout\);

-- Location: LCCOMB_X60_Y45_N26
\dbg_port_inst|hex_writer_value~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~103_combout\ = (\dbg_port_inst|hex_writer_value~102_combout\) # ((\dbg_port_inst|hex_reader_inst|value\(3) & (\dbg_port_inst|hex_writer_value[12]~90_combout\ & \dbg_port_inst|gc_cntrl_state_intern\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(15),
	datad => \dbg_port_inst|hex_writer_value~102_combout\,
	combout => \dbg_port_inst|hex_writer_value~103_combout\);

-- Location: LCCOMB_X58_Y42_N10
\dbg_port_inst|hex_writer_value[15]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[15]~104_combout\ = (\dbg_port_inst|hex_writer_value[16]~162_combout\ & (!\dbg_port_inst|hex_reader_inst|value\(0) & ((\dbg_port_inst|hex_writer_value~103_combout\)))) # (!\dbg_port_inst|hex_writer_value[16]~162_combout\ & 
-- (((\dbg_port_inst|hex_writer_value\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(0),
	datab => \dbg_port_inst|hex_writer_value[16]~162_combout\,
	datac => \dbg_port_inst|hex_writer_value\(15),
	datad => \dbg_port_inst|hex_writer_value~103_combout\,
	combout => \dbg_port_inst|hex_writer_value[15]~104_combout\);

-- Location: FF_X58_Y42_N11
\dbg_port_inst|hex_writer_value[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value[15]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(15));

-- Location: IOIBUF_X52_Y0_N1
\ledr[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(11),
	o => \ledr[11]~input_o\);

-- Location: IOIBUF_X16_Y73_N1
\hex1[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex1(3),
	o => \hex1[3]~input_o\);

-- Location: IOIBUF_X85_Y73_N8
\hw_switches[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(11),
	o => \hw_switches[11]~input_o\);

-- Location: LCCOMB_X61_Y43_N28
\dbg_port_inst|sw_switches~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~12_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & (\hw_switches[11]~input_o\)) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|hex_reader_inst|value\(11)))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (\hw_switches[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Equal16~0_combout\,
	datab => \hw_switches[11]~input_o\,
	datac => \dbg_port_inst|hex_reader_inst|value\(11),
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|sw_switches~12_combout\);

-- Location: FF_X61_Y43_N29
\dbg_port_inst|sw_switches[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~12_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(11));

-- Location: LCCOMB_X59_Y44_N0
\dbg_port_inst|hex_writer_value~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~113_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (((\dbg_port_inst|sw_switches\(11) & \dbg_port_inst|hex_writer_value[12]~91_combout\)))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- ((\hex1[3]~input_o\) # ((!\dbg_port_inst|hex_writer_value[12]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex1[3]~input_o\,
	datab => \dbg_port_inst|sw_switches\(11),
	datac => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datad => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	combout => \dbg_port_inst|hex_writer_value~113_combout\);

-- Location: LCCOMB_X61_Y43_N22
\dbg_port_inst|switches[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[11]~11_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(11)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|swic\(0),
	datab => \hw_switches[11]~input_o\,
	datad => \dbg_port_inst|sw_switches\(11),
	combout => \dbg_port_inst|switches[11]~11_combout\);

-- Location: LCCOMB_X61_Y45_N16
\dbg_port_inst|hex_writer_value~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~114_combout\ = (\dbg_port_inst|hex_writer_value~113_combout\ & (((\dbg_port_inst|switches[11]~11_combout\) # (!\dbg_port_inst|hex_writer_value[12]~90_combout\)))) # (!\dbg_port_inst|hex_writer_value~113_combout\ & 
-- (\dbg_port_inst|gc_cntrl_state_intern\(11) & (\dbg_port_inst|hex_writer_value[12]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value~113_combout\,
	datab => \dbg_port_inst|gc_cntrl_state_intern\(11),
	datac => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datad => \dbg_port_inst|switches[11]~11_combout\,
	combout => \dbg_port_inst|hex_writer_value~114_combout\);

-- Location: LCCOMB_X60_Y42_N0
\dbg_port_inst|hex_writer_value~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~168_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_reader_inst|value\(1) & (\ledr[11]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(1) & 
-- ((\dbg_port_inst|hex_writer_value~114_combout\))))) # (!\dbg_port_inst|hex_reader_inst|value\(2) & (((\dbg_port_inst|hex_writer_value~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ledr[11]~input_o\,
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_writer_value~114_combout\,
	combout => \dbg_port_inst|hex_writer_value~168_combout\);

-- Location: FF_X60_Y42_N1
\dbg_port_inst|hex_writer_value[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~168_combout\,
	ena => \dbg_port_inst|hex_writer_value[16]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(11));

-- Location: LCCOMB_X60_Y43_N22
\dbg_port_inst|hex_writer_value~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~125_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_reader_inst|value\(3)) # ((!\dbg_port_inst|hex_reader_inst|value\(2) & \dbg_port_inst|hex_reader_inst|value\(0))))) # 
-- (!\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_reader_inst|value\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(0),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_reader_inst|value\(3),
	combout => \dbg_port_inst|hex_writer_value~125_combout\);

-- Location: IOIBUF_X42_Y73_N8
\ledg[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledg(7),
	o => \ledg[7]~input_o\);

-- Location: IOIBUF_X58_Y73_N15
\hw_switches[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(7),
	o => \hw_switches[7]~input_o\);

-- Location: LCCOMB_X61_Y43_N0
\dbg_port_inst|sw_switches~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~8_combout\ = (\dbg_port_inst|write_address\(0) & (((\hw_switches[7]~input_o\)))) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & (\dbg_port_inst|hex_reader_inst|value\(7))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & ((\hw_switches[7]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(0),
	datab => \dbg_port_inst|hex_reader_inst|value\(7),
	datac => \dbg_port_inst|Equal16~0_combout\,
	datad => \hw_switches[7]~input_o\,
	combout => \dbg_port_inst|sw_switches~8_combout\);

-- Location: FF_X61_Y43_N1
\dbg_port_inst|sw_switches[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~8_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(7));

-- Location: LCCOMB_X61_Y43_N26
\dbg_port_inst|switches[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[7]~7_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(7)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|swic\(0),
	datab => \hw_switches[7]~input_o\,
	datad => \dbg_port_inst|sw_switches\(7),
	combout => \dbg_port_inst|switches[7]~7_combout\);

-- Location: IOIBUF_X0_Y47_N15
\ledr[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(7),
	o => \ledr[7]~input_o\);

-- Location: LCCOMB_X61_Y43_N16
\dbg_port_inst|hex_writer_value[7]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[7]~121_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & (\ledr[7]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|sw_switches\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \ledr[7]~input_o\,
	datad => \dbg_port_inst|sw_switches\(7),
	combout => \dbg_port_inst|hex_writer_value[7]~121_combout\);

-- Location: LCCOMB_X61_Y43_N18
\dbg_port_inst|hex_writer_value[7]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[7]~122_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_writer_value[7]~121_combout\)))) # (!\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|switches[7]~7_combout\) # 
-- ((!\dbg_port_inst|hex_reader_inst|value\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|switches[7]~7_combout\,
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|hex_writer_value[7]~121_combout\,
	combout => \dbg_port_inst|hex_writer_value[7]~122_combout\);

-- Location: LCCOMB_X60_Y43_N16
\dbg_port_inst|hex_writer_value[7]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[7]~123_combout\ = (\dbg_port_inst|hex_reader_inst|value\(3) & (\dbg_port_inst|hex_writer_value[12]~90_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(7)))) # (!\dbg_port_inst|hex_reader_inst|value\(3) & 
-- (((\dbg_port_inst|hex_writer_value[7]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(7),
	datad => \dbg_port_inst|hex_writer_value[7]~122_combout\,
	combout => \dbg_port_inst|hex_writer_value[7]~123_combout\);

-- Location: LCCOMB_X60_Y43_N4
\dbg_port_inst|hex_writer_value[7]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[7]~124_combout\ = (\dbg_port_inst|hex_reader_inst|value\(0) & (\dbg_port_inst|hex_writer_value[8]~111_combout\ & (\ledg[7]~input_o\))) # (!\dbg_port_inst|hex_reader_inst|value\(0) & 
-- (((\dbg_port_inst|hex_writer_value[7]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(0),
	datab => \dbg_port_inst|hex_writer_value[8]~111_combout\,
	datac => \ledg[7]~input_o\,
	datad => \dbg_port_inst|hex_writer_value[7]~123_combout\,
	combout => \dbg_port_inst|hex_writer_value[7]~124_combout\);

-- Location: LCCOMB_X60_Y43_N8
\dbg_port_inst|hex_writer_value[7]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[7]~126_combout\ = (\dbg_port_inst|hex_writer_value~125_combout\ & (((\dbg_port_inst|hex_writer_value\(7))))) # (!\dbg_port_inst|hex_writer_value~125_combout\ & ((\dbg_port_inst|hex_writer_width[2]~4_combout\ & 
-- (\dbg_port_inst|hex_writer_value[7]~124_combout\)) # (!\dbg_port_inst|hex_writer_width[2]~4_combout\ & ((\dbg_port_inst|hex_writer_value\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value~125_combout\,
	datab => \dbg_port_inst|hex_writer_value[7]~124_combout\,
	datac => \dbg_port_inst|hex_writer_value\(7),
	datad => \dbg_port_inst|hex_writer_width[2]~4_combout\,
	combout => \dbg_port_inst|hex_writer_value[7]~126_combout\);

-- Location: FF_X60_Y43_N9
\dbg_port_inst|hex_writer_value[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value[7]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(7));

-- Location: IOIBUF_X0_Y45_N15
\hw_keys[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_keys(3),
	o => \hw_keys[3]~input_o\);

-- Location: LCCOMB_X59_Y45_N14
\dbg_port_inst|sw_keys~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_keys~4_combout\ = (\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & ((!\dbg_port_inst|hex_reader_inst|value\(3)))) # (!\dbg_port_inst|Equal16~0_combout\ & (!\hw_keys[3]~input_o\)))) # 
-- (!\dbg_port_inst|write_address\(0) & (!\hw_keys[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_keys[3]~input_o\,
	datab => \dbg_port_inst|write_address\(0),
	datac => \dbg_port_inst|hex_reader_inst|value\(3),
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|sw_keys~4_combout\);

-- Location: FF_X59_Y45_N15
\dbg_port_inst|sw_keys[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_keys~4_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_keys[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_keys\(3));

-- Location: IOIBUF_X23_Y73_N1
\ledg[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledg(3),
	o => \ledg[3]~input_o\);

-- Location: LCCOMB_X59_Y45_N16
\dbg_port_inst|keys[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|keys[3]~3_combout\ = (\dbg_port_inst|swic\(0) & ((!\dbg_port_inst|sw_keys\(3)))) # (!\dbg_port_inst|swic\(0) & (\hw_keys[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_keys[3]~input_o\,
	datab => \dbg_port_inst|sw_keys\(3),
	datac => \dbg_port_inst|swic\(0),
	combout => \dbg_port_inst|keys[3]~3_combout\);

-- Location: IOIBUF_X54_Y73_N1
\hw_switches[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(3),
	o => \hw_switches[3]~input_o\);

-- Location: LCCOMB_X59_Y44_N10
\dbg_port_inst|sw_switches~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~4_combout\ = (\dbg_port_inst|write_address\(0) & (((\hw_switches[3]~input_o\)))) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & (\dbg_port_inst|hex_reader_inst|value\(3))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & ((\hw_switches[3]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|write_address\(0),
	datac => \hw_switches[3]~input_o\,
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|sw_switches~4_combout\);

-- Location: FF_X59_Y44_N11
\dbg_port_inst|sw_switches[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~4_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(3));

-- Location: LCCOMB_X59_Y45_N8
\dbg_port_inst|switches[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[3]~3_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(3)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_switches[3]~input_o\,
	datab => \dbg_port_inst|sw_switches\(3),
	datac => \dbg_port_inst|swic\(0),
	combout => \dbg_port_inst|switches[3]~3_combout\);

-- Location: LCCOMB_X59_Y45_N12
\dbg_port_inst|hex_writer_value~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~145_combout\ = (\dbg_port_inst|hex_writer_value[3]~144_combout\ & (\dbg_port_inst|keys[3]~3_combout\ & ((\dbg_port_inst|hex_writer_value[3]~143_combout\)))) # (!\dbg_port_inst|hex_writer_value[3]~144_combout\ & 
-- (((\dbg_port_inst|switches[3]~3_combout\) # (!\dbg_port_inst|hex_writer_value[3]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[3]~144_combout\,
	datab => \dbg_port_inst|keys[3]~3_combout\,
	datac => \dbg_port_inst|switches[3]~3_combout\,
	datad => \dbg_port_inst|hex_writer_value[3]~143_combout\,
	combout => \dbg_port_inst|hex_writer_value~145_combout\);

-- Location: LCCOMB_X59_Y45_N22
\dbg_port_inst|hex_writer_value~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~146_combout\ = (\dbg_port_inst|Selector16~1_combout\ & ((\dbg_port_inst|hex_writer_value~145_combout\ & (!\dbg_port_inst|sw_keys\(3))) # (!\dbg_port_inst|hex_writer_value~145_combout\ & ((\ledg[3]~input_o\))))) # 
-- (!\dbg_port_inst|Selector16~1_combout\ & (((\dbg_port_inst|hex_writer_value~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Selector16~1_combout\,
	datab => \dbg_port_inst|sw_keys\(3),
	datac => \ledg[3]~input_o\,
	datad => \dbg_port_inst|hex_writer_value~145_combout\,
	combout => \dbg_port_inst|hex_writer_value~146_combout\);

-- Location: LCCOMB_X60_Y46_N6
\dbg_port_inst|hex_writer_value~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~147_combout\ = (\dbg_port_inst|hex_writer_value[3]~142_combout\ & (((\dbg_port_inst|sw_switches\(3)) # (\dbg_port_inst|hex_writer_value[3]~141_combout\)))) # (!\dbg_port_inst|hex_writer_value[3]~142_combout\ & 
-- (\dbg_port_inst|hex_writer_value~146_combout\ & ((!\dbg_port_inst|hex_writer_value[3]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[3]~142_combout\,
	datab => \dbg_port_inst|hex_writer_value~146_combout\,
	datac => \dbg_port_inst|sw_switches\(3),
	datad => \dbg_port_inst|hex_writer_value[3]~141_combout\,
	combout => \dbg_port_inst|hex_writer_value~147_combout\);

-- Location: IOIBUF_X23_Y73_N22
\hex0[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex0(3),
	o => \hex0[3]~input_o\);

-- Location: IOIBUF_X115_Y46_N1
\ledr[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(3),
	o => \ledr[3]~input_o\);

-- Location: LCCOMB_X60_Y46_N24
\dbg_port_inst|hex_writer_value~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~148_combout\ = (\dbg_port_inst|hex_writer_value~147_combout\ & (((\ledr[3]~input_o\) # (!\dbg_port_inst|hex_writer_value[3]~141_combout\)))) # (!\dbg_port_inst|hex_writer_value~147_combout\ & (\hex0[3]~input_o\ & 
-- ((\dbg_port_inst|hex_writer_value[3]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value~147_combout\,
	datab => \hex0[3]~input_o\,
	datac => \ledr[3]~input_o\,
	datad => \dbg_port_inst|hex_writer_value[3]~141_combout\,
	combout => \dbg_port_inst|hex_writer_value~148_combout\);

-- Location: LCCOMB_X60_Y46_N20
\dbg_port_inst|hex_writer_value~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~149_combout\ = (\dbg_port_inst|hex_reader_inst|value\(3) & ((\dbg_port_inst|hex_reader_inst|value\(2) & (\dbg_port_inst|gc_cntrl_state_intern\(3))) # (!\dbg_port_inst|hex_reader_inst|value\(2) & 
-- ((\dbg_port_inst|hex_writer_value~148_combout\))))) # (!\dbg_port_inst|hex_reader_inst|value\(3) & (((\dbg_port_inst|hex_writer_value~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \dbg_port_inst|gc_cntrl_state_intern\(3),
	datad => \dbg_port_inst|hex_writer_value~148_combout\,
	combout => \dbg_port_inst|hex_writer_value~149_combout\);

-- Location: FF_X60_Y46_N21
\dbg_port_inst|hex_writer_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~149_combout\,
	ena => \dbg_port_inst|hex_writer_value[3]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(3));

-- Location: LCCOMB_X61_Y38_N14
\dbg_port_inst|ci_hex_writer_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector60~0_combout\ = (\dbg_port_inst|hex_writer_value\(3) & (!\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & !\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value\(3),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector60~0_combout\);

-- Location: FF_X61_Y38_N15
\dbg_port_inst|ci_hex_writer_inst|value_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector60~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(3));

-- Location: LCCOMB_X61_Y38_N28
\dbg_port_inst|ci_hex_writer_inst|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector56~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(3)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value\(7),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(3),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector56~0_combout\);

-- Location: FF_X61_Y38_N29
\dbg_port_inst|ci_hex_writer_inst|value_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector56~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(7));

-- Location: LCCOMB_X61_Y38_N18
\dbg_port_inst|ci_hex_writer_inst|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector52~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(7)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value\(11),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(7),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector52~0_combout\);

-- Location: FF_X61_Y38_N19
\dbg_port_inst|ci_hex_writer_inst|value_buffer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector52~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(11));

-- Location: LCCOMB_X61_Y38_N24
\dbg_port_inst|ci_hex_writer_inst|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector48~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(11)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value\(15),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(11),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector48~0_combout\);

-- Location: FF_X61_Y38_N25
\dbg_port_inst|ci_hex_writer_inst|value_buffer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector48~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(15));

-- Location: LCCOMB_X61_Y38_N6
\dbg_port_inst|ci_hex_writer_inst|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector44~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(15)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(19),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(15),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector44~0_combout\);

-- Location: FF_X61_Y38_N7
\dbg_port_inst|ci_hex_writer_inst|value_buffer[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector44~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(19));

-- Location: LCCOMB_X61_Y38_N12
\dbg_port_inst|ci_hex_writer_inst|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector40~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(19)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value\(23),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(19),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector40~0_combout\);

-- Location: FF_X61_Y38_N13
\dbg_port_inst|ci_hex_writer_inst|value_buffer[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector40~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(23));

-- Location: LCCOMB_X61_Y38_N10
\dbg_port_inst|ci_hex_writer_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector36~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(23)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(27),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(23),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector36~0_combout\);

-- Location: FF_X61_Y38_N11
\dbg_port_inst|ci_hex_writer_inst|value_buffer[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector36~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(27));

-- Location: LCCOMB_X65_Y39_N28
\dbg_port_inst|ci_hex_writer_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector32~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(27)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(31),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(27),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector32~0_combout\);

-- Location: FF_X65_Y39_N29
\dbg_port_inst|ci_hex_writer_inst|value_buffer[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector32~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(31));

-- Location: LCCOMB_X65_Y39_N16
\dbg_port_inst|ci_hex_writer_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector28~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(31)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(35),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(31),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector28~0_combout\);

-- Location: FF_X65_Y39_N17
\dbg_port_inst|ci_hex_writer_inst|value_buffer[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector28~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(35));

-- Location: LCCOMB_X65_Y39_N20
\dbg_port_inst|ci_hex_writer_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector24~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(35)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(39),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(35),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector24~0_combout\);

-- Location: FF_X65_Y39_N21
\dbg_port_inst|ci_hex_writer_inst|value_buffer[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector24~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(39));

-- Location: LCCOMB_X65_Y39_N0
\dbg_port_inst|ci_hex_writer_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector20~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(39)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(43),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(39),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector20~0_combout\);

-- Location: FF_X65_Y39_N1
\dbg_port_inst|ci_hex_writer_inst|value_buffer[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector20~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(43));

-- Location: LCCOMB_X65_Y39_N4
\dbg_port_inst|ci_hex_writer_inst|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector16~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(43)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_writer_value\(47),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(43),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector16~0_combout\);

-- Location: FF_X65_Y39_N5
\dbg_port_inst|ci_hex_writer_inst|value_buffer[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector16~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(47));

-- Location: LCCOMB_X65_Y39_N24
\dbg_port_inst|ci_hex_writer_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector12~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(47)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_writer_value\(51),
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(47),
	datad => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector12~0_combout\);

-- Location: FF_X65_Y39_N25
\dbg_port_inst|ci_hex_writer_inst|value_buffer[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector12~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(51));

-- Location: LCCOMB_X65_Y39_N12
\dbg_port_inst|ci_hex_writer_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector8~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(51)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_writer_value\(55),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(51),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector8~0_combout\);

-- Location: FF_X65_Y39_N13
\dbg_port_inst|ci_hex_writer_inst|value_buffer[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector8~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(55));

-- Location: LCCOMB_X65_Y39_N10
\dbg_port_inst|ci_hex_writer_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector4~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(55)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value\(59),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(55),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector4~0_combout\);

-- Location: FF_X65_Y39_N11
\dbg_port_inst|ci_hex_writer_inst|value_buffer[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector4~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(59));

-- Location: LCCOMB_X66_Y39_N18
\dbg_port_inst|hex_reader_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_reader_inst|Selector18~0_combout\ = (\dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\ & \dbg_port_inst|hex_reader_inst|value\(59))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_reader_inst|state.PROCESS_CHAR~q\,
	datad => \dbg_port_inst|hex_reader_inst|value\(59),
	combout => \dbg_port_inst|hex_reader_inst|Selector18~0_combout\);

-- Location: FF_X66_Y39_N19
\dbg_port_inst|hex_reader_inst|value[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_reader_inst|Selector18~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|hex_reader_inst|value[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_reader_inst|value\(63));

-- Location: LCCOMB_X66_Y39_N14
\dbg_port_inst|gc_cntrl_state_intern[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_state_intern[63]~feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(63),
	combout => \dbg_port_inst|gc_cntrl_state_intern[63]~feeder_combout\);

-- Location: FF_X66_Y39_N15
\dbg_port_inst|gc_cntrl_state_intern[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_state_intern[63]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gc_cntrl_state_intern[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_state_intern\(63));

-- Location: LCCOMB_X65_Y38_N0
\dbg_port_inst|hex_writer_value~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~47_combout\ = (\dbg_port_inst|gc_cntrl_state_intern\(63) & !\dbg_port_inst|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(63),
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~47_combout\);

-- Location: FF_X65_Y38_N1
\dbg_port_inst|hex_writer_value[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~47_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(63));

-- Location: LCCOMB_X65_Y39_N8
\dbg_port_inst|ci_hex_writer_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector0~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(59))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(59),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datac => \dbg_port_inst|hex_writer_value\(63),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector0~0_combout\);

-- Location: FF_X65_Y39_N9
\dbg_port_inst|ci_hex_writer_inst|value_buffer[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector0~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(63));

-- Location: LCCOMB_X60_Y38_N24
\dbg_port_inst|ci_hex_writer_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector64~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\) # ((!\dbg_port_inst|hex_writer_width\(1) & !\dbg_port_inst|hex_writer_width\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_width\(1),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	datac => \dbg_port_inst|hex_writer_width\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector64~0_combout\);

-- Location: FF_X60_Y38_N25
\dbg_port_inst|ci_hex_writer_inst|first_digit_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector64~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(3));

-- Location: LCCOMB_X56_Y35_N26
\dbg_port_inst|ci_hex_writer_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(63) & (\dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(3) & ((\dbg_port_inst|ci_hex_writer_inst|digit_to_write~2_combout\) # 
-- (\dbg_port_inst|ci_hex_writer_inst|digit_to_write~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~2_combout\,
	datab => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~1_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(63),
	datad => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(3),
	combout => \dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\);

-- Location: IOIBUF_X69_Y0_N8
\hex6[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex6(0),
	o => \hex6[0]~input_o\);

-- Location: LCCOMB_X66_Y38_N0
\dbg_port_inst|hex_writer_value~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~58_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex6[0]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(48),
	datad => \hex6[0]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~58_combout\);

-- Location: FF_X66_Y38_N1
\dbg_port_inst|hex_writer_value[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~58_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(48));

-- Location: IOIBUF_X62_Y0_N15
\hex5[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex5(4),
	o => \hex5[4]~input_o\);

-- Location: LCCOMB_X66_Y38_N20
\dbg_port_inst|hex_writer_value~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~62_combout\ = (\dbg_port_inst|Equal0~0_combout\ & (\hex5[4]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \hex5[4]~input_o\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(44),
	combout => \dbg_port_inst|hex_writer_value~62_combout\);

-- Location: FF_X66_Y38_N21
\dbg_port_inst|hex_writer_value[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~62_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(44));

-- Location: IOIBUF_X83_Y0_N1
\hex5[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex5(0),
	o => \hex5[0]~input_o\);

-- Location: LCCOMB_X66_Y38_N14
\dbg_port_inst|hex_writer_value~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~66_combout\ = (\dbg_port_inst|Equal0~0_combout\ & (\hex5[0]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \hex5[0]~input_o\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(40),
	combout => \dbg_port_inst|hex_writer_value~66_combout\);

-- Location: FF_X66_Y38_N15
\dbg_port_inst|hex_writer_value[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~66_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(40));

-- Location: IOIBUF_X79_Y73_N1
\hex4[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex4(4),
	o => \hex4[4]~input_o\);

-- Location: LCCOMB_X63_Y42_N20
\dbg_port_inst|hex_writer_value~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~70_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex4[4]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(36),
	datad => \hex4[4]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~70_combout\);

-- Location: FF_X63_Y42_N21
\dbg_port_inst|hex_writer_value[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~70_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(36));

-- Location: IOIBUF_X60_Y0_N15
\ledr[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(12),
	o => \ledr[12]~input_o\);

-- Location: IOIBUF_X100_Y73_N15
\hw_switches[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(12),
	o => \hw_switches[12]~input_o\);

-- Location: LCCOMB_X60_Y45_N28
\dbg_port_inst|sw_switches~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~13_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & ((\hw_switches[12]~input_o\))) # (!\dbg_port_inst|write_address\(0) & (\dbg_port_inst|hex_reader_inst|value\(12))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (((\hw_switches[12]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|Equal16~0_combout\,
	datab => \dbg_port_inst|hex_reader_inst|value\(12),
	datac => \hw_switches[12]~input_o\,
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|sw_switches~13_combout\);

-- Location: FF_X60_Y45_N29
\dbg_port_inst|sw_switches[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~13_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(12));

-- Location: LCCOMB_X60_Y45_N30
\dbg_port_inst|switches[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[12]~12_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(12)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|swic\(0),
	datac => \hw_switches[12]~input_o\,
	datad => \dbg_port_inst|sw_switches\(12),
	combout => \dbg_port_inst|switches[12]~12_combout\);

-- Location: IOIBUF_X56_Y0_N1
\hex1[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex1(4),
	o => \hex1[4]~input_o\);

-- Location: LCCOMB_X60_Y45_N6
\dbg_port_inst|hex_writer_value~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~99_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (\dbg_port_inst|hex_writer_value[12]~91_combout\ & ((\dbg_port_inst|sw_switches\(12))))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- (((\hex1[4]~input_o\)) # (!\dbg_port_inst|hex_writer_value[12]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datab => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	datac => \hex1[4]~input_o\,
	datad => \dbg_port_inst|sw_switches\(12),
	combout => \dbg_port_inst|hex_writer_value~99_combout\);

-- Location: LCCOMB_X60_Y45_N8
\dbg_port_inst|hex_writer_value~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~100_combout\ = (\dbg_port_inst|hex_writer_value[12]~90_combout\ & ((\dbg_port_inst|hex_writer_value~99_combout\ & (\dbg_port_inst|switches[12]~12_combout\)) # (!\dbg_port_inst|hex_writer_value~99_combout\ & 
-- ((\dbg_port_inst|gc_cntrl_state_intern\(12)))))) # (!\dbg_port_inst|hex_writer_value[12]~90_combout\ & (((\dbg_port_inst|hex_writer_value~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|switches[12]~12_combout\,
	datab => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(12),
	datad => \dbg_port_inst|hex_writer_value~99_combout\,
	combout => \dbg_port_inst|hex_writer_value~100_combout\);

-- Location: LCCOMB_X60_Y42_N2
\dbg_port_inst|hex_writer_value~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~164_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_reader_inst|value\(2) & (\ledr[12]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(2) & 
-- ((\dbg_port_inst|hex_writer_value~100_combout\))))) # (!\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_writer_value~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \ledr[12]~input_o\,
	datad => \dbg_port_inst|hex_writer_value~100_combout\,
	combout => \dbg_port_inst|hex_writer_value~164_combout\);

-- Location: FF_X60_Y42_N3
\dbg_port_inst|hex_writer_value[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~164_combout\,
	ena => \dbg_port_inst|hex_writer_value[16]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(12));

-- Location: IOIBUF_X0_Y46_N15
\ledr[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(8),
	o => \ledr[8]~input_o\);

-- Location: IOIBUF_X58_Y73_N22
\hw_switches[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(8),
	o => \hw_switches[8]~input_o\);

-- Location: LCCOMB_X61_Y46_N28
\dbg_port_inst|sw_switches~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~9_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & (\hw_switches[8]~input_o\)) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|hex_reader_inst|value\(8)))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (\hw_switches[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_switches[8]~input_o\,
	datab => \dbg_port_inst|hex_reader_inst|value\(8),
	datac => \dbg_port_inst|Equal16~0_combout\,
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|sw_switches~9_combout\);

-- Location: FF_X61_Y46_N29
\dbg_port_inst|sw_switches[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~9_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(8));

-- Location: LCCOMB_X61_Y46_N14
\dbg_port_inst|switches[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[8]~8_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(8)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_switches[8]~input_o\,
	datac => \dbg_port_inst|swic\(0),
	datad => \dbg_port_inst|sw_switches\(8),
	combout => \dbg_port_inst|switches[8]~8_combout\);

-- Location: IOIBUF_X65_Y73_N15
\hex1[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex1(0),
	o => \hex1[0]~input_o\);

-- Location: LCCOMB_X61_Y46_N20
\dbg_port_inst|hex_writer_value~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~109_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (((\dbg_port_inst|sw_switches\(8)) # (!\dbg_port_inst|hex_writer_value[12]~91_combout\)))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- (\hex1[0]~input_o\ & (\dbg_port_inst|hex_writer_value[12]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datab => \hex1[0]~input_o\,
	datac => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	datad => \dbg_port_inst|sw_switches\(8),
	combout => \dbg_port_inst|hex_writer_value~109_combout\);

-- Location: LCCOMB_X61_Y46_N4
\dbg_port_inst|hex_writer_value~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~110_combout\ = (\dbg_port_inst|hex_writer_value[12]~90_combout\ & ((\dbg_port_inst|hex_writer_value~109_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(8)))) # (!\dbg_port_inst|hex_writer_value~109_combout\ & 
-- (\dbg_port_inst|switches[8]~8_combout\)))) # (!\dbg_port_inst|hex_writer_value[12]~90_combout\ & (((\dbg_port_inst|hex_writer_value~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datab => \dbg_port_inst|switches[8]~8_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(8),
	datad => \dbg_port_inst|hex_writer_value~109_combout\,
	combout => \dbg_port_inst|hex_writer_value~110_combout\);

-- Location: LCCOMB_X60_Y46_N2
\dbg_port_inst|hex_writer_value~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~167_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_reader_inst|value\(2) & (\ledr[8]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_writer_value~110_combout\))))) 
-- # (!\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_writer_value~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \ledr[8]~input_o\,
	datad => \dbg_port_inst|hex_writer_value~110_combout\,
	combout => \dbg_port_inst|hex_writer_value~167_combout\);

-- Location: LCCOMB_X61_Y42_N16
\dbg_port_inst|hex_writer_value[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[8]~feeder_combout\ = \dbg_port_inst|hex_writer_value~167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_writer_value~167_combout\,
	combout => \dbg_port_inst|hex_writer_value[8]~feeder_combout\);

-- Location: IOIBUF_X54_Y0_N22
\ledg[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledg(8),
	o => \ledg[8]~input_o\);

-- Location: FF_X61_Y42_N17
\dbg_port_inst|hex_writer_value[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value[8]~feeder_combout\,
	asdata => \ledg[8]~input_o\,
	sload => \dbg_port_inst|hex_reader_inst|value\(0),
	ena => \dbg_port_inst|hex_writer_value[8]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(8));

-- Location: IOIBUF_X0_Y47_N1
\ledr[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(4),
	o => \ledr[4]~input_o\);

-- Location: IOIBUF_X87_Y73_N1
\hex0[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex0(4),
	o => \hex0[4]~input_o\);

-- Location: IOIBUF_X0_Y44_N1
\hw_switches[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(4),
	o => \hw_switches[4]~input_o\);

-- Location: LCCOMB_X60_Y44_N24
\dbg_port_inst|sw_switches~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~5_combout\ = (\dbg_port_inst|write_address\(0) & (\hw_switches[4]~input_o\)) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|hex_reader_inst|value\(4)))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (\hw_switches[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(0),
	datab => \hw_switches[4]~input_o\,
	datac => \dbg_port_inst|hex_reader_inst|value\(4),
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|sw_switches~5_combout\);

-- Location: FF_X60_Y44_N25
\dbg_port_inst|sw_switches[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~5_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(4));

-- Location: LCCOMB_X60_Y44_N16
\dbg_port_inst|hex_writer_value~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~119_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (((\dbg_port_inst|sw_switches\(4)) # (!\dbg_port_inst|hex_writer_value[12]~91_combout\)))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- (\hex0[4]~input_o\ & ((\dbg_port_inst|hex_writer_value[12]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datab => \hex0[4]~input_o\,
	datac => \dbg_port_inst|sw_switches\(4),
	datad => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	combout => \dbg_port_inst|hex_writer_value~119_combout\);

-- Location: LCCOMB_X60_Y44_N18
\dbg_port_inst|switches[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[4]~4_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(4)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|swic\(0),
	datab => \hw_switches[4]~input_o\,
	datac => \dbg_port_inst|sw_switches\(4),
	combout => \dbg_port_inst|switches[4]~4_combout\);

-- Location: LCCOMB_X60_Y44_N20
\dbg_port_inst|hex_writer_value~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~120_combout\ = (\dbg_port_inst|hex_writer_value~119_combout\ & (((\dbg_port_inst|gc_cntrl_state_intern\(4)) # (!\dbg_port_inst|hex_writer_value[12]~90_combout\)))) # (!\dbg_port_inst|hex_writer_value~119_combout\ & 
-- (\dbg_port_inst|switches[4]~4_combout\ & ((\dbg_port_inst|hex_writer_value[12]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value~119_combout\,
	datab => \dbg_port_inst|switches[4]~4_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(4),
	datad => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	combout => \dbg_port_inst|hex_writer_value~120_combout\);

-- Location: LCCOMB_X60_Y44_N4
\dbg_port_inst|hex_writer_value~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~171_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_reader_inst|value\(1) & (\ledr[4]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_writer_value~120_combout\))))) 
-- # (!\dbg_port_inst|hex_reader_inst|value\(2) & (((\dbg_port_inst|hex_writer_value~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(2),
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \ledr[4]~input_o\,
	datad => \dbg_port_inst|hex_writer_value~120_combout\,
	combout => \dbg_port_inst|hex_writer_value~171_combout\);

-- Location: LCCOMB_X61_Y42_N18
\dbg_port_inst|hex_writer_value[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[4]~feeder_combout\ = \dbg_port_inst|hex_writer_value~171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_writer_value~171_combout\,
	combout => \dbg_port_inst|hex_writer_value[4]~feeder_combout\);

-- Location: IOIBUF_X69_Y73_N1
\ledg[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledg(4),
	o => \ledg[4]~input_o\);

-- Location: FF_X61_Y42_N19
\dbg_port_inst|hex_writer_value[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value[4]~feeder_combout\,
	asdata => \ledg[4]~input_o\,
	sload => \dbg_port_inst|hex_reader_inst|value\(0),
	ena => \dbg_port_inst|hex_writer_value[8]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(4));

-- Location: IOIBUF_X42_Y73_N1
\ledg[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledg(0),
	o => \ledg[0]~input_o\);

-- Location: IOIBUF_X49_Y73_N22
\ledr[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(0),
	o => \ledr[0]~input_o\);

-- Location: IOIBUF_X81_Y73_N22
\hw_switches[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(0),
	o => \hw_switches[0]~input_o\);

-- Location: LCCOMB_X61_Y43_N24
\dbg_port_inst|sw_switches~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~0_combout\ = (\dbg_port_inst|write_address\(0) & (\hw_switches[0]~input_o\)) # (!\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|hex_reader_inst|value\(0)))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (\hw_switches[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(0),
	datab => \hw_switches[0]~input_o\,
	datac => \dbg_port_inst|Equal16~0_combout\,
	datad => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|sw_switches~0_combout\);

-- Location: FF_X61_Y43_N25
\dbg_port_inst|sw_switches[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(0));

-- Location: LCCOMB_X61_Y43_N10
\dbg_port_inst|switches[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[0]~0_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(0)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|swic\(0),
	datab => \hw_switches[0]~input_o\,
	datad => \dbg_port_inst|sw_switches\(0),
	combout => \dbg_port_inst|switches[0]~0_combout\);

-- Location: IOIBUF_X0_Y49_N8
\hw_keys[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_keys(0),
	o => \hw_keys[0]~input_o\);

-- Location: LCCOMB_X59_Y45_N18
\dbg_port_inst|sw_keys~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_keys~0_combout\ = (\dbg_port_inst|write_address\(0) & ((\dbg_port_inst|Equal16~0_combout\ & ((!\dbg_port_inst|hex_reader_inst|value\(0)))) # (!\dbg_port_inst|Equal16~0_combout\ & (!\hw_keys[0]~input_o\)))) # 
-- (!\dbg_port_inst|write_address\(0) & (!\hw_keys[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_keys[0]~input_o\,
	datab => \dbg_port_inst|hex_reader_inst|value\(0),
	datac => \dbg_port_inst|write_address\(0),
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|sw_keys~0_combout\);

-- Location: FF_X59_Y45_N19
\dbg_port_inst|sw_keys[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_keys~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_keys[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_keys\(0));

-- Location: LCCOMB_X59_Y45_N4
\dbg_port_inst|keys[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|keys[0]~0_combout\ = (\dbg_port_inst|swic\(0) & ((!\dbg_port_inst|sw_keys\(0)))) # (!\dbg_port_inst|swic\(0) & (\hw_keys[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hw_keys[0]~input_o\,
	datab => \dbg_port_inst|swic\(0),
	datad => \dbg_port_inst|sw_keys\(0),
	combout => \dbg_port_inst|keys[0]~0_combout\);

-- Location: LCCOMB_X60_Y43_N24
\dbg_port_inst|hex_writer_value~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~131_combout\ = (\dbg_port_inst|hex_reader_inst|value\(0) & (((\dbg_port_inst|hex_reader_inst|value\(1)) # (\dbg_port_inst|keys[0]~0_combout\)))) # (!\dbg_port_inst|hex_reader_inst|value\(0) & 
-- (\dbg_port_inst|switches[0]~0_combout\ & (!\dbg_port_inst|hex_reader_inst|value\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(0),
	datab => \dbg_port_inst|switches[0]~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|keys[0]~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~131_combout\);

-- Location: LCCOMB_X60_Y43_N10
\dbg_port_inst|hex_writer_value~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~132_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_writer_value~131_combout\ & (\ledg[0]~input_o\)) # (!\dbg_port_inst|hex_writer_value~131_combout\ & ((\ledr[0]~input_o\))))) # 
-- (!\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_writer_value~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ledg[0]~input_o\,
	datab => \ledr[0]~input_o\,
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|hex_writer_value~131_combout\,
	combout => \dbg_port_inst|hex_writer_value~132_combout\);

-- Location: LCCOMB_X60_Y40_N12
\dbg_port_inst|Equal22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Equal22~0_combout\ = (\dbg_port_inst|write_address\(3) & (\dbg_port_inst|write_address\(1) & (\dbg_port_inst|write_address\(2) & \dbg_port_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(3),
	datab => \dbg_port_inst|write_address\(1),
	datac => \dbg_port_inst|write_address\(2),
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|Equal22~0_combout\);

-- Location: LCCOMB_X59_Y44_N20
\dbg_port_inst|sw_reset_intern[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_reset_intern[0]~0_combout\ = (\dbg_port_inst|Equal22~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\ & (!\dbg_port_inst|hex_reader_inst|value\(0))) # (!\dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\ & 
-- ((\dbg_port_inst|sw_reset_intern\(0)))))) # (!\dbg_port_inst|Equal22~0_combout\ & (((\dbg_port_inst|sw_reset_intern\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(0),
	datab => \dbg_port_inst|Equal22~0_combout\,
	datac => \dbg_port_inst|sw_reset_intern\(0),
	datad => \dbg_port_inst|gc_cntrl_state_intern[32]~2_combout\,
	combout => \dbg_port_inst|sw_reset_intern[0]~0_combout\);

-- Location: FF_X59_Y44_N21
\dbg_port_inst|sw_reset_intern[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_reset_intern[0]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_reset_intern\(0));

-- Location: LCCOMB_X59_Y44_N4
\dbg_port_inst|gisc_intern[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gisc_intern[0]~4_combout\ = (\dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\ & (\dbg_port_inst|hex_reader_inst|done~q\ & (!\dbg_port_inst|Equal18~0_combout\ & !\dbg_port_inst|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|fsm_state.WRITE_OPERATION_READ_DATA~q\,
	datab => \dbg_port_inst|hex_reader_inst|done~q\,
	datac => \dbg_port_inst|Equal18~0_combout\,
	datad => \dbg_port_inst|Equal16~0_combout\,
	combout => \dbg_port_inst|gisc_intern[0]~4_combout\);

-- Location: LCCOMB_X60_Y40_N6
\dbg_port_inst|Equal21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Equal21~0_combout\ = (\dbg_port_inst|write_address\(3) & (\dbg_port_inst|write_address\(2) & (!\dbg_port_inst|write_address\(0) & \dbg_port_inst|write_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(3),
	datab => \dbg_port_inst|write_address\(2),
	datac => \dbg_port_inst|write_address\(0),
	datad => \dbg_port_inst|write_address\(1),
	combout => \dbg_port_inst|Equal21~0_combout\);

-- Location: LCCOMB_X60_Y40_N2
\dbg_port_inst|Equal19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|Equal19~0_combout\ = (\dbg_port_inst|write_address\(3) & (\dbg_port_inst|write_address\(1) & (!\dbg_port_inst|write_address\(2) & !\dbg_port_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|write_address\(3),
	datab => \dbg_port_inst|write_address\(1),
	datac => \dbg_port_inst|write_address\(2),
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|Equal19~0_combout\);

-- Location: LCCOMB_X61_Y44_N28
\dbg_port_inst|gisc_intern[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gisc_intern[0]~2_combout\ = (\dbg_port_inst|Equal19~0_combout\) # ((\dbg_port_inst|Equal21~0_combout\ & \dbg_port_inst|hex_reader_inst|value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal21~0_combout\,
	datac => \dbg_port_inst|hex_reader_inst|value\(0),
	datad => \dbg_port_inst|Equal19~0_combout\,
	combout => \dbg_port_inst|gisc_intern[0]~2_combout\);

-- Location: LCCOMB_X61_Y44_N14
\dbg_port_inst|gisc_intern[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gisc_intern[0]~3_combout\ = (\dbg_port_inst|gisc_intern[0]~4_combout\ & ((\dbg_port_inst|gisc_intern[0]~2_combout\) # ((!\dbg_port_inst|Equal21~0_combout\ & \dbg_port_inst|gisc_intern\(0))))) # (!\dbg_port_inst|gisc_intern[0]~4_combout\ & 
-- (((\dbg_port_inst|gisc_intern\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gisc_intern[0]~4_combout\,
	datab => \dbg_port_inst|Equal21~0_combout\,
	datac => \dbg_port_inst|gisc_intern\(0),
	datad => \dbg_port_inst|gisc_intern[0]~2_combout\,
	combout => \dbg_port_inst|gisc_intern[0]~3_combout\);

-- Location: FF_X61_Y44_N15
\dbg_port_inst|gisc_intern[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gisc_intern[0]~3_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gisc_intern\(0));

-- Location: LCCOMB_X70_Y41_N28
\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~7_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~4_combout\ & (\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~6_combout\ & \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~4_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~6_combout\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~5_combout\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~7_combout\);

-- Location: LCCOMB_X70_Y41_N8
\dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~0_combout\ = (\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~7_combout\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg~q\ & 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(1))) # (!\dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg~q\ & ((\dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~q\))))) # 
-- (!\dbg_port_inst|gc_cntrl_emulator_inst|Equal0~7_combout\ & (((\dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|recveived_reg\(1),
	datab => \dbg_port_inst|gc_cntrl_emulator_inst|Equal0~7_combout\,
	datac => \dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~q\,
	datad => \dbg_port_inst|gc_cntrl_emulator_inst|pwe_inst|received_valid_reg~q\,
	combout => \dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~0_combout\);

-- Location: FF_X70_Y41_N9
\dbg_port_inst|gc_cntrl_emulator_inst|do_rumble\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~q\);

-- Location: LCCOMB_X62_Y45_N4
\dbg_port_inst|hex_writer_value~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~137_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_reader_inst|value\(0))))) # (!\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_reader_inst|value\(0) & 
-- (\dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~q\)) # (!\dbg_port_inst|hex_reader_inst|value\(0) & ((\dbg_port_inst|gc_cntrl_state_intern\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_emulator_inst|do_rumble~q\,
	datab => \dbg_port_inst|hex_reader_inst|value\(1),
	datac => \dbg_port_inst|hex_reader_inst|value\(0),
	datad => \dbg_port_inst|gc_cntrl_state_intern\(0),
	combout => \dbg_port_inst|hex_writer_value~137_combout\);

-- Location: LCCOMB_X60_Y43_N28
\dbg_port_inst|hex_writer_value~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~138_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_writer_value~137_combout\ & (!\dbg_port_inst|sw_reset_intern\(0))) # (!\dbg_port_inst|hex_writer_value~137_combout\ & 
-- ((\dbg_port_inst|gisc_intern\(0)))))) # (!\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_writer_value~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|sw_reset_intern\(0),
	datac => \dbg_port_inst|gisc_intern\(0),
	datad => \dbg_port_inst|hex_writer_value~137_combout\,
	combout => \dbg_port_inst|hex_writer_value~138_combout\);

-- Location: LCCOMB_X60_Y43_N0
\dbg_port_inst|hex_writer_value~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~135_combout\ = ((\dbg_port_inst|hex_reader_inst|value\(0) & ((!\dbg_port_inst|sw_keys\(0)))) # (!\dbg_port_inst|hex_reader_inst|value\(0) & (\dbg_port_inst|sw_switches\(0)))) # (!\dbg_port_inst|hex_reader_inst|value\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(0),
	datab => \dbg_port_inst|sw_switches\(0),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|sw_keys\(0),
	combout => \dbg_port_inst|hex_writer_value~135_combout\);

-- Location: IOIBUF_X52_Y0_N22
\hex0[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex0(0),
	o => \hex0[0]~input_o\);

-- Location: LCCOMB_X60_Y43_N12
\dbg_port_inst|hex_writer_value~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~133_combout\ = (\dbg_port_inst|hex_reader_inst|value\(0) & ((\dbg_port_inst|swic\(0)) # ((\dbg_port_inst|hex_reader_inst|value\(1))))) # (!\dbg_port_inst|hex_reader_inst|value\(0) & 
-- (((!\dbg_port_inst|hex_reader_inst|value\(1) & \hex0[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(0),
	datab => \dbg_port_inst|swic\(0),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \hex0[0]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~133_combout\);

-- Location: LCCOMB_X66_Y44_N28
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address[0]~0_combout\ = !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address[0]~0_combout\);

-- Location: IOIBUF_X49_Y0_N15
\gfx_instr_full~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_gfx_instr_full,
	o => \gfx_instr_full~input_o\);

-- Location: LCCOMB_X65_Y41_N18
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~0_combout\ = \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) $ (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~0_combout\);

-- Location: FF_X65_Y41_N19
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1));

-- Location: LCCOMB_X61_Y44_N12
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address[0]~0_combout\ = !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address[0]~0_combout\);

-- Location: LCCOMB_X61_Y44_N24
\dbg_port_inst|gfx_instr_fifo_input_wr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_input_wr~feeder_combout\ = \dbg_port_inst|Equal19~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|Equal19~0_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_input_wr~feeder_combout\);

-- Location: FF_X61_Y44_N25
\dbg_port_inst|gfx_instr_fifo_input_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_input_wr~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|ALT_INV_fsm_state.WRITE_OPERATION_READ_DATA~q\,
	sload => \dbg_port_inst|hex_reader_inst|ALT_INV_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_input_wr~q\);

-- Location: LCCOMB_X61_Y44_N18
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\ = (\dbg_port_inst|gfx_instr_fifo_input_wr~q\ & !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gfx_instr_fifo_input_wr~q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_int~q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\);

-- Location: FF_X61_Y44_N13
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address[0]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0));

-- Location: LCCOMB_X62_Y44_N22
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~0_combout\ = \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1) $ (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~0_combout\);

-- Location: FF_X62_Y44_N23
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1));

-- Location: LCCOMB_X61_Y44_N22
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~0_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0) & (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) $ (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0) & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) $ (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~0_combout\);

-- Location: LCCOMB_X61_Y44_N10
\dbg_port_inst|gfx_instr_fifo_inst|rd_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~0_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int~q\) # ((\gfx_instr_full~input_o\ & \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gfx_instr_full~input_o\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int~q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~0_combout\);

-- Location: FF_X61_Y44_N11
\dbg_port_inst|gfx_instr_fifo_inst|rd_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\);

-- Location: LCCOMB_X61_Y44_N8
\dbg_port_inst|gfx_instr_fifo_inst|rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|rd~0_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\ & (\gfx_instr_full~input_o\)) # (!\dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\ & ((!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gfx_instr_full~input_o\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int~q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|rd~0_combout\);

-- Location: LCCOMB_X61_Y44_N6
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~1_combout\ = \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2) $ (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0) & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~1_combout\);

-- Location: FF_X61_Y44_N7
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2));

-- Location: LCCOMB_X61_Y44_N2
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~1_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~0_combout\ & (!\dbg_port_inst|gfx_instr_fifo_inst|rd~0_combout\ & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~1_combout\ $ (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~0_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|rd~0_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~1_combout\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~1_combout\);

-- Location: LCCOMB_X61_Y44_N16
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~2_combout\ = (\dbg_port_inst|gfx_instr_fifo_input_wr~q\) # ((!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~1_combout\ & \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~1_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int~q\,
	datad => \dbg_port_inst|gfx_instr_fifo_input_wr~q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~2_combout\);

-- Location: FF_X61_Y44_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_next~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int~q\);

-- Location: LCCOMB_X61_Y44_N26
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int~q\ & ((!\dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\) # (!\gfx_instr_full~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gfx_instr_full~input_o\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|empty_int~q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\);

-- Location: FF_X66_Y44_N29
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address[0]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0));

-- Location: LCCOMB_X65_Y41_N20
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~1_combout\ = \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) $ (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~1_combout\);

-- Location: FF_X65_Y41_N21
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add0~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2));

-- Location: LCCOMB_X61_Y44_N4
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~0_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0) & (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) $ (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0) & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) $ (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~0_combout\);

-- Location: LCCOMB_X61_Y44_N30
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~1_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~0_combout\ & (\dbg_port_inst|gfx_instr_fifo_input_wr~q\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) $ 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|Add1~1_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~0_combout\,
	datad => \dbg_port_inst|gfx_instr_fifo_input_wr~q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~1_combout\);

-- Location: LCCOMB_X61_Y44_N0
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~2_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~1_combout\) # ((\dbg_port_inst|gfx_instr_fifo_inst|rd~0_combout\ & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_int~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~1_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|rd~0_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_int~q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~2_combout\);

-- Location: FF_X61_Y44_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_next~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_int~q\);

-- Location: LCCOMB_X60_Y43_N6
\dbg_port_inst|hex_writer_value~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~134_combout\ = (\dbg_port_inst|hex_writer_value~133_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_int~q\) # (!\dbg_port_inst|hex_reader_inst|value\(1))))) # 
-- (!\dbg_port_inst|hex_writer_value~133_combout\ & (\dbg_port_inst|hex_writer_value\(0) & (\dbg_port_inst|hex_reader_inst|value\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value~133_combout\,
	datab => \dbg_port_inst|hex_writer_value\(0),
	datac => \dbg_port_inst|hex_reader_inst|value\(1),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|full_int~q\,
	combout => \dbg_port_inst|hex_writer_value~134_combout\);

-- Location: LCCOMB_X60_Y43_N18
\dbg_port_inst|hex_writer_value~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~136_combout\ = (\dbg_port_inst|hex_reader_inst|value\(3) & (((\dbg_port_inst|hex_reader_inst|value\(2)) # (\dbg_port_inst|hex_writer_value~134_combout\)))) # (!\dbg_port_inst|hex_reader_inst|value\(3) & 
-- (\dbg_port_inst|hex_writer_value~135_combout\ & (!\dbg_port_inst|hex_reader_inst|value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(3),
	datab => \dbg_port_inst|hex_writer_value~135_combout\,
	datac => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|hex_writer_value~134_combout\,
	combout => \dbg_port_inst|hex_writer_value~136_combout\);

-- Location: LCCOMB_X60_Y43_N14
\dbg_port_inst|hex_writer_value~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~139_combout\ = (\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_writer_value~136_combout\ & ((\dbg_port_inst|hex_writer_value~138_combout\))) # (!\dbg_port_inst|hex_writer_value~136_combout\ & 
-- (\dbg_port_inst|hex_writer_value~132_combout\)))) # (!\dbg_port_inst|hex_reader_inst|value\(2) & (((\dbg_port_inst|hex_writer_value~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value~132_combout\,
	datab => \dbg_port_inst|hex_writer_value~138_combout\,
	datac => \dbg_port_inst|hex_reader_inst|value\(2),
	datad => \dbg_port_inst|hex_writer_value~136_combout\,
	combout => \dbg_port_inst|hex_writer_value~139_combout\);

-- Location: LCCOMB_X60_Y43_N2
\dbg_port_inst|hex_writer_value[0]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value[0]~140_combout\ = (\dbg_port_inst|hex_writer_width[2]~4_combout\ & (\dbg_port_inst|hex_writer_value~139_combout\)) # (!\dbg_port_inst|hex_writer_width[2]~4_combout\ & ((\dbg_port_inst|hex_writer_value\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_width[2]~4_combout\,
	datab => \dbg_port_inst|hex_writer_value~139_combout\,
	datac => \dbg_port_inst|hex_writer_value\(0),
	combout => \dbg_port_inst|hex_writer_value[0]~140_combout\);

-- Location: FF_X60_Y43_N3
\dbg_port_inst|hex_writer_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value[0]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(0));

-- Location: LCCOMB_X61_Y42_N4
\dbg_port_inst|ci_hex_writer_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector63~0_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\ & ((\dbg_port_inst|hex_writer_value\(0)) # (\dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value\(0),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.SHIFT~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_CHAR~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector63~0_combout\);

-- Location: FF_X61_Y42_N5
\dbg_port_inst|ci_hex_writer_inst|value_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector63~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(0));

-- Location: LCCOMB_X61_Y42_N24
\dbg_port_inst|ci_hex_writer_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector59~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(0)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(4),
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector59~0_combout\);

-- Location: FF_X61_Y42_N25
\dbg_port_inst|ci_hex_writer_inst|value_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector59~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(4));

-- Location: LCCOMB_X61_Y42_N12
\dbg_port_inst|ci_hex_writer_inst|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector55~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(4)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(8),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(4),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector55~0_combout\);

-- Location: FF_X61_Y42_N13
\dbg_port_inst|ci_hex_writer_inst|value_buffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector55~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(8));

-- Location: LCCOMB_X61_Y42_N0
\dbg_port_inst|ci_hex_writer_inst|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector51~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(8)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value\(12),
	datab => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(8),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector51~0_combout\);

-- Location: FF_X61_Y42_N1
\dbg_port_inst|ci_hex_writer_inst|value_buffer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector51~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(12));

-- Location: IOIBUF_X23_Y73_N15
\ledr[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ledr(16),
	o => \ledr[16]~input_o\);

-- Location: IOIBUF_X89_Y73_N8
\hw_switches[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hw_switches(16),
	o => \hw_switches[16]~input_o\);

-- Location: LCCOMB_X61_Y46_N12
\dbg_port_inst|sw_switches~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|sw_switches~17_combout\ = (\dbg_port_inst|Equal16~0_combout\ & ((\dbg_port_inst|write_address\(0) & ((\hw_switches[16]~input_o\))) # (!\dbg_port_inst|write_address\(0) & (\dbg_port_inst|hex_reader_inst|value\(16))))) # 
-- (!\dbg_port_inst|Equal16~0_combout\ & (((\hw_switches[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(16),
	datab => \hw_switches[16]~input_o\,
	datac => \dbg_port_inst|Equal16~0_combout\,
	datad => \dbg_port_inst|write_address\(0),
	combout => \dbg_port_inst|sw_switches~17_combout\);

-- Location: FF_X61_Y46_N13
\dbg_port_inst|sw_switches[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|sw_switches~17_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|sw_switches[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|sw_switches\(16));

-- Location: LCCOMB_X61_Y46_N22
\dbg_port_inst|switches[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|switches[16]~16_combout\ = (\dbg_port_inst|swic\(0) & ((\dbg_port_inst|sw_switches\(16)))) # (!\dbg_port_inst|swic\(0) & (\hw_switches[16]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hw_switches[16]~input_o\,
	datac => \dbg_port_inst|swic\(0),
	datad => \dbg_port_inst|sw_switches\(16),
	combout => \dbg_port_inst|switches[16]~16_combout\);

-- Location: IOIBUF_X115_Y50_N1
\hex2[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex2(0),
	o => \hex2[0]~input_o\);

-- Location: LCCOMB_X61_Y46_N16
\dbg_port_inst|hex_writer_value~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~93_combout\ = (\dbg_port_inst|hex_writer_value[12]~92_combout\ & (((\dbg_port_inst|hex_writer_value[12]~91_combout\ & \dbg_port_inst|sw_switches\(16))))) # (!\dbg_port_inst|hex_writer_value[12]~92_combout\ & 
-- ((\hex2[0]~input_o\) # ((!\dbg_port_inst|hex_writer_value[12]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_writer_value[12]~92_combout\,
	datab => \hex2[0]~input_o\,
	datac => \dbg_port_inst|hex_writer_value[12]~91_combout\,
	datad => \dbg_port_inst|sw_switches\(16),
	combout => \dbg_port_inst|hex_writer_value~93_combout\);

-- Location: LCCOMB_X61_Y45_N2
\dbg_port_inst|hex_writer_value~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~94_combout\ = (\dbg_port_inst|hex_writer_value[12]~90_combout\ & ((\dbg_port_inst|hex_writer_value~93_combout\ & ((\dbg_port_inst|switches[16]~16_combout\))) # (!\dbg_port_inst|hex_writer_value~93_combout\ & 
-- (\dbg_port_inst|gc_cntrl_state_intern\(16))))) # (!\dbg_port_inst|hex_writer_value[12]~90_combout\ & (((\dbg_port_inst|hex_writer_value~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(16),
	datab => \dbg_port_inst|hex_writer_value[12]~90_combout\,
	datac => \dbg_port_inst|switches[16]~16_combout\,
	datad => \dbg_port_inst|hex_writer_value~93_combout\,
	combout => \dbg_port_inst|hex_writer_value~94_combout\);

-- Location: LCCOMB_X60_Y42_N14
\dbg_port_inst|hex_writer_value~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~161_combout\ = (\dbg_port_inst|hex_reader_inst|value\(1) & ((\dbg_port_inst|hex_reader_inst|value\(2) & (\ledr[16]~input_o\)) # (!\dbg_port_inst|hex_reader_inst|value\(2) & ((\dbg_port_inst|hex_writer_value~94_combout\))))) 
-- # (!\dbg_port_inst|hex_reader_inst|value\(1) & (((\dbg_port_inst|hex_writer_value~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|hex_reader_inst|value\(1),
	datab => \dbg_port_inst|hex_reader_inst|value\(2),
	datac => \ledr[16]~input_o\,
	datad => \dbg_port_inst|hex_writer_value~94_combout\,
	combout => \dbg_port_inst|hex_writer_value~161_combout\);

-- Location: FF_X60_Y42_N15
\dbg_port_inst|hex_writer_value[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~161_combout\,
	ena => \dbg_port_inst|hex_writer_value[16]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(16));

-- Location: LCCOMB_X61_Y42_N28
\dbg_port_inst|ci_hex_writer_inst|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector47~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(12))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(12),
	datad => \dbg_port_inst|hex_writer_value\(16),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector47~0_combout\);

-- Location: FF_X61_Y42_N29
\dbg_port_inst|ci_hex_writer_inst|value_buffer[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector47~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(16));

-- Location: IOIBUF_X67_Y0_N1
\hex2[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex2(4),
	o => \hex2[4]~input_o\);

-- Location: LCCOMB_X67_Y42_N8
\dbg_port_inst|hex_writer_value~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~86_combout\ = (!\dbg_port_inst|Equal0~1_combout\ & ((\dbg_port_inst|Equal0~0_combout\ & ((\hex2[4]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gc_cntrl_state_intern\(20),
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|Equal0~1_combout\,
	datad => \hex2[4]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~86_combout\);

-- Location: FF_X67_Y42_N9
\dbg_port_inst|hex_writer_value[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~86_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(20));

-- Location: LCCOMB_X63_Y42_N8
\dbg_port_inst|ci_hex_writer_inst|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector43~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(16))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(16),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(20),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector43~0_combout\);

-- Location: FF_X63_Y42_N9
\dbg_port_inst|ci_hex_writer_inst|value_buffer[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector43~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(20));

-- Location: IOIBUF_X79_Y0_N15
\hex3[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex3(0),
	o => \hex3[0]~input_o\);

-- Location: LCCOMB_X67_Y42_N0
\dbg_port_inst|hex_writer_value~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~82_combout\ = (!\dbg_port_inst|Equal0~1_combout\ & ((\dbg_port_inst|Equal0~0_combout\ & (\hex3[0]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex3[0]~input_o\,
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|Equal0~1_combout\,
	datad => \dbg_port_inst|gc_cntrl_state_intern\(24),
	combout => \dbg_port_inst|hex_writer_value~82_combout\);

-- Location: FF_X67_Y42_N1
\dbg_port_inst|hex_writer_value[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~82_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(24));

-- Location: LCCOMB_X63_Y42_N12
\dbg_port_inst|ci_hex_writer_inst|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector39~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(20))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(20),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(24),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector39~0_combout\);

-- Location: FF_X63_Y42_N13
\dbg_port_inst|ci_hex_writer_inst|value_buffer[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector39~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(24));

-- Location: IOIBUF_X83_Y73_N15
\hex3[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex3(4),
	o => \hex3[4]~input_o\);

-- Location: LCCOMB_X67_Y42_N18
\dbg_port_inst|hex_writer_value~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~78_combout\ = (\dbg_port_inst|Equal0~1_combout\) # ((\dbg_port_inst|Equal0~0_combout\ & (\hex3[4]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex3[4]~input_o\,
	datab => \dbg_port_inst|Equal0~1_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(28),
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~78_combout\);

-- Location: FF_X67_Y42_N19
\dbg_port_inst|hex_writer_value[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~78_combout\,
	ena => \dbg_port_inst|hex_writer_value[28]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(28));

-- Location: LCCOMB_X63_Y42_N30
\dbg_port_inst|ci_hex_writer_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector35~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(24))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(24),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(28),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector35~0_combout\);

-- Location: FF_X63_Y42_N31
\dbg_port_inst|ci_hex_writer_inst|value_buffer[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector35~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(28));

-- Location: IOIBUF_X56_Y0_N8
\hex4[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex4(0),
	o => \hex4[0]~input_o\);

-- Location: LCCOMB_X63_Y42_N24
\dbg_port_inst|hex_writer_value~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~74_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex4[0]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gc_cntrl_state_intern\(32),
	datac => \dbg_port_inst|Equal0~0_combout\,
	datad => \hex4[0]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~74_combout\);

-- Location: FF_X63_Y42_N25
\dbg_port_inst|hex_writer_value[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~74_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(32));

-- Location: LCCOMB_X63_Y42_N10
\dbg_port_inst|ci_hex_writer_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector31~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(28))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(28),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(32),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector31~0_combout\);

-- Location: FF_X63_Y42_N11
\dbg_port_inst|ci_hex_writer_inst|value_buffer[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector31~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(32));

-- Location: LCCOMB_X63_Y42_N0
\dbg_port_inst|ci_hex_writer_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector27~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(32)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|hex_writer_value\(36),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(32),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector27~0_combout\);

-- Location: FF_X63_Y42_N1
\dbg_port_inst|ci_hex_writer_inst|value_buffer[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector27~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(36));

-- Location: LCCOMB_X66_Y38_N26
\dbg_port_inst|ci_hex_writer_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector23~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(36)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(40),
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(36),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector23~0_combout\);

-- Location: FF_X66_Y38_N27
\dbg_port_inst|ci_hex_writer_inst|value_buffer[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector23~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(40));

-- Location: LCCOMB_X66_Y38_N6
\dbg_port_inst|ci_hex_writer_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector19~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(40)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(44),
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(40),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector19~0_combout\);

-- Location: FF_X66_Y38_N7
\dbg_port_inst|ci_hex_writer_inst|value_buffer[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector19~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(44));

-- Location: LCCOMB_X66_Y38_N10
\dbg_port_inst|ci_hex_writer_inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector15~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & ((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(44)))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- (\dbg_port_inst|hex_writer_value\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|hex_writer_value\(48),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(44),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector15~0_combout\);

-- Location: FF_X66_Y38_N11
\dbg_port_inst|ci_hex_writer_inst|value_buffer[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector15~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(48));

-- Location: IOIBUF_X74_Y0_N8
\hex6[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex6(4),
	o => \hex6[4]~input_o\);

-- Location: LCCOMB_X66_Y38_N12
\dbg_port_inst|hex_writer_value~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~54_combout\ = (\dbg_port_inst|Equal0~0_combout\ & (\hex6[4]~input_o\)) # (!\dbg_port_inst|Equal0~0_combout\ & ((\dbg_port_inst|gc_cntrl_state_intern\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hex6[4]~input_o\,
	datab => \dbg_port_inst|gc_cntrl_state_intern\(52),
	datad => \dbg_port_inst|Equal0~0_combout\,
	combout => \dbg_port_inst|hex_writer_value~54_combout\);

-- Location: FF_X66_Y38_N13
\dbg_port_inst|hex_writer_value[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~54_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(52));

-- Location: LCCOMB_X66_Y38_N28
\dbg_port_inst|ci_hex_writer_inst|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector11~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(48))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(48),
	datac => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datad => \dbg_port_inst|hex_writer_value\(52),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector11~0_combout\);

-- Location: FF_X66_Y38_N29
\dbg_port_inst|ci_hex_writer_inst|value_buffer[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector11~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(52));

-- Location: IOIBUF_X67_Y0_N22
\hex7[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex7(0),
	o => \hex7[0]~input_o\);

-- Location: LCCOMB_X66_Y38_N30
\dbg_port_inst|hex_writer_value~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~50_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex7[0]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(56),
	datad => \hex7[0]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~50_combout\);

-- Location: FF_X66_Y38_N31
\dbg_port_inst|hex_writer_value[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~50_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(56));

-- Location: LCCOMB_X66_Y38_N4
\dbg_port_inst|ci_hex_writer_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector7~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(52))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(52),
	datac => \dbg_port_inst|hex_writer_value\(56),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector7~0_combout\);

-- Location: FF_X66_Y38_N5
\dbg_port_inst|ci_hex_writer_inst|value_buffer[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector7~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(56));

-- Location: IOIBUF_X115_Y34_N15
\hex7[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_hex7(4),
	o => \hex7[4]~input_o\);

-- Location: LCCOMB_X66_Y38_N22
\dbg_port_inst|hex_writer_value~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|hex_writer_value~45_combout\ = (\dbg_port_inst|Equal0~0_combout\ & ((\hex7[4]~input_o\))) # (!\dbg_port_inst|Equal0~0_combout\ & (\dbg_port_inst|gc_cntrl_state_intern\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|Equal0~0_combout\,
	datac => \dbg_port_inst|gc_cntrl_state_intern\(60),
	datad => \hex7[4]~input_o\,
	combout => \dbg_port_inst|hex_writer_value~45_combout\);

-- Location: FF_X66_Y38_N23
\dbg_port_inst|hex_writer_value[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|hex_writer_value~45_combout\,
	ena => \dbg_port_inst|hex_writer_value[60]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|hex_writer_value\(60));

-- Location: LCCOMB_X66_Y38_N16
\dbg_port_inst|ci_hex_writer_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector3~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(56))) # (!\dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\ & 
-- ((\dbg_port_inst|hex_writer_value\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|state.IDLE~q\,
	datab => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(56),
	datac => \dbg_port_inst|hex_writer_value\(60),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector3~0_combout\);

-- Location: FF_X66_Y38_N17
\dbg_port_inst|ci_hex_writer_inst|value_buffer[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector3~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|value_buffer[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(60));

-- Location: LCCOMB_X56_Y36_N0
\dbg_port_inst|ci_hex_writer_inst|first_digit_mask[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|first_digit_mask[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask[0]~feeder_combout\);

-- Location: FF_X56_Y36_N1
\dbg_port_inst|ci_hex_writer_inst|first_digit_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask[0]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(0));

-- Location: LCCOMB_X55_Y35_N24
\dbg_port_inst|ci_hex_writer_inst|Selector89~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector89~2_combout\ = \dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\ $ (((\dbg_port_inst|ci_hex_writer_inst|value_buffer\(60) & \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(60),
	datad => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector89~2_combout\);

-- Location: FF_X55_Y35_N25
\dbg_port_inst|ci_hex_writer_inst|tx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector89~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	ena => \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|tx_data\(0));

-- Location: LCCOMB_X55_Y35_N8
\dbg_port_inst|uart_tx_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|uart_tx_data[0]~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & ((\dbg_port_inst|ci_hex_writer_inst|tx_data\(0)))) # (!\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & (\dbg_port_inst|str_writer_inst|tx_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|tx_data\(0),
	datac => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|tx_data\(0),
	combout => \dbg_port_inst|uart_tx_data[0]~0_combout\);

-- Location: LCCOMB_X53_Y35_N0
\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]~_wirecell_combout\ = !\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address[0]~_wirecell_combout\);

-- Location: LCCOMB_X55_Y36_N16
\dbg_port_inst|str_writer_inst|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Mux6~0_combout\ = (\dbg_port_inst|str_writer_inst|idx\(0) & (((\dbg_port_inst|str_writer_str[1][4]~q\) # (!\dbg_port_inst|str_writer_inst|idx\(1))))) # (!\dbg_port_inst|str_writer_inst|idx\(0) & 
-- ((\dbg_port_inst|str_writer_str[0][1]~q\) # ((\dbg_port_inst|str_writer_inst|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_str[0][1]~q\,
	datab => \dbg_port_inst|str_writer_inst|idx\(0),
	datac => \dbg_port_inst|str_writer_str[1][4]~q\,
	datad => \dbg_port_inst|str_writer_inst|idx\(1),
	combout => \dbg_port_inst|str_writer_inst|Mux6~0_combout\);

-- Location: LCCOMB_X55_Y36_N10
\dbg_port_inst|str_writer_inst|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Mux6~1_combout\ = (\dbg_port_inst|str_writer_inst|idx\(2) & (\dbg_port_inst|str_writer_str[1][4]~q\ & ((!\dbg_port_inst|str_writer_inst|idx\(1))))) # (!\dbg_port_inst|str_writer_inst|idx\(2) & 
-- (((\dbg_port_inst|str_writer_inst|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_str[1][4]~q\,
	datab => \dbg_port_inst|str_writer_inst|Mux6~0_combout\,
	datac => \dbg_port_inst|str_writer_inst|idx\(2),
	datad => \dbg_port_inst|str_writer_inst|idx\(1),
	combout => \dbg_port_inst|str_writer_inst|Mux6~1_combout\);

-- Location: FF_X55_Y36_N11
\dbg_port_inst|str_writer_inst|tx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Mux6~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|str_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|tx_data\(1));

-- Location: LCCOMB_X55_Y35_N30
\dbg_port_inst|ci_hex_writer_inst|digit_to_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|digit_to_write~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(60) & \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(60),
	datad => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(0),
	combout => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~0_combout\);

-- Location: LCCOMB_X56_Y35_N10
\dbg_port_inst|ci_hex_writer_inst|Selector88~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector88~4_combout\ = (\dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\ & (\dbg_port_inst|ci_hex_writer_inst|digit_to_write~0_combout\ $ (((!\dbg_port_inst|ci_hex_writer_inst|value_buffer\(61)) # 
-- (!\dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(1)))))) # (!\dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\ & (((\dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(1) & \dbg_port_inst|ci_hex_writer_inst|value_buffer\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\,
	datab => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~0_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(1),
	datad => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(61),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector88~4_combout\);

-- Location: LCCOMB_X56_Y35_N24
\dbg_port_inst|ci_hex_writer_inst|tx_data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|tx_data[1]~feeder_combout\ = \dbg_port_inst|ci_hex_writer_inst|Selector88~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|ci_hex_writer_inst|Selector88~4_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|tx_data[1]~feeder_combout\);

-- Location: FF_X56_Y35_N25
\dbg_port_inst|ci_hex_writer_inst|tx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|tx_data[1]~feeder_combout\,
	asdata => VCC,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	ena => \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|tx_data\(1));

-- Location: LCCOMB_X55_Y35_N28
\dbg_port_inst|uart_tx_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|uart_tx_data[1]~1_combout\ = (\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & ((\dbg_port_inst|ci_hex_writer_inst|tx_data\(1)))) # (!\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & (\dbg_port_inst|str_writer_inst|tx_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|str_writer_inst|tx_data\(1),
	datac => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|tx_data\(1),
	combout => \dbg_port_inst|uart_tx_data[1]~1_combout\);

-- Location: LCCOMB_X55_Y36_N30
\dbg_port_inst|str_writer_inst|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Mux5~0_combout\ = (!\dbg_port_inst|str_writer_inst|idx\(2) & ((\dbg_port_inst|str_writer_inst|idx\(0) & (\dbg_port_inst|str_writer_str[1][4]~q\ & \dbg_port_inst|str_writer_inst|idx\(1))) # 
-- (!\dbg_port_inst|str_writer_inst|idx\(0) & ((!\dbg_port_inst|str_writer_inst|idx\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_str[1][4]~q\,
	datab => \dbg_port_inst|str_writer_inst|idx\(0),
	datac => \dbg_port_inst|str_writer_inst|idx\(2),
	datad => \dbg_port_inst|str_writer_inst|idx\(1),
	combout => \dbg_port_inst|str_writer_inst|Mux5~0_combout\);

-- Location: FF_X55_Y36_N31
\dbg_port_inst|str_writer_inst|tx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Mux5~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|str_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|tx_data\(2));

-- Location: LCCOMB_X55_Y35_N10
\dbg_port_inst|ci_hex_writer_inst|Selector87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector87~0_combout\ = \dbg_port_inst|ci_hex_writer_inst|digit_to_write~2_combout\ $ (((!\dbg_port_inst|ci_hex_writer_inst|digit_to_write~0_combout\ & (!\dbg_port_inst|ci_hex_writer_inst|digit_to_write~1_combout\ & 
-- \dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~0_combout\,
	datab => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~1_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~2_combout\,
	datad => \dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector87~0_combout\);

-- Location: FF_X55_Y35_N11
\dbg_port_inst|ci_hex_writer_inst|tx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector87~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sclr => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	ena => \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|tx_data\(2));

-- Location: LCCOMB_X55_Y35_N2
\dbg_port_inst|uart_tx_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|uart_tx_data[2]~2_combout\ = (\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & ((\dbg_port_inst|ci_hex_writer_inst|tx_data\(2)))) # (!\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & (\dbg_port_inst|str_writer_inst|tx_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	datac => \dbg_port_inst|str_writer_inst|tx_data\(2),
	datad => \dbg_port_inst|ci_hex_writer_inst|tx_data\(2),
	combout => \dbg_port_inst|uart_tx_data[2]~2_combout\);

-- Location: LCCOMB_X55_Y36_N22
\dbg_port_inst|str_writer_inst|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Mux4~0_combout\ = (\dbg_port_inst|str_writer_inst|idx\(0) & (\dbg_port_inst|str_writer_inst|idx\(2) $ (\dbg_port_inst|str_writer_inst|idx\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|str_writer_inst|idx\(0),
	datac => \dbg_port_inst|str_writer_inst|idx\(2),
	datad => \dbg_port_inst|str_writer_inst|idx\(1),
	combout => \dbg_port_inst|str_writer_inst|Mux4~0_combout\);

-- Location: LCCOMB_X55_Y36_N18
\dbg_port_inst|str_writer_inst|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Mux4~1_combout\ = (\dbg_port_inst|str_writer_inst|Mux4~0_combout\ & (\dbg_port_inst|str_writer_str[1][4]~q\)) # (!\dbg_port_inst|str_writer_inst|Mux4~0_combout\ & (((!\dbg_port_inst|str_writer_inst|idx\(2) & 
-- \dbg_port_inst|str_writer_str[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_str[1][4]~q\,
	datab => \dbg_port_inst|str_writer_inst|idx\(2),
	datac => \dbg_port_inst|str_writer_str[0][1]~q\,
	datad => \dbg_port_inst|str_writer_inst|Mux4~0_combout\,
	combout => \dbg_port_inst|str_writer_inst|Mux4~1_combout\);

-- Location: FF_X55_Y36_N19
\dbg_port_inst|str_writer_inst|tx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Mux4~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|str_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|tx_data\(3));

-- Location: LCCOMB_X56_Y35_N12
\dbg_port_inst|ci_hex_writer_inst|Selector86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector86~0_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|digit_to_write~2_combout\ & (!\dbg_port_inst|ci_hex_writer_inst|digit_to_write~1_combout\ & (\dbg_port_inst|ci_hex_writer_inst|value_buffer\(63) & 
-- \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~2_combout\,
	datab => \dbg_port_inst|ci_hex_writer_inst|digit_to_write~1_combout\,
	datac => \dbg_port_inst|ci_hex_writer_inst|value_buffer\(63),
	datad => \dbg_port_inst|ci_hex_writer_inst|first_digit_mask\(3),
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector86~0_combout\);

-- Location: LCCOMB_X56_Y35_N2
\dbg_port_inst|ci_hex_writer_inst|tx_data[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|tx_data[3]~feeder_combout\ = \dbg_port_inst|ci_hex_writer_inst|Selector86~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|ci_hex_writer_inst|Selector86~0_combout\,
	combout => \dbg_port_inst|ci_hex_writer_inst|tx_data[3]~feeder_combout\);

-- Location: FF_X56_Y35_N3
\dbg_port_inst|ci_hex_writer_inst|tx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|tx_data[3]~feeder_combout\,
	asdata => VCC,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	ena => \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|tx_data\(3));

-- Location: LCCOMB_X55_Y35_N14
\dbg_port_inst|uart_tx_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|uart_tx_data[3]~3_combout\ = (\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & ((\dbg_port_inst|ci_hex_writer_inst|tx_data\(3)))) # (!\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & (\dbg_port_inst|str_writer_inst|tx_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|str_writer_inst|tx_data\(3),
	datac => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|tx_data\(3),
	combout => \dbg_port_inst|uart_tx_data[3]~3_combout\);

-- Location: LCCOMB_X55_Y35_N26
\dbg_port_inst|ci_hex_writer_inst|Selector85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector85~0_combout\ = (!\dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\ & !\dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector85~0_combout\);

-- Location: FF_X55_Y35_N27
\dbg_port_inst|ci_hex_writer_inst|tx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector85~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|tx_data\(4));

-- Location: LCCOMB_X55_Y36_N4
\dbg_port_inst|str_writer_inst|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Mux3~0_combout\ = (\dbg_port_inst|str_writer_str[1][4]~q\ & ((\dbg_port_inst|str_writer_inst|idx\(0) & (!\dbg_port_inst|str_writer_inst|idx\(2) & !\dbg_port_inst|str_writer_inst|idx\(1))) # 
-- (!\dbg_port_inst|str_writer_inst|idx\(0) & (\dbg_port_inst|str_writer_inst|idx\(2) $ (\dbg_port_inst|str_writer_inst|idx\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_str[1][4]~q\,
	datab => \dbg_port_inst|str_writer_inst|idx\(0),
	datac => \dbg_port_inst|str_writer_inst|idx\(2),
	datad => \dbg_port_inst|str_writer_inst|idx\(1),
	combout => \dbg_port_inst|str_writer_inst|Mux3~0_combout\);

-- Location: FF_X55_Y36_N5
\dbg_port_inst|str_writer_inst|tx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Mux3~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|str_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|tx_data\(4));

-- Location: LCCOMB_X55_Y35_N4
\dbg_port_inst|uart_tx_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|uart_tx_data[4]~4_combout\ = (\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & (\dbg_port_inst|ci_hex_writer_inst|tx_data\(4))) # (!\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & ((\dbg_port_inst|str_writer_inst|tx_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|tx_data\(4),
	datac => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	datad => \dbg_port_inst|str_writer_inst|tx_data\(4),
	combout => \dbg_port_inst|uart_tx_data[4]~4_combout\);

-- Location: LCCOMB_X55_Y36_N8
\dbg_port_inst|str_writer_inst|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|str_writer_inst|Mux1~0_combout\ = (\dbg_port_inst|str_writer_str[1][4]~q\ & (((!\dbg_port_inst|str_writer_inst|idx\(0) & !\dbg_port_inst|str_writer_inst|idx\(1))) # (!\dbg_port_inst|str_writer_inst|idx\(2)))) # 
-- (!\dbg_port_inst|str_writer_str[1][4]~q\ & (((!\dbg_port_inst|str_writer_inst|idx\(2) & !\dbg_port_inst|str_writer_inst|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_str[1][4]~q\,
	datab => \dbg_port_inst|str_writer_inst|idx\(0),
	datac => \dbg_port_inst|str_writer_inst|idx\(2),
	datad => \dbg_port_inst|str_writer_inst|idx\(1),
	combout => \dbg_port_inst|str_writer_inst|Mux1~0_combout\);

-- Location: FF_X55_Y36_N9
\dbg_port_inst|str_writer_inst|tx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|str_writer_inst|Mux1~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|str_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|str_writer_inst|tx_data\(5));

-- Location: LCCOMB_X56_Y35_N6
\dbg_port_inst|ci_hex_writer_inst|tx_data[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|tx_data[5]~1_combout\ = !\dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|tx_data[5]~1_combout\);

-- Location: FF_X56_Y35_N7
\dbg_port_inst|ci_hex_writer_inst|tx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|tx_data[5]~1_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|tx_data\(5));

-- Location: LCCOMB_X55_Y35_N16
\dbg_port_inst|uart_tx_data[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|uart_tx_data[5]~5_combout\ = (\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & ((\dbg_port_inst|ci_hex_writer_inst|tx_data\(5)))) # (!\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & (\dbg_port_inst|str_writer_inst|tx_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|tx_data\(5),
	datac => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	datad => \dbg_port_inst|ci_hex_writer_inst|tx_data\(5),
	combout => \dbg_port_inst|uart_tx_data[5]~5_combout\);

-- Location: LCCOMB_X56_Y35_N8
\dbg_port_inst|ci_hex_writer_inst|Selector83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|ci_hex_writer_inst|Selector83~0_combout\ = (\dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\ & !\dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|ci_hex_writer_inst|LessThan0~0_combout\,
	datad => \dbg_port_inst|ci_hex_writer_inst|state.WRITE_TERM_CHAR~q\,
	combout => \dbg_port_inst|ci_hex_writer_inst|Selector83~0_combout\);

-- Location: FF_X56_Y35_N9
\dbg_port_inst|ci_hex_writer_inst|tx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|ci_hex_writer_inst|Selector83~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|ci_hex_writer_inst|tx_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|ci_hex_writer_inst|tx_data\(6));

-- Location: LCCOMB_X55_Y35_N22
\dbg_port_inst|uart_tx_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|uart_tx_data[6]~6_combout\ = (\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & ((\dbg_port_inst|ci_hex_writer_inst|tx_data\(6)))) # (!\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\ & (\dbg_port_inst|str_writer_inst|tx_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|str_writer_inst|tx_data\(5),
	datab => \dbg_port_inst|ci_hex_writer_inst|tx_data\(6),
	datac => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	combout => \dbg_port_inst|uart_tx_data[6]~6_combout\);

-- Location: M9K_X51_Y35_N0
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/dbg_port_top.ram0_ci_dp_ram_1c1r1w_12035353.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dbg_port:dbg_port_inst|ci_uart:serial_port_inst|ci_fifo:transmitter_fifo|ci_dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_70o1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \dbg_port_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	portbre => VCC,
	portbaddrstall => \dbg_port_inst|serial_port_inst|transmitter_fifo|ALT_INV_rd_int~combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X53_Y35_N22
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\ = \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~1_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X53_Y35_N23
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[8]~feeder_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(8));

-- Location: LCCOMB_X53_Y35_N28
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[7]~feeder_combout\ = \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(3),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X53_Y35_N29
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(7));

-- Location: FF_X53_Y35_N17
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(6));

-- Location: FF_X53_Y35_N11
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(5));

-- Location: LCCOMB_X53_Y35_N16
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(8) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(7) & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(6) $ (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(5))))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(8) & (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(7) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(6) 
-- $ (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(8),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(7),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(6),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(5),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24_combout\);

-- Location: FF_X53_Y35_N9
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|transmitter_fifo|wr_int~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(0));

-- Location: LCCOMB_X53_Y35_N30
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\ = !\dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|read_address\(0),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\);

-- Location: FF_X53_Y35_N31
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[2]~0_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(2));

-- Location: FF_X53_Y35_N3
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(3));

-- Location: FF_X53_Y35_N13
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|transmitter_fifo|Add0~2_combout\,
	clrn => \res_n~inputclkctrl_outclk\,
	sload => VCC,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(4));

-- Location: FF_X53_Y35_N1
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(1));

-- Location: LCCOMB_X53_Y35_N12
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(2) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(1) & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(3) $ (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(4))))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(2) & (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(1) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(3) 
-- $ (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(2),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(3),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(4),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(1),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23_combout\);

-- Location: LCCOMB_X53_Y35_N8
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24_combout\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(0) & 
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~24_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(0),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~23_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\);

-- Location: LCCOMB_X50_Y35_N6
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~41_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(24) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\ & !\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(24),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a7\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~41_combout\);

-- Location: FF_X50_Y35_N7
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~41_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(7));

-- Location: LCCOMB_X49_Y35_N16
\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[7]~1_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\ & ((\res_n~input_o\ & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(7))) # (!\res_n~input_o\ & ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(7)))))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\ & (((\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(7),
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(7),
	datad => \res_n~input_o\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[7]~1_combout\);

-- Location: FF_X49_Y35_N17
\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(7));

-- Location: FF_X50_Y35_N9
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|uart_tx_data[6]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(21));

-- Location: LCCOMB_X50_Y35_N18
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X50_Y35_N19
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(22));

-- Location: LCCOMB_X54_Y35_N22
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29_combout\ = (!\dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\ & (!\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(3) & 
-- ((\dbg_port_inst|ci_hex_writer_inst|tx_wr~q\) # (\dbg_port_inst|str_writer_inst|tx_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|ci_hex_writer_inst|tx_wr~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|full_int~q\,
	datac => \dbg_port_inst|str_writer_inst|tx_wr~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(3),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29_combout\);

-- Location: LCCOMB_X54_Y35_N16
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\ = (!\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1) & (!\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0) & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29_combout\ & !\dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(1),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(0),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~29_combout\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|write_address\(2),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\);

-- Location: FF_X55_Y35_N23
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|uart_tx_data[6]~6_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~20_q\);

-- Location: LCCOMB_X50_Y35_N8
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & 
-- ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~20_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~20_q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a6\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39_combout\);

-- Location: LCCOMB_X50_Y35_N14
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~40_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(22) & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(21))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39_combout\))))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(22) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(21),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(22),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~39_combout\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~40_combout\);

-- Location: FF_X50_Y35_N15
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~40_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(6));

-- Location: LCCOMB_X49_Y35_N6
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector18~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(7))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(7),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(6),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector18~0_combout\);

-- Location: LCCOMB_X49_Y35_N12
\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0_combout\ = (\res_n~input_o\ & ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\) # 
-- (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \res_n~input_o\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_FIRST~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0_combout\);

-- Location: FF_X49_Y35_N7
\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector18~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(6));

-- Location: FF_X55_Y35_N17
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|uart_tx_data[5]~5_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19_q\);

-- Location: LCCOMB_X50_Y35_N10
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\)) 
-- # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a5\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~19_q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37_combout\);

-- Location: LCCOMB_X50_Y35_N16
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\ = \dbg_port_inst|uart_tx_data[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|uart_tx_data[5]~5_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X50_Y35_N17
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(19));

-- Location: LCCOMB_X50_Y35_N4
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X50_Y35_N5
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(20));

-- Location: LCCOMB_X50_Y35_N30
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~38_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(20) & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & 
-- ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(19)))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37_combout\)))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(20) & (((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~37_combout\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(19),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(20),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~38_combout\);

-- Location: FF_X50_Y35_N31
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~38_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(5));

-- Location: LCCOMB_X49_Y35_N20
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector19~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(6))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(6),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(5),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector19~0_combout\);

-- Location: FF_X49_Y35_N21
\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector19~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(5));

-- Location: LCCOMB_X50_Y35_N28
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X50_Y35_N29
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(18));

-- Location: LCCOMB_X55_Y35_N20
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18feeder_combout\ = \dbg_port_inst|uart_tx_data[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|uart_tx_data[4]~4_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18feeder_combout\);

-- Location: FF_X55_Y35_N21
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18_q\);

-- Location: LCCOMB_X50_Y35_N26
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\)) 
-- # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a4\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~18_q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35_combout\);

-- Location: FF_X50_Y35_N1
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|uart_tx_data[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(17));

-- Location: LCCOMB_X50_Y35_N20
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~36_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(17))))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(18) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35_combout\)) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(18) & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(18),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~35_combout\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(17),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~36_combout\);

-- Location: FF_X50_Y35_N21
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~36_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(4));

-- Location: LCCOMB_X49_Y35_N10
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector20~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(5))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(5),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(4),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector20~0_combout\);

-- Location: FF_X49_Y35_N11
\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector20~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(4));

-- Location: LCCOMB_X53_Y35_N6
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\ = \dbg_port_inst|uart_tx_data[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|uart_tx_data[3]~3_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X53_Y35_N7
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(15));

-- Location: LCCOMB_X53_Y35_N24
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X53_Y35_N25
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(16));

-- Location: LCCOMB_X55_Y35_N0
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17feeder_combout\ = \dbg_port_inst|uart_tx_data[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|uart_tx_data[3]~3_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17feeder_combout\);

-- Location: FF_X55_Y35_N1
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17_q\);

-- Location: LCCOMB_X52_Y35_N16
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\)) 
-- # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a3\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~17_q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33_combout\);

-- Location: LCCOMB_X53_Y35_N20
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~34_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(16) & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(15))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33_combout\))))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(16) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(15),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(16),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~33_combout\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~34_combout\);

-- Location: FF_X53_Y35_N21
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~34_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(3));

-- Location: LCCOMB_X49_Y35_N24
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector21~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(4))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(4),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(3),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector21~0_combout\);

-- Location: FF_X49_Y35_N25
\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector21~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(3));

-- Location: LCCOMB_X52_Y35_N30
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X52_Y35_N31
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(14));

-- Location: LCCOMB_X55_Y35_N18
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16feeder_combout\ = \dbg_port_inst|uart_tx_data[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|uart_tx_data[2]~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16feeder_combout\);

-- Location: FF_X55_Y35_N19
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16_q\);

-- Location: LCCOMB_X52_Y35_N20
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\)) 
-- # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a2\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~16_q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31_combout\);

-- Location: LCCOMB_X52_Y35_N10
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\ = \dbg_port_inst|uart_tx_data[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|uart_tx_data[2]~2_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X52_Y35_N11
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(13));

-- Location: LCCOMB_X52_Y35_N26
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~32_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(14) & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & 
-- ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(13)))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31_combout\)))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(14) & (((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(14),
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~31_combout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(13),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~32_combout\);

-- Location: FF_X52_Y35_N27
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~32_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(2));

-- Location: LCCOMB_X49_Y35_N22
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector22~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(3))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(3),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(2),
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector22~0_combout\);

-- Location: FF_X49_Y35_N23
\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector22~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(2));

-- Location: LCCOMB_X55_Y35_N6
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15feeder_combout\ = \dbg_port_inst|uart_tx_data[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|uart_tx_data[1]~1_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15feeder_combout\);

-- Location: FF_X55_Y35_N7
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15_q\);

-- Location: LCCOMB_X52_Y35_N22
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\)) 
-- # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a1\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~15_q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27_combout\);

-- Location: LCCOMB_X52_Y35_N4
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[11]~feeder_combout\ = \dbg_port_inst|uart_tx_data[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|uart_tx_data[1]~1_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X52_Y35_N5
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(11));

-- Location: LCCOMB_X52_Y35_N0
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X52_Y35_N1
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(12));

-- Location: LCCOMB_X52_Y35_N18
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~28_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(11))))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(12) & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27_combout\)) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(12) & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~27_combout\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(11),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(12),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~28_combout\);

-- Location: FF_X52_Y35_N19
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~28_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(1));

-- Location: LCCOMB_X49_Y35_N18
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector23~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(2))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(2),
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(1),
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector23~0_combout\);

-- Location: FF_X49_Y35_N19
\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector23~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(1));

-- Location: LCCOMB_X55_Y35_N12
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14feeder_combout\ = \dbg_port_inst|uart_tx_data[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dbg_port_inst|uart_tx_data[0]~0_combout\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14feeder_combout\);

-- Location: FF_X55_Y35_N13
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14feeder_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14_q\);

-- Location: LCCOMB_X52_Y35_N6
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & 
-- ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\ & 
-- (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~14_q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~13_q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22_combout\);

-- Location: LCCOMB_X52_Y35_N8
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X52_Y35_N9
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(10));

-- Location: FF_X52_Y35_N29
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|uart_tx_data[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(9));

-- Location: LCCOMB_X52_Y35_N24
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~26_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(10) & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & 
-- ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(9)))) # (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\ & (\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22_combout\)))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(10) & (((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~22_combout\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(10),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~25_combout\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram_rtl_0_bypass\(9),
	combout => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~26_combout\);

-- Location: FF_X52_Y35_N25
\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|ram~26_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_fifo|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(0));

-- Location: LCCOMB_X49_Y35_N0
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector24~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & (\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(1))) # 
-- (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\ & ((\dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(1),
	datac => \dbg_port_inst|serial_port_inst|transmitter_fifo|memory_inst|rd1_data\(0),
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector24~0_combout\);

-- Location: FF_X49_Y35_N1
\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector24~0_combout\,
	ena => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(0));

-- Location: LCCOMB_X50_Y36_N30
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~0_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(0) & ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\) # 
-- ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\) # (\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_NEXT~q\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP_NEXT~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmit_data\(0),
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~0_combout\);

-- Location: LCCOMB_X50_Y36_N22
\dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~1_combout\ = (\dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~0_combout\) # ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\) # 
-- ((\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\) # (!\dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~0_combout\,
	datab => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.TRANSMIT_STOP~q\,
	datac => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.NEW_DATA~q\,
	datad => \dbg_port_inst|serial_port_inst|transmitter_inst|transmitter_state.IDLE~q\,
	combout => \dbg_port_inst|serial_port_inst|transmitter_inst|Selector17~1_combout\);

-- Location: LCCOMB_X62_Y44_N30
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\ & 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2) & \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\);

-- Location: FF_X62_Y44_N25
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(0),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~68_q\);

-- Location: LCCOMB_X62_Y44_N8
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\ & 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2) & !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\);

-- Location: FF_X63_Y44_N9
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(0),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~52_q\);

-- Location: LCCOMB_X62_Y44_N26
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\ = (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\ & 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2) & \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\);

-- Location: FF_X66_Y44_N23
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(0),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~36_q\);

-- Location: LCCOMB_X62_Y44_N4
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\ = (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\ & 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2) & !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\);

-- Location: FF_X63_Y44_N11
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(0),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~20_q\);

-- Location: LCCOMB_X63_Y44_N10
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~150_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~36_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~20_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~36_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~20_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~150_combout\);

-- Location: LCCOMB_X63_Y44_N8
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~151_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~150_combout\ & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~68_q\)) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~150_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~52_q\))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~68_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~52_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~150_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~151_combout\);

-- Location: LCCOMB_X66_Y41_N8
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~116feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~116feeder_combout\);

-- Location: LCCOMB_X62_Y44_N0
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\ & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2) & !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\);

-- Location: FF_X66_Y41_N9
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~116feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~116_q\);

-- Location: LCCOMB_X62_Y44_N18
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\ = (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\ & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2) & \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\);

-- Location: FF_X62_Y41_N25
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(0),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~100_q\);

-- Location: LCCOMB_X62_Y44_N12
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\ = (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\ & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2) & !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\);

-- Location: FF_X62_Y41_N11
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(0),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~84_q\);

-- Location: LCCOMB_X62_Y41_N10
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~148_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~100_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~84_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~100_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~84_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~148_combout\);

-- Location: LCCOMB_X62_Y44_N14
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\ & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2) & \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|wr_int~combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|write_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\);

-- Location: FF_X67_Y41_N11
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(0),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~132_q\);

-- Location: LCCOMB_X67_Y41_N10
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~149_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~148_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~132_q\) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~148_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~116_q\ & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~116_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~148_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~132_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~149_combout\);

-- Location: LCCOMB_X67_Y41_N8
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~152_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~149_combout\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~151_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~149_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~152_combout\);

-- Location: FF_X67_Y41_N9
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~152_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(0));

-- Location: FF_X62_Y41_N5
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(1),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~101_q\);

-- Location: FF_X62_Y41_N31
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(1),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~85_q\);

-- Location: LCCOMB_X62_Y41_N30
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~153_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~101_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~85_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~101_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~85_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~153_combout\);

-- Location: FF_X65_Y41_N15
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(1),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~133_q\);

-- Location: LCCOMB_X66_Y41_N18
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~117feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~117feeder_combout\);

-- Location: FF_X66_Y41_N19
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~117feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~117_q\);

-- Location: LCCOMB_X65_Y41_N14
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~154_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~153_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~133_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~153_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~117_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~153_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~133_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~117_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~154_combout\);

-- Location: FF_X62_Y44_N3
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(1),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~69_q\);

-- Location: FF_X66_Y44_N25
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(1),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~37_q\);

-- Location: FF_X63_Y44_N13
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(1),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~53_q\);

-- Location: FF_X63_Y44_N15
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(1),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~21_q\);

-- Location: LCCOMB_X63_Y44_N14
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~155_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~53_q\) # 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~21_q\ & 
-- !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~53_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~21_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~155_combout\);

-- Location: LCCOMB_X66_Y44_N24
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~156_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~155_combout\ & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~69_q\)) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~155_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~37_q\))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~69_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~37_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~155_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~156_combout\);

-- Location: LCCOMB_X66_Y44_N8
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~157_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~154_combout\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~154_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~156_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~157_combout\);

-- Location: FF_X66_Y44_N9
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~157_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(1));

-- Location: FF_X62_Y44_N29
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(2),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~70_q\);

-- Location: LCCOMB_X63_Y44_N24
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~54feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~54feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(2),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~54feeder_combout\);

-- Location: FF_X63_Y44_N25
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~54feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~54_q\);

-- Location: FF_X63_Y44_N3
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(2),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~22_q\);

-- Location: LCCOMB_X63_Y44_N2
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~160_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~54_q\) # 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~22_q\ & 
-- !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~54_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~22_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~160_combout\);

-- Location: FF_X66_Y44_N3
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(2),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~38_q\);

-- Location: LCCOMB_X66_Y44_N2
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~161_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~160_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~70_q\) # 
-- ((!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~160_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~38_q\ & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~70_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~160_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~38_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~161_combout\);

-- Location: LCCOMB_X66_Y41_N12
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~118feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(2),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~118feeder_combout\);

-- Location: FF_X66_Y41_N13
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~118feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~118_q\);

-- Location: LCCOMB_X62_Y41_N8
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~102feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(2),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~102feeder_combout\);

-- Location: FF_X62_Y41_N9
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~102feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~102_q\);

-- Location: FF_X62_Y41_N3
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(2),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~86_q\);

-- Location: LCCOMB_X62_Y41_N2
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~158_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~102_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~86_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~102_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~86_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~158_combout\);

-- Location: FF_X67_Y41_N21
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(2),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~134_q\);

-- Location: LCCOMB_X67_Y41_N20
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~159_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~158_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~134_q\) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~158_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~118_q\ & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~118_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~158_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~134_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~159_combout\);

-- Location: LCCOMB_X67_Y41_N26
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~162_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~159_combout\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~161_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~159_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~162_combout\);

-- Location: FF_X67_Y41_N27
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~162_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(2));

-- Location: LCCOMB_X62_Y44_N6
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~71feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~71feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(3),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~71feeder_combout\);

-- Location: FF_X62_Y44_N7
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~71feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~71_q\);

-- Location: LCCOMB_X63_Y44_N20
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~55feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~55feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(3),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~55feeder_combout\);

-- Location: FF_X63_Y44_N21
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~55feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~55_q\);

-- Location: FF_X63_Y44_N23
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(3),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~23_q\);

-- Location: LCCOMB_X63_Y44_N22
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~165_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~55_q\) # 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~23_q\ & 
-- !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~55_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~23_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~165_combout\);

-- Location: FF_X66_Y44_N5
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(3),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~39_q\);

-- Location: LCCOMB_X66_Y44_N4
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~166_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~165_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~71_q\) # 
-- ((!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~165_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~39_q\ & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~71_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~165_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~39_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~166_combout\);

-- Location: FF_X62_Y41_N29
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(3),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~103_q\);

-- Location: FF_X62_Y41_N15
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(3),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~87_q\);

-- Location: LCCOMB_X62_Y41_N14
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~163_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~103_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~87_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~103_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~87_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~163_combout\);

-- Location: FF_X67_Y41_N23
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(3),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~135_q\);

-- Location: FF_X66_Y41_N15
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(3),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~119_q\);

-- Location: LCCOMB_X67_Y41_N22
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~164_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~163_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~135_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~163_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~119_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~163_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~135_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~119_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~164_combout\);

-- Location: LCCOMB_X66_Y44_N18
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~167_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~164_combout\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~166_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~164_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~167_combout\);

-- Location: FF_X66_Y44_N19
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~167_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(3));

-- Location: FF_X63_Y44_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(4),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~56_q\);

-- Location: FF_X63_Y44_N19
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(4),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~24_q\);

-- Location: LCCOMB_X63_Y44_N18
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~170_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~56_q\) # 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~24_q\ & 
-- !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~56_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~24_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~170_combout\);

-- Location: FF_X62_Y44_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(4),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~72_q\);

-- Location: FF_X66_Y44_N31
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(4),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~40_q\);

-- Location: LCCOMB_X66_Y44_N30
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~171_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~170_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~72_q\) # 
-- ((!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~170_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~40_q\ & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~170_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~72_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~40_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~171_combout\);

-- Location: FF_X62_Y41_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(4),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~104_q\);

-- Location: FF_X62_Y41_N19
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(4),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~88_q\);

-- Location: LCCOMB_X62_Y41_N18
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~168_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~104_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~88_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~104_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~88_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~168_combout\);

-- Location: FF_X67_Y41_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(4),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~136_q\);

-- Location: FF_X66_Y41_N25
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(4),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~120_q\);

-- Location: LCCOMB_X67_Y41_N16
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~169_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~168_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~136_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~168_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~120_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~168_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~136_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~120_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~169_combout\);

-- Location: LCCOMB_X66_Y44_N20
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~172_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~169_combout\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~171_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~169_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~172_combout\);

-- Location: FF_X66_Y44_N21
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~172_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(4));

-- Location: FF_X63_Y44_N5
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(5),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~57_q\);

-- Location: FF_X63_Y44_N7
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(5),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~25_q\);

-- Location: LCCOMB_X63_Y44_N6
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~175_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~57_q\) # 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~25_q\ & 
-- !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~57_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~25_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~175_combout\);

-- Location: LCCOMB_X62_Y44_N10
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~73feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(5),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~73feeder_combout\);

-- Location: FF_X62_Y44_N11
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~73feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~73_q\);

-- Location: FF_X66_Y44_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(5),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~41_q\);

-- Location: LCCOMB_X66_Y44_N16
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~176_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~175_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~73_q\) # 
-- ((!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~175_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~41_q\ & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~175_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~73_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~41_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~176_combout\);

-- Location: LCCOMB_X66_Y41_N2
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~121feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~121feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(5),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~121feeder_combout\);

-- Location: FF_X66_Y41_N3
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~121feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~121_q\);

-- Location: LCCOMB_X62_Y41_N20
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~105feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(5),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~105feeder_combout\);

-- Location: FF_X62_Y41_N21
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~105feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~105_q\);

-- Location: FF_X62_Y41_N23
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(5),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~89_q\);

-- Location: LCCOMB_X62_Y41_N22
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~173_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~105_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~89_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~105_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~89_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~173_combout\);

-- Location: FF_X67_Y41_N3
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(5),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~137_q\);

-- Location: LCCOMB_X67_Y41_N2
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~174_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~173_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~137_q\) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~173_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~121_q\ & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~121_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~173_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~137_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~174_combout\);

-- Location: LCCOMB_X66_Y44_N6
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~177_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~174_combout\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~176_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~174_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~177_combout\);

-- Location: FF_X66_Y44_N7
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~177_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(5));

-- Location: FF_X62_Y41_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(6),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~106_q\);

-- Location: FF_X62_Y41_N27
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(6),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~90_q\);

-- Location: LCCOMB_X62_Y41_N26
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~178_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~106_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~90_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~106_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~90_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~178_combout\);

-- Location: FF_X65_Y41_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(6),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~138_q\);

-- Location: FF_X66_Y41_N29
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(6),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~122_q\);

-- Location: LCCOMB_X65_Y41_N16
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~179_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~178_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~138_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~178_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~122_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~178_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~138_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~122_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~179_combout\);

-- Location: LCCOMB_X62_Y44_N20
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~74feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~74feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(6),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~74feeder_combout\);

-- Location: FF_X62_Y44_N21
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~74feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~74_q\);

-- Location: LCCOMB_X63_Y44_N0
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~58feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~58feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(6),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~58feeder_combout\);

-- Location: FF_X63_Y44_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~58feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~58_q\);

-- Location: FF_X63_Y44_N27
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(6),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~26_q\);

-- Location: LCCOMB_X63_Y44_N26
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~180_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~58_q\) # 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~26_q\ & 
-- !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~58_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~26_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~180_combout\);

-- Location: FF_X66_Y44_N11
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(6),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~42_q\);

-- Location: LCCOMB_X66_Y44_N10
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~181_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~180_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~74_q\) # 
-- ((!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~180_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~42_q\ & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~74_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~180_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~42_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~181_combout\);

-- Location: LCCOMB_X66_Y44_N0
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~182_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~179_combout\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~181_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~179_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~181_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~182_combout\);

-- Location: FF_X66_Y44_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~182_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(6));

-- Location: LCCOMB_X66_Y41_N6
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~123feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~123feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(7),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~123feeder_combout\);

-- Location: FF_X66_Y41_N7
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~123feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~123_q\);

-- Location: LCCOMB_X63_Y41_N8
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~107feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(7),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~107feeder_combout\);

-- Location: FF_X63_Y41_N9
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~107feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~107_q\);

-- Location: FF_X63_Y41_N27
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(7),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~91_q\);

-- Location: LCCOMB_X63_Y41_N26
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~183_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~107_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~91_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~107_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~91_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~183_combout\);

-- Location: FF_X65_Y41_N3
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(7),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~139_q\);

-- Location: LCCOMB_X65_Y41_N2
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~184_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~183_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~139_q\) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~183_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~123_q\ & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~123_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~183_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~139_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~184_combout\);

-- Location: FF_X67_Y43_N11
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(7),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~27_q\);

-- Location: FF_X67_Y43_N25
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(7),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~59_q\);

-- Location: LCCOMB_X67_Y43_N10
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~185_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~59_q\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~27_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~27_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~59_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~185_combout\);

-- Location: LCCOMB_X63_Y43_N0
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~75feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~75feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(7),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~75feeder_combout\);

-- Location: FF_X63_Y43_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~75feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~75_q\);

-- Location: FF_X66_Y44_N13
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(7),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~43_q\);

-- Location: LCCOMB_X66_Y44_N12
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~186_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~185_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~75_q\) # 
-- ((!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~185_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~43_q\ & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~185_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~75_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~43_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~186_combout\);

-- Location: LCCOMB_X66_Y44_N26
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~187_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~184_combout\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~186_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~184_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~186_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~187_combout\);

-- Location: FF_X66_Y44_N27
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~187_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(7));

-- Location: FF_X63_Y41_N13
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(8),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~108_q\);

-- Location: FF_X63_Y41_N31
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(8),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~92_q\);

-- Location: LCCOMB_X63_Y41_N30
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~188_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~108_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~92_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~108_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~92_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~188_combout\);

-- Location: FF_X65_Y41_N13
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(8),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~140_q\);

-- Location: LCCOMB_X66_Y41_N16
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~124feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~124feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(8),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~124feeder_combout\);

-- Location: FF_X66_Y41_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~124feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~124_q\);

-- Location: LCCOMB_X65_Y41_N12
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~189_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~188_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~140_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~188_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~124_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~188_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~140_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~124_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~189_combout\);

-- Location: FF_X66_Y43_N11
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(8),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~76_q\);

-- Location: FF_X66_Y43_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(8),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~44_q\);

-- Location: FF_X67_Y43_N23
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(8),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~28_q\);

-- Location: FF_X67_Y43_N13
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(8),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~60_q\);

-- Location: LCCOMB_X67_Y43_N22
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~190_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~60_q\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~28_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~28_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~60_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~190_combout\);

-- Location: LCCOMB_X66_Y43_N16
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~191_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~190_combout\ & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~76_q\)) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~190_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~44_q\))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~76_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~44_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~190_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~191_combout\);

-- Location: LCCOMB_X65_Y41_N0
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~192_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~189_combout\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~191_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~189_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~191_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~192_combout\);

-- Location: FF_X65_Y41_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~192_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(8));

-- Location: FF_X63_Y41_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(9),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~109_q\);

-- Location: FF_X63_Y41_N11
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(9),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~93_q\);

-- Location: LCCOMB_X63_Y41_N10
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~193_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~109_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~93_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~109_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~93_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~193_combout\);

-- Location: FF_X65_Y41_N7
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(9),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~141_q\);

-- Location: LCCOMB_X66_Y41_N26
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~125feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(9),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~125feeder_combout\);

-- Location: FF_X66_Y41_N27
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~125feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~125_q\);

-- Location: LCCOMB_X65_Y41_N6
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~194_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~193_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~141_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~193_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~125_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~193_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~141_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~125_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~194_combout\);

-- Location: LCCOMB_X66_Y43_N6
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~77feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(9),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~77feeder_combout\);

-- Location: FF_X66_Y43_N7
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~77feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~77_q\);

-- Location: FF_X66_Y43_N29
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(9),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~45_q\);

-- Location: FF_X67_Y43_N9
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(9),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~61_q\);

-- Location: FF_X67_Y43_N19
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(9),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~29_q\);

-- Location: LCCOMB_X67_Y43_N18
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~195_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~61_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~29_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~61_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~29_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~195_combout\);

-- Location: LCCOMB_X66_Y43_N28
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~196_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~195_combout\ & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~77_q\)) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~195_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~45_q\))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~77_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~45_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~195_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~196_combout\);

-- Location: LCCOMB_X65_Y41_N26
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~197_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~194_combout\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~194_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~196_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~197_combout\);

-- Location: FF_X65_Y41_N27
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~197_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(9));

-- Location: FF_X67_Y43_N5
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(10),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~62_q\);

-- Location: FF_X67_Y43_N7
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(10),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~30_q\);

-- Location: LCCOMB_X67_Y43_N6
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~200_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~62_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~30_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~62_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~30_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~200_combout\);

-- Location: FF_X66_Y43_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(10),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~46_q\);

-- Location: FF_X66_Y43_N3
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(10),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~78_q\);

-- Location: LCCOMB_X66_Y43_N0
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~201_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~200_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~78_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~200_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~46_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~200_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~46_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~78_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~201_combout\);

-- Location: FF_X63_Y41_N5
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(10),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~110_q\);

-- Location: FF_X63_Y41_N15
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(10),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~94_q\);

-- Location: LCCOMB_X63_Y41_N14
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~198_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~110_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~94_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~110_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~94_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~198_combout\);

-- Location: FF_X65_Y41_N25
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(10),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~142_q\);

-- Location: LCCOMB_X66_Y41_N20
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~126feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(10),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~126feeder_combout\);

-- Location: FF_X66_Y41_N21
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~126feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~126_q\);

-- Location: LCCOMB_X65_Y41_N24
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~199_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~198_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~142_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~198_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~126_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~198_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~142_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~126_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~199_combout\);

-- Location: LCCOMB_X65_Y41_N4
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~202_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~199_combout\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~201_combout\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~199_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~202_combout\);

-- Location: FF_X65_Y41_N5
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~202_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(10));

-- Location: FF_X63_Y41_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(11),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~111_q\);

-- Location: FF_X63_Y41_N19
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(11),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~95_q\);

-- Location: LCCOMB_X63_Y41_N18
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~203_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~111_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~95_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~111_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~95_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~203_combout\);

-- Location: FF_X65_Y41_N11
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(11),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~143_q\);

-- Location: LCCOMB_X66_Y41_N22
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~127feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~127feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(11),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~127feeder_combout\);

-- Location: FF_X66_Y41_N23
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~127feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~127_q\);

-- Location: LCCOMB_X65_Y41_N10
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~204_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~203_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~143_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~203_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~127_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~203_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~143_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~127_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~204_combout\);

-- Location: FF_X67_Y43_N3
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(11),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~31_q\);

-- Location: FF_X67_Y43_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(11),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~63_q\);

-- Location: LCCOMB_X67_Y43_N2
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~205_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~63_q\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~31_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~31_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~63_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~205_combout\);

-- Location: LCCOMB_X66_Y43_N14
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~79feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~79feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(11),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~79feeder_combout\);

-- Location: FF_X66_Y43_N15
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~79feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~79_q\);

-- Location: FF_X66_Y43_N13
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(11),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~47_q\);

-- Location: LCCOMB_X66_Y43_N12
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~206_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~205_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~79_q\) # 
-- ((!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~205_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~47_q\ & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~205_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~79_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~47_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~206_combout\);

-- Location: LCCOMB_X65_Y41_N22
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~207_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~204_combout\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~206_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~204_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~206_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~207_combout\);

-- Location: FF_X65_Y41_N23
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~207_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(11));

-- Location: FF_X63_Y44_N29
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(12),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~64_q\);

-- Location: FF_X63_Y44_N31
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(12),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~32_q\);

-- Location: LCCOMB_X63_Y44_N30
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~210_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~64_q\) # 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~32_q\ & 
-- !\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~64_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~32_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~210_combout\);

-- Location: FF_X66_Y43_N9
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(12),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~48_q\);

-- Location: FF_X66_Y43_N19
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(12),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~80_q\);

-- Location: LCCOMB_X66_Y43_N8
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~211_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~210_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~80_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~210_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~48_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~210_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~48_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~80_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~211_combout\);

-- Location: FF_X66_Y41_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(12),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~128_q\);

-- Location: FF_X63_Y41_N21
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(12),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~112_q\);

-- Location: FF_X63_Y41_N7
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(12),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~96_q\);

-- Location: LCCOMB_X63_Y41_N6
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~208_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~112_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~96_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~112_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~96_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~208_combout\);

-- Location: FF_X67_Y41_N29
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(12),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~144_q\);

-- Location: LCCOMB_X67_Y41_N28
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~209_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~208_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~144_q\) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~208_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~128_q\ & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~128_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~208_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~144_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~209_combout\);

-- Location: LCCOMB_X67_Y41_N12
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~212_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~209_combout\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~211_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~209_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~212_combout\);

-- Location: FF_X67_Y41_N13
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~212_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(12));

-- Location: FF_X66_Y43_N23
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(13),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~81_q\);

-- Location: FF_X67_Y43_N15
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(13),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~33_q\);

-- Location: FF_X67_Y43_N21
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(13),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~65_q\);

-- Location: LCCOMB_X67_Y43_N14
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~215_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~65_q\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~33_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~33_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~65_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~215_combout\);

-- Location: FF_X66_Y43_N5
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(13),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~49_q\);

-- Location: LCCOMB_X66_Y43_N4
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~216_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~215_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~81_q\) # 
-- ((!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~215_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~49_q\ & 
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~81_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~215_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~49_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~216_combout\);

-- Location: FF_X62_Y41_N13
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(13),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~113_q\);

-- Location: FF_X62_Y41_N7
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(13),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~97_q\);

-- Location: LCCOMB_X62_Y41_N6
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~213_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~113_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~97_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~113_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~97_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~213_combout\);

-- Location: LCCOMB_X66_Y41_N10
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~129feeder_combout\ = \dbg_port_inst|hex_reader_inst|value\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \dbg_port_inst|hex_reader_inst|value\(13),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~129feeder_combout\);

-- Location: FF_X66_Y41_N11
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~129feeder_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~129_q\);

-- Location: FF_X65_Y41_N29
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(13),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~145_q\);

-- Location: LCCOMB_X65_Y41_N28
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~214_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~213_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~145_q\) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~213_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~129_q\ & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~213_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~129_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~145_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~214_combout\);

-- Location: LCCOMB_X65_Y41_N8
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~217_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~214_combout\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~216_combout\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~214_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~217_combout\);

-- Location: FF_X65_Y41_N9
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~217_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(13));

-- Location: FF_X66_Y41_N5
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(14),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~130_q\);

-- Location: FF_X63_Y41_N25
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(14),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~114_q\);

-- Location: FF_X63_Y41_N3
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(14),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~98_q\);

-- Location: LCCOMB_X63_Y41_N2
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~218_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~114_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~98_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~114_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~98_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~218_combout\);

-- Location: FF_X67_Y41_N31
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(14),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~146_q\);

-- Location: LCCOMB_X67_Y41_N30
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~219_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~218_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~146_q\) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~218_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~130_q\ & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~130_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~218_combout\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~146_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~219_combout\);

-- Location: FF_X66_Y43_N27
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(14),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~82_q\);

-- Location: FF_X66_Y43_N25
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(14),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~50_q\);

-- Location: FF_X67_Y43_N27
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(14),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~34_q\);

-- Location: FF_X67_Y43_N17
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(14),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~66_q\);

-- Location: LCCOMB_X67_Y43_N26
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~220_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~66_q\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~34_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~34_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~66_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~220_combout\);

-- Location: LCCOMB_X66_Y43_N24
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~221_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~220_combout\ & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~82_q\)) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~220_combout\ & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~50_q\))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~82_q\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~50_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~220_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~221_combout\);

-- Location: LCCOMB_X67_Y41_N14
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~222_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~219_combout\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~219_combout\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~221_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~222_combout\);

-- Location: FF_X67_Y41_N15
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~222_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(14));

-- Location: FF_X67_Y43_N31
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(15),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~35_q\);

-- Location: FF_X67_Y43_N29
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(15),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~67_q\);

-- Location: LCCOMB_X67_Y43_N30
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~225_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~67_q\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~35_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~35_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~67_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~225_combout\);

-- Location: FF_X66_Y43_N21
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(15),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~51_q\);

-- Location: FF_X66_Y43_N31
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(15),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~83_q\);

-- Location: LCCOMB_X66_Y43_N20
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~226_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~225_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~83_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~225_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & 
-- (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~51_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~225_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~51_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~83_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~226_combout\);

-- Location: FF_X63_Y41_N29
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(15),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~115_q\);

-- Location: FF_X63_Y41_N23
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(15),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~99_q\);

-- Location: LCCOMB_X63_Y41_N22
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~223_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0))))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~115_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~99_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~115_q\,
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~99_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(0),
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~223_combout\);

-- Location: FF_X67_Y41_N25
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(15),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~147_q\);

-- Location: FF_X66_Y41_N31
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \dbg_port_inst|hex_reader_inst|value\(15),
	sload => VCC,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~131_q\);

-- Location: LCCOMB_X67_Y41_N24
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~224_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~223_combout\ & (((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~147_q\)) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1)))) # (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~223_combout\ & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1) & 
-- ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~131_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~223_combout\,
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(1),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~147_q\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~131_q\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~224_combout\);

-- Location: LCCOMB_X67_Y41_N0
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~227_combout\ = (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & ((\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~224_combout\))) # 
-- (!\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2) & (\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~226_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|read_address\(2),
	datac => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~226_combout\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~224_combout\,
	combout => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~227_combout\);

-- Location: FF_X67_Y41_N1
\dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|ram~227_combout\,
	ena => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|rd_int~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dbg_port_inst|gfx_instr_fifo_inst|ci_fifo_inst|memory_inst|rd1_data\(15));

-- Location: LCCOMB_X61_Y44_N20
\dbg_port_inst|gfx_instr_rd_ack\ : cycloneive_lcell_comb
-- Equation(s):
-- \dbg_port_inst|gfx_instr_rd_ack~combout\ = (!\gfx_instr_full~input_o\ & \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gfx_instr_full~input_o\,
	datad => \dbg_port_inst|gfx_instr_fifo_inst|rd_valid~q\,
	combout => \dbg_port_inst|gfx_instr_rd_ack~combout\);

ww_tx <= \tx~output_o\;

ww_switches(0) <= \switches[0]~output_o\;

ww_switches(1) <= \switches[1]~output_o\;

ww_switches(2) <= \switches[2]~output_o\;

ww_switches(3) <= \switches[3]~output_o\;

ww_switches(4) <= \switches[4]~output_o\;

ww_switches(5) <= \switches[5]~output_o\;

ww_switches(6) <= \switches[6]~output_o\;

ww_switches(7) <= \switches[7]~output_o\;

ww_switches(8) <= \switches[8]~output_o\;

ww_switches(9) <= \switches[9]~output_o\;

ww_switches(10) <= \switches[10]~output_o\;

ww_switches(11) <= \switches[11]~output_o\;

ww_switches(12) <= \switches[12]~output_o\;

ww_switches(13) <= \switches[13]~output_o\;

ww_switches(14) <= \switches[14]~output_o\;

ww_switches(15) <= \switches[15]~output_o\;

ww_switches(16) <= \switches[16]~output_o\;

ww_switches(17) <= \switches[17]~output_o\;

ww_keys(0) <= \keys[0]~output_o\;

ww_keys(1) <= \keys[1]~output_o\;

ww_keys(2) <= \keys[2]~output_o\;

ww_keys(3) <= \keys[3]~output_o\;

ww_gfx_instr(0) <= \gfx_instr[0]~output_o\;

ww_gfx_instr(1) <= \gfx_instr[1]~output_o\;

ww_gfx_instr(2) <= \gfx_instr[2]~output_o\;

ww_gfx_instr(3) <= \gfx_instr[3]~output_o\;

ww_gfx_instr(4) <= \gfx_instr[4]~output_o\;

ww_gfx_instr(5) <= \gfx_instr[5]~output_o\;

ww_gfx_instr(6) <= \gfx_instr[6]~output_o\;

ww_gfx_instr(7) <= \gfx_instr[7]~output_o\;

ww_gfx_instr(8) <= \gfx_instr[8]~output_o\;

ww_gfx_instr(9) <= \gfx_instr[9]~output_o\;

ww_gfx_instr(10) <= \gfx_instr[10]~output_o\;

ww_gfx_instr(11) <= \gfx_instr[11]~output_o\;

ww_gfx_instr(12) <= \gfx_instr[12]~output_o\;

ww_gfx_instr(13) <= \gfx_instr[13]~output_o\;

ww_gfx_instr(14) <= \gfx_instr[14]~output_o\;

ww_gfx_instr(15) <= \gfx_instr[15]~output_o\;

ww_gfx_instr_wr <= \gfx_instr_wr~output_o\;

ww_emulated_gc_cntrl_state(0) <= \emulated_gc_cntrl_state[0]~output_o\;

ww_emulated_gc_cntrl_state(1) <= \emulated_gc_cntrl_state[1]~output_o\;

ww_emulated_gc_cntrl_state(2) <= \emulated_gc_cntrl_state[2]~output_o\;

ww_emulated_gc_cntrl_state(3) <= \emulated_gc_cntrl_state[3]~output_o\;

ww_emulated_gc_cntrl_state(4) <= \emulated_gc_cntrl_state[4]~output_o\;

ww_emulated_gc_cntrl_state(5) <= \emulated_gc_cntrl_state[5]~output_o\;

ww_emulated_gc_cntrl_state(6) <= \emulated_gc_cntrl_state[6]~output_o\;

ww_emulated_gc_cntrl_state(7) <= \emulated_gc_cntrl_state[7]~output_o\;

ww_emulated_gc_cntrl_state(8) <= \emulated_gc_cntrl_state[8]~output_o\;

ww_emulated_gc_cntrl_state(9) <= \emulated_gc_cntrl_state[9]~output_o\;

ww_emulated_gc_cntrl_state(10) <= \emulated_gc_cntrl_state[10]~output_o\;

ww_emulated_gc_cntrl_state(11) <= \emulated_gc_cntrl_state[11]~output_o\;

ww_emulated_gc_cntrl_state(12) <= \emulated_gc_cntrl_state[12]~output_o\;

ww_emulated_gc_cntrl_state(13) <= \emulated_gc_cntrl_state[13]~output_o\;

ww_emulated_gc_cntrl_state(14) <= \emulated_gc_cntrl_state[14]~output_o\;

ww_emulated_gc_cntrl_state(15) <= \emulated_gc_cntrl_state[15]~output_o\;

ww_emulated_gc_cntrl_state(16) <= \emulated_gc_cntrl_state[16]~output_o\;

ww_emulated_gc_cntrl_state(17) <= \emulated_gc_cntrl_state[17]~output_o\;

ww_emulated_gc_cntrl_state(18) <= \emulated_gc_cntrl_state[18]~output_o\;

ww_emulated_gc_cntrl_state(19) <= \emulated_gc_cntrl_state[19]~output_o\;

ww_emulated_gc_cntrl_state(20) <= \emulated_gc_cntrl_state[20]~output_o\;

ww_emulated_gc_cntrl_state(21) <= \emulated_gc_cntrl_state[21]~output_o\;

ww_emulated_gc_cntrl_state(22) <= \emulated_gc_cntrl_state[22]~output_o\;

ww_emulated_gc_cntrl_state(23) <= \emulated_gc_cntrl_state[23]~output_o\;

ww_emulated_gc_cntrl_state(24) <= \emulated_gc_cntrl_state[24]~output_o\;

ww_emulated_gc_cntrl_state(25) <= \emulated_gc_cntrl_state[25]~output_o\;

ww_emulated_gc_cntrl_state(26) <= \emulated_gc_cntrl_state[26]~output_o\;

ww_emulated_gc_cntrl_state(27) <= \emulated_gc_cntrl_state[27]~output_o\;

ww_emulated_gc_cntrl_state(28) <= \emulated_gc_cntrl_state[28]~output_o\;

ww_emulated_gc_cntrl_state(29) <= \emulated_gc_cntrl_state[29]~output_o\;

ww_emulated_gc_cntrl_state(30) <= \emulated_gc_cntrl_state[30]~output_o\;

ww_emulated_gc_cntrl_state(31) <= \emulated_gc_cntrl_state[31]~output_o\;

ww_emulated_gc_cntrl_state(32) <= \emulated_gc_cntrl_state[32]~output_o\;

ww_emulated_gc_cntrl_state(33) <= \emulated_gc_cntrl_state[33]~output_o\;

ww_emulated_gc_cntrl_state(34) <= \emulated_gc_cntrl_state[34]~output_o\;

ww_emulated_gc_cntrl_state(35) <= \emulated_gc_cntrl_state[35]~output_o\;

ww_emulated_gc_cntrl_state(36) <= \emulated_gc_cntrl_state[36]~output_o\;

ww_emulated_gc_cntrl_state(37) <= \emulated_gc_cntrl_state[37]~output_o\;

ww_emulated_gc_cntrl_state(38) <= \emulated_gc_cntrl_state[38]~output_o\;

ww_emulated_gc_cntrl_state(39) <= \emulated_gc_cntrl_state[39]~output_o\;

ww_emulated_gc_cntrl_state(40) <= \emulated_gc_cntrl_state[40]~output_o\;

ww_emulated_gc_cntrl_state(41) <= \emulated_gc_cntrl_state[41]~output_o\;

ww_emulated_gc_cntrl_state(42) <= \emulated_gc_cntrl_state[42]~output_o\;

ww_emulated_gc_cntrl_state(43) <= \emulated_gc_cntrl_state[43]~output_o\;

ww_emulated_gc_cntrl_state(44) <= \emulated_gc_cntrl_state[44]~output_o\;

ww_emulated_gc_cntrl_state(45) <= \emulated_gc_cntrl_state[45]~output_o\;

ww_emulated_gc_cntrl_state(46) <= \emulated_gc_cntrl_state[46]~output_o\;

ww_emulated_gc_cntrl_state(47) <= \emulated_gc_cntrl_state[47]~output_o\;

ww_emulated_gc_cntrl_state(48) <= \emulated_gc_cntrl_state[48]~output_o\;

ww_emulated_gc_cntrl_state(49) <= \emulated_gc_cntrl_state[49]~output_o\;

ww_emulated_gc_cntrl_state(50) <= \emulated_gc_cntrl_state[50]~output_o\;

ww_emulated_gc_cntrl_state(51) <= \emulated_gc_cntrl_state[51]~output_o\;

ww_emulated_gc_cntrl_state(52) <= \emulated_gc_cntrl_state[52]~output_o\;

ww_emulated_gc_cntrl_state(53) <= \emulated_gc_cntrl_state[53]~output_o\;

ww_emulated_gc_cntrl_state(54) <= \emulated_gc_cntrl_state[54]~output_o\;

ww_emulated_gc_cntrl_state(55) <= \emulated_gc_cntrl_state[55]~output_o\;

ww_emulated_gc_cntrl_state(56) <= \emulated_gc_cntrl_state[56]~output_o\;

ww_emulated_gc_cntrl_state(57) <= \emulated_gc_cntrl_state[57]~output_o\;

ww_emulated_gc_cntrl_state(58) <= \emulated_gc_cntrl_state[58]~output_o\;

ww_emulated_gc_cntrl_state(59) <= \emulated_gc_cntrl_state[59]~output_o\;

ww_emulated_gc_cntrl_state(60) <= \emulated_gc_cntrl_state[60]~output_o\;

ww_emulated_gc_cntrl_state(61) <= \emulated_gc_cntrl_state[61]~output_o\;

ww_emulated_gc_cntrl_state(62) <= \emulated_gc_cntrl_state[62]~output_o\;

ww_emulated_gc_cntrl_state(63) <= \emulated_gc_cntrl_state[63]~output_o\;

ww_gisc <= \gisc~output_o\;

ww_sw_reset <= \sw_reset~output_o\;

emulated_gc_data <= \emulated_gc_data~output_o\;
END structure;


