Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/pipeline_89.v" into library work
Parsing module <pipeline_89>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/alu_shift16_44.v" into library work
Parsing module <alu_shift16_44>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/alu_comp16_42.v" into library work
Parsing module <alu_comp16_42>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/alu_bool16_43.v" into library work
Parsing module <alu_bool16_43>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/alu_add16_41.v" into library work
Parsing module <alu_add16_41>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/register_34.v" into library work
Parsing module <register_34>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/register_26.v" into library work
Parsing module <register_26>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/register_22.v" into library work
Parsing module <register_22>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/register_21.v" into library work
Parsing module <register_21>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/register_20.v" into library work
Parsing module <register_20>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/edge_detector_19.v" into library work
Parsing module <edge_detector_19>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/counter_6.v" into library work
Parsing module <counter_6>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/button_conditioner_36.v" into library work
Parsing module <button_conditioner_36>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/alu_7.v" into library work
Parsing module <alu_7>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" into library work
Parsing module <skyfall_3>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/sevenseg_5.v" into library work
Parsing module <sevenseg_5>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/cycle_2.v" into library work
Parsing module <cycle_2>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/button_4.v" into library work
Parsing module <button_4>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <cycle_2>.

Elaborating module <counter_6>.

Elaborating module <skyfall_3>.

Elaborating module <alu_7>.

Elaborating module <alu_add16_41>.

Elaborating module <alu_comp16_42>.

Elaborating module <alu_bool16_43>.

Elaborating module <alu_shift16_44>.
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 32: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 33: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 34: Assignment to M_alu_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 49: Assignment to M_alu0_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 50: Assignment to M_alu0_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 51: Assignment to M_alu0_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 66: Assignment to M_alu1_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 67: Assignment to M_alu1_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 68: Assignment to M_alu1_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 83: Assignment to M_alu2_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 84: Assignment to M_alu2_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 85: Assignment to M_alu2_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 100: Assignment to M_alu3_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 101: Assignment to M_alu3_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 102: Assignment to M_alu3_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 117: Assignment to M_alu4_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 118: Assignment to M_alu4_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 119: Assignment to M_alu4_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 134: Assignment to M_alu5_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 135: Assignment to M_alu5_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 136: Assignment to M_alu5_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 151: Assignment to M_alu6_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 152: Assignment to M_alu6_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 153: Assignment to M_alu6_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 168: Assignment to M_alu7_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 169: Assignment to M_alu7_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 170: Assignment to M_alu7_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 185: Assignment to M_alu8_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 186: Assignment to M_alu8_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 187: Assignment to M_alu8_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 202: Assignment to M_aluscore_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 203: Assignment to M_aluscore_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 204: Assignment to M_aluscore_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 219: Assignment to M_aluscore2_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 220: Assignment to M_aluscore2_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" Line 221: Assignment to M_aluscore2_n ignored, since the identifier is never used

Elaborating module <edge_detector_19>.

Elaborating module <register_20>.

Elaborating module <register_21>.

Elaborating module <register_22>.

Elaborating module <register_26>.

Elaborating module <register_34>.

Elaborating module <button_4>.

Elaborating module <button_conditioner_36>.

Elaborating module <pipeline_89>.

Elaborating module <sevenseg_5>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 95
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 95
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 95
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 95
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 95
    Found 1-bit tristate buffer for signal <avr_rx> created at line 95
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <cycle_2>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/cycle_2.v".
    Found 8-bit register for signal <M_reg_2_q>.
    Found 8-bit register for signal <M_reg_3_q>.
    Found 8-bit register for signal <M_reg_4_q>.
    Found 8-bit register for signal <M_reg_5_q>.
    Found 8-bit register for signal <M_reg_6_q>.
    Found 8-bit register for signal <M_reg_7_q>.
    Found 8-bit register for signal <M_reg_0_q>.
    Found 8-bit register for signal <M_reg_1_q>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred 126 Multiplexer(s).
Unit <cycle_2> synthesized.

Synthesizing Unit <counter_6>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/counter_6.v".
    Found 19-bit register for signal <M_ctr_q>.
    Found 19-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <counter_6> synthesized.

Synthesizing Unit <skyfall_3>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v".
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 27: Output port <z> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 27: Output port <v> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 27: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 44: Output port <z> of the instance <alu0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 44: Output port <v> of the instance <alu0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 44: Output port <n> of the instance <alu0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 61: Output port <z> of the instance <alu1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 61: Output port <v> of the instance <alu1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 61: Output port <n> of the instance <alu1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 78: Output port <z> of the instance <alu2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 78: Output port <v> of the instance <alu2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 78: Output port <n> of the instance <alu2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 95: Output port <z> of the instance <alu3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 95: Output port <v> of the instance <alu3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 95: Output port <n> of the instance <alu3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 112: Output port <z> of the instance <alu4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 112: Output port <v> of the instance <alu4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 112: Output port <n> of the instance <alu4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 129: Output port <z> of the instance <alu5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 129: Output port <v> of the instance <alu5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 129: Output port <n> of the instance <alu5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 146: Output port <z> of the instance <alu6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 146: Output port <v> of the instance <alu6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 146: Output port <n> of the instance <alu6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 163: Output port <z> of the instance <alu7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 163: Output port <v> of the instance <alu7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 163: Output port <n> of the instance <alu7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 180: Output port <z> of the instance <alu8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 180: Output port <v> of the instance <alu8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 180: Output port <n> of the instance <alu8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 197: Output port <z> of the instance <aluscore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 197: Output port <v> of the instance <aluscore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 197: Output port <n> of the instance <aluscore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 214: Output port <z> of the instance <aluscore2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 214: Output port <v> of the instance <aluscore2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/skyfall_3.v" line 214: Output port <n> of the instance <aluscore2> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <M_gamestate_q>.
    Found 1-bit register for signal <M_period_q>.
    Found finite state machine <FSM_0> for signal <M_gamestate_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit adder for signal <M_clock_q[29]_GND_5_o_add_1_OUT> created at line 538.
    Found 7-bit 3-to-1 multiplexer for signal <M_scorecounter_d> created at line 475.
    Found 7-bit comparator lessequal for signal <n0003> created at line 551
    Found 7-bit comparator greater for signal <M_scorecounter_q[6]_GND_5_o_LessThan_4_o> created at line 551
    Found 7-bit comparator greater for signal <M_scorecounter_q[6]_GND_5_o_LessThan_11_o> created at line 563
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 104 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <skyfall_3> synthesized.

Synthesizing Unit <alu_7>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/alu_7.v".
    Found 16-bit 4-to-1 multiplexer for signal <alu> created at line 86.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_7> synthesized.

Synthesizing Unit <alu_add16_41>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/alu_add16_41.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <n0031> created at line 32.
    Found 16-bit adder for signal <a[15]_GND_7_o_add_4_OUT> created at line 32.
    Found 16x16-bit multiplier for signal <n0022> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <alu_add16_41> synthesized.

Synthesizing Unit <alu_comp16_42>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/alu_comp16_42.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <compare> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_comp16_42> synthesized.

Synthesizing Unit <alu_bool16_43>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/alu_bool16_43.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <alu_bool16_43> synthesized.

Synthesizing Unit <alu_shift16_44>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/alu_shift16_44.v".
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit subtractor for signal <PWR_10_o_GND_11_o_sub_12_OUT> created at line 33.
    Found 16-bit shifter logical left for signal <a[15]_PWR_10_o_shift_left_4_OUT> created at line 27
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_6_OUT> created at line 30
    Found 16-bit shifter logical right for signal <a[15]_PWR_10_o_shift_right_8_OUT> created at line 30
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_10_OUT> created at line 33
    Found 16-bit shifter logical left for signal <a[15]_PWR_10_o_shift_left_12_OUT> created at line 33
    Found 16-bit 7-to-1 multiplexer for signal <shift> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
	inferred   5 Combinational logic shifter(s).
Unit <alu_shift16_44> synthesized.

Synthesizing Unit <edge_detector_19>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/edge_detector_19.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_19> synthesized.

Synthesizing Unit <register_20>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/register_20.v".
    Found 30-bit register for signal <M_regs_q>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <register_20> synthesized.

Synthesizing Unit <register_21>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/register_21.v".
    Found 7-bit register for signal <M_regs_q>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <register_21> synthesized.

Synthesizing Unit <register_22>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/register_22.v".
    Found 8-bit register for signal <M_regs_q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register_22> synthesized.

Synthesizing Unit <register_26>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/register_26.v".
    Found 5-bit register for signal <M_regs_q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <register_26> synthesized.

Synthesizing Unit <register_34>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/register_34.v".
    Found 3-bit register for signal <M_regs_q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <register_34> synthesized.

Synthesizing Unit <button_4>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/button_4.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <button_4> synthesized.

Synthesizing Unit <button_conditioner_36>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/button_conditioner_36.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_21_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_36> synthesized.

Synthesizing Unit <pipeline_89>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/pipeline_89.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_89> synthesized.

Synthesizing Unit <sevenseg_5>.
    Related source file is "C:/Users/ktw1234/Downloads/mojo (new led matrix)/mojo (new led matrix)/work/planAhead/mojo test/mojo test.srcs/sources_1/imports/verilog/sevenseg_5.v".
    Found 4-bit register for signal <M_ones_q>.
    Found 4-bit register for signal <M_tens_q>.
    Found 8x8-bit Read Only RAM for signal <pinnumber3>
    Found 16x8-bit Read Only RAM for signal <pinnumber1>
    Found 16x8-bit Read Only RAM for signal <pinnumber2>
    Found 7-bit comparator greater for signal <score[6]_GND_23_o_LessThan_114_o> created at line 149
    Found 7-bit comparator greater for signal <score[6]_GND_23_o_LessThan_115_o> created at line 152
    Found 7-bit comparator greater for signal <score[6]_GND_23_o_LessThan_116_o> created at line 155
    Found 7-bit comparator greater for signal <score[6]_GND_23_o_LessThan_117_o> created at line 158
    Found 7-bit comparator greater for signal <score[6]_GND_23_o_LessThan_118_o> created at line 161
    Found 7-bit comparator greater for signal <score[6]_GND_23_o_LessThan_119_o> created at line 164
    Found 7-bit comparator greater for signal <score[6]_PWR_21_o_LessThan_120_o> created at line 167
    Found 7-bit comparator greater for signal <score[6]_PWR_21_o_LessThan_121_o> created at line 170
    Found 7-bit comparator greater for signal <score[6]_PWR_21_o_LessThan_122_o> created at line 173
    Found 7-bit comparator lessequal for signal <score[6]_PWR_21_o_LessThan_123_o> created at line 176
    Summary:
	inferred   3 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <sevenseg_5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 2
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 12
 16x16-bit multiplier                                  : 12
# Adders/Subtractors                                   : 41
 16-bit adder                                          : 24
 19-bit adder                                          : 1
 20-bit adder                                          : 3
 30-bit adder                                          : 1
 5-bit subtractor                                      : 12
# Registers                                            : 38
 1-bit register                                        : 5
 19-bit register                                       : 1
 2-bit register                                        : 3
 20-bit register                                       : 3
 3-bit register                                        : 1
 30-bit register                                       : 1
 4-bit register                                        : 3
 5-bit register                                        : 8
 7-bit register                                        : 1
 8-bit register                                        : 12
# Comparators                                          : 13
 7-bit comparator greater                              : 11
 7-bit comparator lessequal                            : 2
# Multiplexers                                         : 366
 1-bit 2-to-1 multiplexer                              : 179
 16-bit 2-to-1 multiplexer                             : 97
 16-bit 4-to-1 multiplexer                             : 24
 16-bit 7-to-1 multiplexer                             : 12
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 16
 6-bit 2-to-1 multiplexer                              : 10
 7-bit 3-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# Logic shifters                                       : 60
 16-bit shifter logical left                           : 36
 16-bit shifter logical right                          : 24
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 48
 1-bit xor16                                           : 12
 1-bit xor2                                            : 12
 16-bit xor2                                           : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_36>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_36> synthesized (advanced).

Synthesizing (advanced) Unit <counter_6>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_6> synthesized (advanced).

Synthesizing (advanced) Unit <sevenseg_5>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <M_tens_q> prevents it from being combined with the RAM <Mram_pinnumber2> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_tens_q>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pinnumber2>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <M_ones_q> prevents it from being combined with the RAM <Mram_pinnumber1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_ones_q>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pinnumber1>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_pinnumber3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <stage>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pinnumber3>    |          |
    -----------------------------------------------------------------------
Unit <sevenseg_5> synthesized (advanced).

Synthesizing (advanced) Unit <skyfall_3>.
The following registers are absorbed into counter <clock/M_regs_q>: 1 register on signal <clock/M_regs_q>.
Unit <skyfall_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 2
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 12
 16x16-bit multiplier                                  : 12
# Adders/Subtractors                                   : 24
 16-bit adder carry in                                 : 12
 5-bit subtractor                                      : 12
# Counters                                             : 5
 19-bit up counter                                     : 1
 20-bit up counter                                     : 3
 30-bit up counter                                     : 1
# Registers                                            : 169
 Flip-Flops                                            : 169
# Comparators                                          : 13
 7-bit comparator greater                              : 11
 7-bit comparator lessequal                            : 2
# Multiplexers                                         : 365
 1-bit 2-to-1 multiplexer                              : 179
 16-bit 2-to-1 multiplexer                             : 97
 16-bit 4-to-1 multiplexer                             : 24
 16-bit 7-to-1 multiplexer                             : 12
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 16
 6-bit 2-to-1 multiplexer                              : 10
 7-bit 3-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# Logic shifters                                       : 60
 16-bit shifter logical left                           : 36
 16-bit shifter logical right                          : 24
# FSMs                                                 : 1
# Xors                                                 : 48
 1-bit xor16                                           : 12
 1-bit xor2                                            : 12
 16-bit xor2                                           : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <skyfall/FSM_0> on signal <M_gamestate_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:2973 - All outputs of instance <aluscore2/shift> of block <alu_shift16_44> are unconnected in block <skyfall_3>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <aluscore/shift> of block <alu_shift16_44> are unconnected in block <skyfall_3>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <aluscore/add/Mmult_n0022> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <clock/M_regs_q_28> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <clock/M_regs_q_29> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <alu7/add/Mmult_n0022> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <alu6/add/Mmult_n0022> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <alu5/add/Mmult_n0022> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <alu4/add/Mmult_n0022> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <alu3/add/Mmult_n0022> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <alu2/add/Mmult_n0022> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <alu1/add/Mmult_n0022> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <alu0/add/Mmult_n0022> of sequential type is unconnected in block <skyfall_3>.
WARNING:Xst:2677 - Node <alu8/add/Mmult_n0022> of sequential type is unconnected in block <skyfall_3>.

Optimizing unit <register_22> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <cycle_2> ...

Optimizing unit <skyfall_3> ...

Optimizing unit <alu_shift16_44> ...

Optimizing unit <button_4> ...

Optimizing unit <sevenseg_5> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 11.
FlipFlop skyfall/M_gamestate_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop skyfall/M_gamestate_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop skyfall/M_period_q has been replicated 2 time(s)
FlipFlop skyfall/edge_detector/M_last_q has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <button/resetbutton_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button/rightbutton_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button/leftbutton_cond/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 278
 Flip-Flops                                            : 278
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 872
#      GND                         : 14
#      INV                         : 17
#      LUT1                        : 75
#      LUT2                        : 28
#      LUT3                        : 71
#      LUT4                        : 56
#      LUT5                        : 64
#      LUT6                        : 285
#      MUXCY                       : 118
#      MUXF7                       : 9
#      VCC                         : 10
#      XORCY                       : 125
# FlipFlops/Latches                : 281
#      FD                          : 6
#      FDE                         : 3
#      FDR                         : 95
#      FDRE                        : 173
#      FDS                         : 4
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 4
#      OBUF                        : 56
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             281  out of  11440     2%  
 Number of Slice LUTs:                  599  out of   5720    10%  
    Number used as Logic:               596  out of   5720    10%  
    Number used as Memory:                3  out of   1440     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    794
   Number with an unused Flip Flop:     513  out of    794    64%  
   Number with an unused LUT:           195  out of    794    24%  
   Number of fully used LUT-FF pairs:    86  out of    794    10%  
   Number of unique control sets:        38

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  67  out of    102    65%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 284   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.710ns (Maximum Frequency: 78.678MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 6.243ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.710ns (frequency: 78.678MHz)
  Total number of paths / destination ports: 2024614 / 721
-------------------------------------------------------------------------
Delay:               12.710ns (Levels of Logic = 13)
  Source:            button/leftbutton_cond/M_ctr_q_3 (FF)
  Destination:       skyfall/firstrow/M_regs_q_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: button/leftbutton_cond/M_ctr_q_3 to skyfall/firstrow/M_regs_q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_ctr_q_3 (M_ctr_q_3)
     LUT6:I0->O            4   0.254   1.032  out1 (button/leftbutton_cond/out)
     LUT5:I2->O            4   0.235   0.912  out4_1 (out4)
     end scope: 'button/leftbutton_cond:out4'
     end scope: 'button:button/leftbutton_cond/out4'
     begin scope: 'skyfall:out4'
     LUT4:I2->O            9   0.250   0.976  out31_1 (out31)
     begin scope: 'skyfall/alu:out31'
     begin scope: 'skyfall/alu/shift:out31'
     LUT6:I5->O            6   0.254   1.104  Mmux_shift721 (Mmux_shift72)
     end scope: 'skyfall/alu/shift:Mmux_shift72'
     LUT6:I3->O            1   0.235   0.790  Mmux_alu24 (Mmux_alu24)
     LUT6:I4->O            1   0.250   0.682  Mmux_alu210 (Mmux_alu210)
     LUT6:I5->O            8   0.254   0.944  Mmux_alu214 (alu<0>)
     end scope: 'skyfall/alu:alu<0>'
     LUT6:I5->O            5   0.254   0.841  out9_SW5 (N191)
     LUT6:I5->O           16   0.254   1.181  Mmux_M_firstrow_en11_2 (Mmux_M_firstrow_en111)
     begin scope: 'skyfall/firstrow:en'
     FDRE:CE                   0.302          M_regs_q_0
    ----------------------------------------
    Total                     12.710ns (3.067ns logic, 9.643ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 202 / 44
-------------------------------------------------------------------------
Offset:              6.243ns (Levels of Logic = 4)
  Source:            cycle/M_reg_0_q_0 (FF)
  Destination:       pinnumber<21> (PAD)
  Source Clock:      clk rising

  Data Path: cycle/M_reg_0_q_0 to pinnumber<21>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.954  M_reg_0_q_0 (M_reg_0_q_0)
     LUT3:I0->O            1   0.235   0.682  Mmux_pinnumber<22>1_SW0 (N4)
     LUT6:I5->O            1   0.254   0.681  Mmux_pinnumber<22>1 (pinnumber<22>)
     end scope: 'cycle:pinnumber<22>'
     OBUF:I->O                 2.912          pinnumber_21_OBUF (pinnumber<21>)
    ----------------------------------------
    Total                      6.243ns (3.926ns logic, 2.317ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.710|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.40 secs
 
--> 

Total memory usage is 190372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   62 (   0 filtered)
Number of infos    :   40 (   0 filtered)

