Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "processor_tb_time_impl.sdf", for root module "processor_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "processor_tb_time_impl.sdf", for root module "processor_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ALUReg
Compiling module xil_defaultlib.AReg
Compiling module xil_defaultlib.BReg
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.MicroProgramCounter
Compiling module xil_defaultlib.MPControl
Compiling module xil_defaultlib.InstructionModule
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.ProgramCounter
Compiling module simprims_ver.RAMD32(IS_CLK_INVERTED=1'b1)
Compiling module simprims_ver.RAMS32(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD6
Compiling module xil_defaultlib.RAM32M_HD7
Compiling module xil_defaultlib.RAM32M_HD8
Compiling module xil_defaultlib.RAM32M_HD9
Compiling module xil_defaultlib.RAM32M_HD10
Compiling module xil_defaultlib.RegisterFile
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Processor
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_time_impl
