// Seed: 978008171
module module_0 ();
  assign #id_1 id_1 = id_1;
  wire id_2 = id_2;
  assign id_2 = id_2;
endmodule
module module_1;
  wire id_1;
  module_0();
endmodule
module module_2 (
    output wor  id_0,
    output tri1 id_1
);
  module_0();
  uwire id_3 = 1;
endmodule
module module_3 (
    output wand id_0,
    input  tri0 id_1
);
  id_3(
      .id_0(id_1), .id_1(id_0 ? id_1 : id_0 - 1), .id_2(id_1), .id_3(1)
  ); module_0();
  wire id_4;
endmodule
