<pre>name: event_or_op
description: event or operator
should_fail: 0
tags: 9.4.2.1
files: <a href="../../../tests/chapter-9/9.4.2.1--event_or_op.sv" target="file-frame">tests/chapter-9/9.4.2.1--event_or_op.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../tests/chapter-9/9.4.2.1--event_or_op.sv" target="file-frame">tests/chapter-9/9.4.2.1--event_or_op.sv</a>' to AST representation.
Generating RTLIL representation for module `\block_tb'.
Note: Assuming pure combinatorial block at <a href="../../../tests/chapter-9/9.4.2.1--event_or_op.sv" target="file-frame">tests/chapter-9/9.4.2.1--event_or_op.sv</a>:13 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.
</pre>