
;; Function __aeabi_unwind_cpp_pr0 (__aeabi_unwind_cpp_pr0)[0:851]



__aeabi_unwind_cpp_pr0

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __aeabi_unwind_cpp_pr1 (__aeabi_unwind_cpp_pr1)[0:852]



__aeabi_unwind_cpp_pr1

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __aeabi_unwind_cpp_pr2 (__aeabi_unwind_cpp_pr2)[0:853]



__aeabi_unwind_cpp_pr2

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function unwind_init (unwind_init)[0:862] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 3, 4
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 3 (  0.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 4 ( 0.67)


starting region dump


unwind_init

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 34
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r162={2d,5u,1d} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 53{19d,33u,1e} in 12{12 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 162[1,1] 164[2,1] 165[3,1] 166[4,1] 167[5,1] 168[6,1] 

( 4 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(11){ }u5(13){ }u6(25){ }u7(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 162 164 165 166 167
;; live  in  	 162
;; live  gen 	 162 164 165 166 167
;; live  kill	
;; rd  in  	(7)
0, 1, 2, 3, 4, 5, 6
;; rd  gen 	(5)
1, 2, 3, 4, 5
;; rd  kill	(5)
1, 2, 3, 4, 5
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; live  out 	 162
;; rd  out 	(7)
0, 1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 38
;;      reg 162 { d1(bb 3 insn 43) }
;;   UD chains for insn luid 1 uid 39
;;      reg 165 { d3(bb 3 insn 38) }
;;   UD chains for insn luid 2 uid 40
;;      reg 164 { d2(bb 3 insn 39) }
;;   UD chains for insn luid 3 uid 41
;;      reg 162 { d1(bb 3 insn 43) }
;;      reg 166 { d4(bb 3 insn 40) }
;;   UD chains for insn luid 4 uid 42
;;      reg 162 { d1(bb 3 insn 43) }
;;      reg 167 { d5(bb 3 insn 41) }
;;   UD chains for insn luid 5 uid 43
;;      reg 162 { d1(bb 3 insn 43) }

( 2 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 24 [cc] 168
;; live  in  	 162
;; live  gen 	 24 [cc] 168
;; live  kill	
;; rd  in  	(7)
0, 1, 2, 3, 4, 5, 6
;; rd  gen 	(2)
0, 6
;; rd  kill	(2)
0, 6
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; live  out 	 162
;; rd  out 	(7)
0, 1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 48
;;      reg 162 { d1(bb 3 insn 43) }
;;      reg 168 { d6(bb 4 insn 47) }
;;   eq_note reg 162 { d1(bb 3 insn 43) }
;;   UD chains for insn luid 2 uid 49
;;      reg 24 { d0(bb 4 insn 48) }

*****starting processing of loop  ******


unwind_init

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 34
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r162={2d,5u,1d} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 53{19d,33u,1e} in 12{12 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 162[1,1] 164[2,1] 165[3,1] 166[4,1] 167[5,1] 168[6,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 162
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 32 0 31 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 31 32 34 2 NOTE_INSN_FUNCTION_BEG)

(insn 34 31 46 2 arch/arm/kernel/unwind.c:446 (set (reg/v/f:SI 162 [ idx ])
        (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(11){ }u5(13){ }u6(25){ }u7(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 162 164 165 166 167
;; live  in  	 162
;; live  gen 	 162 164 165 166 167
;; live  kill	
;; rd  in  	(7)
0, 1, 2, 3, 4, 5, 6
;; rd  gen 	(5)
1, 2, 3, 4, 5
;; rd  kill	(5)
1, 2, 3, 4, 5

;; Pred edge  4 [91.0%] 
(code_label 46 34 37 3 9 "" [1 uses])

(note 37 46 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 3 arch/arm/kernel/unwind.c:447 (set (reg:SI 165 [ <variable>.addr ])
        (mem/s/j:SI (reg/v/f:SI 162 [ idx ]) [0 <variable>.addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 3 arch/arm/kernel/unwind.c:447 (set (reg:SI 164)
        (ashift:SI (reg:SI 165 [ <variable>.addr ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 165 [ <variable>.addr ])
        (nil)))

(insn 40 39 41 3 arch/arm/kernel/unwind.c:447 (set (reg:SI 166)
        (ashiftrt:SI (reg:SI 164)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 41 40 42 3 arch/arm/kernel/unwind.c:447 (set (reg:SI 167)
        (plus:SI (reg/v/f:SI 162 [ idx ])
            (reg:SI 166))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 42 41 43 3 arch/arm/kernel/unwind.c:447 (set (mem/s/j:SI (reg/v/f:SI 162 [ idx ]) [0 <variable>.addr+0 S4 A32])
        (reg:SI 167)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 43 42 44 3 arch/arm/kernel/unwind.c:446 discrim 2 (set (reg/v/f:SI 162 [ idx ])
        (plus:SI (reg/v/f:SI 162 [ idx ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; live  out 	 162
;; rd  out 	(7)
0, 1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 38
;;      reg 162 { d1(bb 3 insn 43) }
;;   UD chains for insn luid 1 uid 39
;;      reg 165 { d3(bb 3 insn 38) }
;;   UD chains for insn luid 2 uid 40
;;      reg 164 { d2(bb 3 insn 39) }
;;   UD chains for insn luid 3 uid 41
;;      reg 162 { d1(bb 3 insn 43) }
;;      reg 166 { d4(bb 3 insn 40) }
;;   UD chains for insn luid 4 uid 42
;;      reg 162 { d1(bb 3 insn 43) }
;;      reg 167 { d5(bb 3 insn 41) }
;;   UD chains for insn luid 5 uid 43
;;      reg 162 { d1(bb 3 insn 43) }


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 24 [cc] 168
;; live  in  	 162
;; live  gen 	 24 [cc] 168
;; live  kill	
;; rd  in  	(7)
0, 1, 2, 3, 4, 5, 6
;; rd  gen 	(2)
0, 6
;; rd  kill	(2)
0, 6

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 44 43 45 4 8 "" [0 uses])

(note 45 44 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 47 45 48 4 arch/arm/kernel/unwind.c:446 discrim 1 (set (reg/f:SI 168)
        (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 4 arch/arm/kernel/unwind.c:446 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 162 [ idx ])
            (reg/f:SI 168))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 168)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ idx ])
                (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>))
            (nil))))

(jump_insn 49 48 50 4 arch/arm/kernel/unwind.c:446 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; live  out 	 162
;; rd  out 	(7)
0, 1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 48
;;      reg 162 { d1(bb 3 insn 43) }
;;      reg 168 { d6(bb 4 insn 47) }
;;   eq_note reg 162 { d1(bb 3 insn 43) }
;;   UD chains for insn luid 2 uid 49
;;      reg 24 { d0(bb 4 insn 48) }


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 50 49 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 55 50 61 5 arch/arm/kernel/unwind.c:452 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 61 55 0 5 arch/arm/kernel/unwind.c:452 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 61
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 47 is invariant (0), cost 24, depends on 
Decided to move invariant 0
deferring rescan insn with uid = 47.
deferring rescan insn with uid = 47.
deferring rescan insn with uid = 84.
changing bb of uid 47
  from 4 to 2
deferring rescan insn with uid = 48.


unwind_init

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 34
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r162={2d,5u,1d} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 53{19d,33u,1e} in 13{13 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 162[1,1] 164[2,1] 165[3,1] 166[4,1] 167[5,1] 168[6,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 162
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 32 0 31 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 31 32 34 2 NOTE_INSN_FUNCTION_BEG)

(insn 34 31 47 2 arch/arm/kernel/unwind.c:446 (set (reg/v/f:SI 162 [ idx ])
        (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)) 167 {*arm_movsi_insn} (nil))

(insn 47 34 46 2 arch/arm/kernel/unwind.c:446 discrim 1 (set (reg/f:SI 170)
        (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 162
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(11){ }u5(13){ }u6(25){ }u7(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 162 164 165 166 167
;; live  in  	 162
;; live  gen 	 162 164 165 166 167
;; live  kill	
;; rd  in  	(7)
0, 1, 2, 3, 4, 5, 6
;; rd  gen 	(5)
1, 2, 3, 4, 5
;; rd  kill	(5)
1, 2, 3, 4, 5

;; Pred edge  4 [91.0%] 
(code_label 46 47 37 3 9 "" [1 uses])

(note 37 46 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 3 arch/arm/kernel/unwind.c:447 (set (reg:SI 165 [ <variable>.addr ])
        (mem/s/j:SI (reg/v/f:SI 162 [ idx ]) [0 <variable>.addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 3 arch/arm/kernel/unwind.c:447 (set (reg:SI 164)
        (ashift:SI (reg:SI 165 [ <variable>.addr ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 165 [ <variable>.addr ])
        (nil)))

(insn 40 39 41 3 arch/arm/kernel/unwind.c:447 (set (reg:SI 166)
        (ashiftrt:SI (reg:SI 164)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(insn 41 40 42 3 arch/arm/kernel/unwind.c:447 (set (reg:SI 167)
        (plus:SI (reg/v/f:SI 162 [ idx ])
            (reg:SI 166))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 42 41 43 3 arch/arm/kernel/unwind.c:447 (set (mem/s/j:SI (reg/v/f:SI 162 [ idx ]) [0 <variable>.addr+0 S4 A32])
        (reg:SI 167)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 43 42 44 3 arch/arm/kernel/unwind.c:446 discrim 2 (set (reg/v/f:SI 162 [ idx ])
        (plus:SI (reg/v/f:SI 162 [ idx ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; live  out 	 162
;; rd  out 	(7)
0, 1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 38
;;      reg 162 { d1(bb 3 insn 43) }
;;   UD chains for insn luid 1 uid 39
;;      reg 165 { d3(bb 3 insn 38) }
;;   UD chains for insn luid 2 uid 40
;;      reg 164 { d2(bb 3 insn 39) }
;;   UD chains for insn luid 3 uid 41
;;      reg 162 { d1(bb 3 insn 43) }
;;      reg 166 { d4(bb 3 insn 40) }
;;   UD chains for insn luid 4 uid 42
;;      reg 162 { d1(bb 3 insn 43) }
;;      reg 167 { d5(bb 3 insn 41) }
;;   UD chains for insn luid 5 uid 43
;;      reg 162 { d1(bb 3 insn 43) }


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 24 [cc] 168
;; live  in  	 162
;; live  gen 	 24 [cc] 168
;; live  kill	
;; rd  in  	(7)
0, 1, 2, 3, 4, 5, 6
;; rd  gen 	(2)
0, 6
;; rd  kill	(2)
0, 6

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 44 43 45 4 8 "" [0 uses])

(note 45 44 84 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 84 45 48 4 arch/arm/kernel/unwind.c:446 discrim 1 (set (reg/f:SI 168)
        (reg/f:SI 170)) -1 (nil))

(insn 48 84 49 4 arch/arm/kernel/unwind.c:446 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 162 [ idx ])
            (reg/f:SI 170))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 168)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ idx ])
                (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>))
            (nil))))

(jump_insn 49 48 50 4 arch/arm/kernel/unwind.c:446 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; live  out 	 162
;; rd  out 	(7)
0, 1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 48
;;      reg 162 { d1(bb 3 insn 43) }
;;      reg 168 { d6(bb 2 insn 47) }
;;   eq_note reg 162 { d1(bb 3 insn 43) }
;;   UD chains for insn luid 2 uid 49
;;      reg 24 { d0(bb 4 insn 48) }


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 50 49 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 55 50 61 5 arch/arm/kernel/unwind.c:452 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 61 55 0 5 arch/arm/kernel/unwind.c:452 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 61
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 47.
deleting insn with uid = 47.
rescanning insn with uid = 48.
deleting insn with uid = 48.
rescanning insn with uid = 84.
deleting insn with uid = 84.
ending the processing of deferred insns

;; Function unwind_table_del (unwind_table_del)[0:861]



unwind_table_del

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,5u} r1={5d,1u} r2={4d} r3={4d} r11={1d,4u} r12={4d} r13={1d,7u} r14={3d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={4d,1u} r25={1d,4u} r26={1d,3u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,6u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 410{371d,39u,0e} in 19{16 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/unwind.c:428 (set (reg/v/f:SI 136 [ tab ])
        (reg:SI 0 r0 [ tab ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tab ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/unwind.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 136 [ tab ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 7 6 8 2 arch/arm/kernel/unwind.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2164 [0x874])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136


;; Succ edge  4 [21.6%] 
;; Succ edge  3 [78.4%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 138 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 133 134 135 138 139
;; live  kill	 14 [lr]

;; Pred edge  2 [78.4%]  (fallthru)
(note 8 7 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 8 11 3 arch/arm/kernel/unwind.c:434 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(call_insn 11 10 12 3 arch/arm/kernel/unwind.c:434 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10ad9d00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 12 11 13 3 arch/arm/kernel/unwind.c:434 (set (reg/v:SI 135 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 13 12 14 3 include/linux/list.h:106 (set (reg/f:SI 133 [ D.15826 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 include/linux/list.h:106 (set (reg/f:SI 134 [ D.15825 ])
        (mem/s/f/j:SI (reg/v/f:SI 136 [ tab ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ D.15825 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 133 [ D.15826 ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 133 [ D.15826 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 134 [ D.15825 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.15825 ])
        (expr_list:REG_DEAD (reg/f:SI 133 [ D.15826 ])
            (nil))))

(insn 17 16 18 3 include/linux/list.h:107 (set (reg:SI 138)
        (const_int 1048832 [0x100100])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 3 include/linux/list.h:107 (set (mem/s/f/j:SI (reg/v/f:SI 136 [ tab ]) [0 <variable>.list.next+0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (const_int 1048832 [0x100100])
            (nil))))

(insn 19 18 20 3 include/linux/list.h:108 (set (reg:SI 139)
        (const_int 2097664 [0x200200])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 22 3 include/linux/list.h:108 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 2097664 [0x200200])
            (nil))))

(insn 22 20 23 3 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 23 22 24 3 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ flags ])
        (nil)))

(call_insn 24 23 25 3 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10aef080 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 25 24 26 3 arch/arm/kernel/unwind.c:438 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ tab ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ tab ])
        (nil)))

(call_insn/j 26 25 33 3 arch/arm/kernel/unwind.c:438 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10d76880 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [21.6%] 
(code_label 33 26 36 4 16 "" [1 uses])

(note 36 33 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function unwind_table_add (unwind_table_add)[0:860]

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 4, 5
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 3 ( 0.38)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 3 ( 0.38)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 4 (  0.5)


starting region dump


unwind_table_add

Dataflow summary:
def_info->table_size = 8, use_info->table_size = 91
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,8u} r1={6d,3u} r2={4d,1u} r3={4d,1u} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={5d,2u} r25={1d,7u} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,2u} r134={1d,2u} r136={1d,11u} r137={1d,1u} r140={2d,6u} r141={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,3u} 
;;    total ref usage 470{387d,83u,0e} in 41{38 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 133[1,1] 140[2,1] 147[3,1] 148[4,1] 149[5,1] 150[6,1] 151[7,1] 

( 5 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140
;; lr  def 	 147 148 149 150
;; live  in  	 133 140
;; live  gen 	 147 148 149 150
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(4)
3, 4, 5, 6
;; rd  kill	(4)
3, 4, 5, 6
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; live  out 	 140
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 29
;;      reg 140 { d2(bb 5 insn 37) }
;;   UD chains for insn luid 1 uid 30
;;      reg 148 { d4(bb 4 insn 29) }
;;   UD chains for insn luid 2 uid 31
;;      reg 147 { d3(bb 4 insn 30) }
;;   UD chains for insn luid 3 uid 32
;;      reg 133 { d1(bb 5 insn 36) }
;;      reg 149 { d5(bb 4 insn 31) }
;;   UD chains for insn luid 4 uid 33
;;      reg 140 { d2(bb 5 insn 37) }
;;      reg 150 { d6(bb 4 insn 32) }

( 3 4 )->[5]->( 4 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; lr  def 	 24 [cc] 133 140 151
;; live  in  	 140
;; live  gen 	 24 [cc] 133 140 151
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(4)
0, 1, 2, 7
;; rd  kill	(4)
0, 1, 2, 7
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 140
;; live  out 	 133 140
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 36
;;      reg 140 { d2(bb 5 insn 37) }
;;   UD chains for insn luid 1 uid 37
;;      reg 140 { d2(bb 5 insn 37) }
;;   UD chains for insn luid 2 uid 39
;;      reg 136 { }
;;   UD chains for insn luid 3 uid 40
;;      reg 133 { d1(bb 5 insn 36) }
;;      reg 151 { d7(bb 5 insn 39) }
;;   UD chains for insn luid 4 uid 41
;;      reg 24 { d0(bb 5 insn 40) }

*****starting processing of loop  ******


unwind_table_add

Dataflow summary:
def_info->table_size = 8, use_info->table_size = 91
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,8u} r1={6d,3u} r2={4d,1u} r3={4d,1u} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={5d,2u} r25={1d,7u} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,2u} r134={1d,2u} r136={1d,11u} r137={1d,1u} r140={2d,6u} r141={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,3u} 
;;    total ref usage 470{387d,83u,0e} in 41{38 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 133[1,1] 140[2,1] 147[3,1] 148[4,1] 149[5,1] 150[6,1] 151[7,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 140 141 142 143 144
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136 140 141 142 143 144
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/kernel/unwind.c:400 (set (reg/v:SI 140 [ start ])
        (reg:SI 0 r0 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ start ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/unwind.c:400 (set (reg/v:SI 141 [ size ])
        (reg:SI 1 r1 [ size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ size ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/unwind.c:400 (set (reg/v:SI 142 [ text_addr ])
        (reg:SI 2 r2 [ text_addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ text_addr ])
        (nil)))

(insn 5 4 6 2 arch/arm/kernel/unwind.c:400 (set (reg/v:SI 143 [ text_size ])
        (reg:SI 3 r3 [ text_size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ text_size ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 6 11 2 ("found") NOTE_INSN_DELETED_LABEL 20)

(insn 11 9 12 2 include/linux/slab_def.h:122 (set (reg/f:SI 144)
        (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x11023e40 malloc_sizes>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 144)
                (const_int 4 [0x4])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_EQUAL (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x11023e40 malloc_sizes>)
                        (const_int 4 [0x4]))) [0 <variable>.cs_cachep+0 S4 A32])
            (nil))))

(insn 13 12 14 2 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 14 13 15 2 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x11024200 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 15 14 17 2 include/linux/slab_def.h:122 (set (reg/v/f:SI 136 [ tab ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 17 15 18 2 arch/arm/kernel/unwind.c:408 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 136 [ tab ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 18 17 19 2 arch/arm/kernel/unwind.c:408 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil))))
;; End of basic block 2 -> ( 7 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 140 141 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 141 142 143
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { }
;;   UD chains for insn luid 3 uid 5
;;      reg 3 { }
;;   UD chains for insn luid 5 uid 12
;;      reg 144 { }
;;   UD chains for insn luid 7 uid 14
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 8 uid 15
;;      reg 0 { }
;;   UD chains for insn luid 9 uid 17
;;      reg 136 { }
;;   UD chains for insn luid 10 uid 18
;;      reg 24 { }


;; Succ edge  7 [10.1%] 
;; Succ edge  3 [89.9%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 141 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 141 142 143
;; lr  def 	 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 141 142 143
;; live  gen 	 145 146
;; live  kill	

;; Pred edge  2 [89.9%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 arch/arm/kernel/unwind.c:411 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 8 [0x8])) [0 <variable>.start+0 S4 A32])
        (reg/v:SI 140 [ start ])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 3 arch/arm/kernel/unwind.c:412 (set (reg:SI 145)
        (plus:SI (reg/v:SI 141 [ size ])
            (reg/v:SI 140 [ start ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 141 [ size ])
        (nil)))

(insn 22 21 23 3 arch/arm/kernel/unwind.c:412 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 12 [0xc])) [0 <variable>.stop+0 S4 A32])
        (reg:SI 145)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 23 22 24 3 arch/arm/kernel/unwind.c:413 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 16 [0x10])) [0 <variable>.begin_addr+0 S4 A32])
        (reg/v:SI 142 [ text_addr ])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 3 arch/arm/kernel/unwind.c:414 (set (reg:SI 146)
        (plus:SI (reg/v:SI 143 [ text_size ])
            (reg/v:SI 142 [ text_addr ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 143 [ text_size ])
        (expr_list:REG_DEAD (reg/v:SI 142 [ text_addr ])
            (nil))))

(insn 25 24 38 3 arch/arm/kernel/unwind.c:414 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 20 [0x14])) [0 <variable>.end_addr+0 S4 A32])
        (reg:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 20
;;      reg 136 { }
;;      reg 140 { }
;;   UD chains for insn luid 1 uid 21
;;      reg 140 { }
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 22
;;      reg 136 { }
;;      reg 145 { }
;;   UD chains for insn luid 3 uid 23
;;      reg 136 { }
;;      reg 142 { }
;;   UD chains for insn luid 4 uid 24
;;      reg 142 { }
;;      reg 143 { }
;;   UD chains for insn luid 5 uid 25
;;      reg 136 { }
;;      reg 146 { }


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140
;; lr  def 	 147 148 149 150
;; live  in  	 133 140
;; live  gen 	 147 148 149 150
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(4)
3, 4, 5, 6
;; rd  kill	(4)
3, 4, 5, 6

;; Pred edge  5 [91.0%] 
(code_label 38 25 28 4 23 "" [1 uses])

(note 28 38 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 4 arch/arm/kernel/unwind.c:418 (set (reg:SI 148 [ <variable>.addr ])
        (mem/s/j:SI (plus:SI (reg/v:SI 140 [ start ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 4 arch/arm/kernel/unwind.c:418 (set (reg:SI 147)
        (ashift:SI (reg:SI 148 [ <variable>.addr ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.addr ])
        (nil)))

(insn 31 30 32 4 arch/arm/kernel/unwind.c:418 (set (reg:SI 149)
        (ashiftrt:SI (reg:SI 147)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 32 31 33 4 arch/arm/kernel/unwind.c:418 (set (reg:SI 150)
        (plus:SI (reg/v/f:SI 133 [ idx.409 ])
            (reg:SI 149))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ idx.409 ])
            (nil))))

(insn 33 32 34 4 arch/arm/kernel/unwind.c:418 (set (mem/s/j:SI (plus:SI (reg/v:SI 140 [ start ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.addr+0 S4 A32])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; live  out 	 140
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 29
;;      reg 140 { d2(bb 5 insn 37) }
;;   UD chains for insn luid 1 uid 30
;;      reg 148 { d4(bb 4 insn 29) }
;;   UD chains for insn luid 2 uid 31
;;      reg 147 { d3(bb 4 insn 30) }
;;   UD chains for insn luid 3 uid 32
;;      reg 133 { d1(bb 5 insn 36) }
;;      reg 149 { d5(bb 4 insn 31) }
;;   UD chains for insn luid 4 uid 33
;;      reg 140 { d2(bb 5 insn 37) }
;;      reg 150 { d6(bb 4 insn 32) }


;; Succ edge  5 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; lr  def 	 24 [cc] 133 140 151
;; live  in  	 140
;; live  gen 	 24 [cc] 133 140 151
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(4)
0, 1, 2, 7
;; rd  kill	(4)
0, 1, 2, 7

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(code_label 34 33 35 5 22 "" [0 uses])

(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 5 arch/arm/kernel/unwind.c:418 (set (reg/v/f:SI 133 [ idx.409 ])
        (reg/v:SI 140 [ start ])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 5 arch/arm/kernel/unwind.c:418 (set (reg/v:SI 140 [ start ])
        (plus:SI (reg/v:SI 140 [ start ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 39 37 40 5 arch/arm/kernel/unwind.c:417 (set (reg/f:SI 151 [ <variable>.stop ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 12 [0xc])) [0 <variable>.stop+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 5 arch/arm/kernel/unwind.c:417 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ idx.409 ])
            (reg/f:SI 151 [ <variable>.stop ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 151 [ <variable>.stop ])
        (nil)))

(jump_insn 41 40 42 5 arch/arm/kernel/unwind.c:417 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 5 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 140
;; live  out 	 133 140
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 36
;;      reg 140 { d2(bb 5 insn 37) }
;;   UD chains for insn luid 1 uid 37
;;      reg 140 { d2(bb 5 insn 37) }
;;   UD chains for insn luid 2 uid 39
;;      reg 136 { }
;;   UD chains for insn luid 3 uid 40
;;      reg 133 { d1(bb 5 insn 36) }
;;      reg 151 { d7(bb 5 insn 39) }
;;   UD chains for insn luid 4 uid 41
;;      reg 24 { d0(bb 5 insn 40) }


;; Succ edge  4 [91.0%] 
;; Succ edge  6 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 137 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 134 137 153
;; live  kill	 14 [lr]

;; Pred edge  5 [9.0%]  (fallthru,loop_exit)
(note 42 41 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 44 42 45 6 arch/arm/kernel/unwind.c:420 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(call_insn 45 44 46 6 arch/arm/kernel/unwind.c:420 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10ad9d00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 46 45 48 6 arch/arm/kernel/unwind.c:420 (set (reg/v:SI 137 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 48 46 49 6 include/linux/list.h:76 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 51 6 include/linux/list.h:76 (set (reg/f:SI 134 [ D.15855 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 153)
                (const_int 4 [0x4])) [0 unwind_tables.prev+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))) [0 unwind_tables.prev+0 S4 A32])
        (nil)))

(insn 51 49 53 6 include/linux/list.h:41 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 153)
                (const_int 4 [0x4])) [0 unwind_tables.prev+0 S4 A32])
        (reg/v/f:SI 136 [ tab ])) 167 {*arm_movsi_insn} (nil))

(insn 53 51 54 6 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 136 [ tab ]) [0 <variable>.list.next+0 S4 A32])
        (reg/f:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
            (nil))))

(insn 54 53 55 6 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/f:SI 134 [ D.15855 ])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 57 6 include/linux/list.h:44 (set (mem/s/f/j:SI (reg/f:SI 134 [ D.15855 ]) [0 <variable>.next+0 S4 A32])
        (reg/v/f:SI 136 [ tab ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.15855 ])
        (nil)))

(insn 57 55 58 6 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 58 57 59 6 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ flags ])
        (nil)))

(call_insn 59 58 60 6 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10aef080 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 45
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 46
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 49
;;      reg 153 { }
;;   UD chains for insn luid 5 uid 51
;;      reg 136 { }
;;      reg 153 { }
;;   UD chains for insn luid 6 uid 53
;;      reg 136 { }
;;      reg 153 { }
;;   UD chains for insn luid 7 uid 54
;;      reg 134 { }
;;      reg 136 { }
;;   UD chains for insn luid 8 uid 55
;;      reg 134 { }
;;      reg 136 { }
;;   UD chains for insn luid 10 uid 58
;;      reg 137 { }
;;   UD chains for insn luid 11 uid 59
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u79(11){ }u80(13){ }u81(25){ }u82(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [10.1%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 60 59 61 7 21 "" [1 uses])

(note 61 60 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 61 72 7 arch/arm/kernel/unwind.c:425 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 136 [ tab ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ tab ])
        (nil)))

(insn 72 66 0 7 arch/arm/kernel/unwind.c:425 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 66
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 72
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******


unwind_table_add

Dataflow summary:
def_info->table_size = 8, use_info->table_size = 91
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,8u} r1={6d,3u} r2={4d,1u} r3={4d,1u} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={5d,2u} r25={1d,7u} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,2u} r134={1d,2u} r136={1d,11u} r137={1d,1u} r140={2d,6u} r141={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,3u} 
;;    total ref usage 470{387d,83u,0e} in 41{38 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 133[1,1] 140[2,1] 147[3,1] 148[4,1] 149[5,1] 150[6,1] 151[7,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 140 141 142 143 144
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136 140 141 142 143 144
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/kernel/unwind.c:400 (set (reg/v:SI 140 [ start ])
        (reg:SI 0 r0 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ start ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/unwind.c:400 (set (reg/v:SI 141 [ size ])
        (reg:SI 1 r1 [ size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ size ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/unwind.c:400 (set (reg/v:SI 142 [ text_addr ])
        (reg:SI 2 r2 [ text_addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ text_addr ])
        (nil)))

(insn 5 4 6 2 arch/arm/kernel/unwind.c:400 (set (reg/v:SI 143 [ text_size ])
        (reg:SI 3 r3 [ text_size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ text_size ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 6 11 2 ("found") NOTE_INSN_DELETED_LABEL 20)

(insn 11 9 12 2 include/linux/slab_def.h:122 (set (reg/f:SI 144)
        (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x11023e40 malloc_sizes>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 144)
                (const_int 4 [0x4])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_EQUAL (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x11023e40 malloc_sizes>)
                        (const_int 4 [0x4]))) [0 <variable>.cs_cachep+0 S4 A32])
            (nil))))

(insn 13 12 14 2 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 14 13 15 2 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x11024200 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 15 14 17 2 include/linux/slab_def.h:122 (set (reg/v/f:SI 136 [ tab ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 17 15 18 2 arch/arm/kernel/unwind.c:408 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 136 [ tab ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 18 17 19 2 arch/arm/kernel/unwind.c:408 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil))))
;; End of basic block 2 -> ( 7 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 140 141 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 141 142 143
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { }
;;   UD chains for insn luid 3 uid 5
;;      reg 3 { }
;;   UD chains for insn luid 5 uid 12
;;      reg 144 { }
;;   UD chains for insn luid 7 uid 14
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 8 uid 15
;;      reg 0 { }
;;   UD chains for insn luid 9 uid 17
;;      reg 136 { }
;;   UD chains for insn luid 10 uid 18
;;      reg 24 { }


;; Succ edge  7 [10.1%] 
;; Succ edge  3 [89.9%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 141 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 141 142 143
;; lr  def 	 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140 141 142 143
;; live  gen 	 145 146
;; live  kill	

;; Pred edge  2 [89.9%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 arch/arm/kernel/unwind.c:411 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 8 [0x8])) [0 <variable>.start+0 S4 A32])
        (reg/v:SI 140 [ start ])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 3 arch/arm/kernel/unwind.c:412 (set (reg:SI 145)
        (plus:SI (reg/v:SI 141 [ size ])
            (reg/v:SI 140 [ start ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 141 [ size ])
        (nil)))

(insn 22 21 23 3 arch/arm/kernel/unwind.c:412 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 12 [0xc])) [0 <variable>.stop+0 S4 A32])
        (reg:SI 145)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 23 22 24 3 arch/arm/kernel/unwind.c:413 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 16 [0x10])) [0 <variable>.begin_addr+0 S4 A32])
        (reg/v:SI 142 [ text_addr ])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 3 arch/arm/kernel/unwind.c:414 (set (reg:SI 146)
        (plus:SI (reg/v:SI 143 [ text_size ])
            (reg/v:SI 142 [ text_addr ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 143 [ text_size ])
        (expr_list:REG_DEAD (reg/v:SI 142 [ text_addr ])
            (nil))))

(insn 25 24 38 3 arch/arm/kernel/unwind.c:414 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 20 [0x14])) [0 <variable>.end_addr+0 S4 A32])
        (reg:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 20
;;      reg 136 { }
;;      reg 140 { }
;;   UD chains for insn luid 1 uid 21
;;      reg 140 { }
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 22
;;      reg 136 { }
;;      reg 145 { }
;;   UD chains for insn luid 3 uid 23
;;      reg 136 { }
;;      reg 142 { }
;;   UD chains for insn luid 4 uid 24
;;      reg 142 { }
;;      reg 143 { }
;;   UD chains for insn luid 5 uid 25
;;      reg 136 { }
;;      reg 146 { }


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140
;; lr  def 	 147 148 149 150
;; live  in  	 133 140
;; live  gen 	 147 148 149 150
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(4)
3, 4, 5, 6
;; rd  kill	(4)
3, 4, 5, 6

;; Pred edge  5 [91.0%] 
(code_label 38 25 28 4 23 "" [1 uses])

(note 28 38 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 4 arch/arm/kernel/unwind.c:418 (set (reg:SI 148 [ <variable>.addr ])
        (mem/s/j:SI (plus:SI (reg/v:SI 140 [ start ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 4 arch/arm/kernel/unwind.c:418 (set (reg:SI 147)
        (ashift:SI (reg:SI 148 [ <variable>.addr ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.addr ])
        (nil)))

(insn 31 30 32 4 arch/arm/kernel/unwind.c:418 (set (reg:SI 149)
        (ashiftrt:SI (reg:SI 147)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 32 31 33 4 arch/arm/kernel/unwind.c:418 (set (reg:SI 150)
        (plus:SI (reg/v/f:SI 133 [ idx.409 ])
            (reg:SI 149))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ idx.409 ])
            (nil))))

(insn 33 32 34 4 arch/arm/kernel/unwind.c:418 (set (mem/s/j:SI (plus:SI (reg/v:SI 140 [ start ])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.addr+0 S4 A32])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; live  out 	 140
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 29
;;      reg 140 { d2(bb 5 insn 37) }
;;   UD chains for insn luid 1 uid 30
;;      reg 148 { d4(bb 4 insn 29) }
;;   UD chains for insn luid 2 uid 31
;;      reg 147 { d3(bb 4 insn 30) }
;;   UD chains for insn luid 3 uid 32
;;      reg 133 { d1(bb 5 insn 36) }
;;      reg 149 { d5(bb 4 insn 31) }
;;   UD chains for insn luid 4 uid 33
;;      reg 140 { d2(bb 5 insn 37) }
;;      reg 150 { d6(bb 4 insn 32) }


;; Succ edge  5 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 140
;; lr  def 	 24 [cc] 133 140 151
;; live  in  	 140
;; live  gen 	 24 [cc] 133 140 151
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(4)
0, 1, 2, 7
;; rd  kill	(4)
0, 1, 2, 7

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(code_label 34 33 35 5 22 "" [0 uses])

(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 5 arch/arm/kernel/unwind.c:418 (set (reg/v/f:SI 133 [ idx.409 ])
        (reg/v:SI 140 [ start ])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 5 arch/arm/kernel/unwind.c:418 (set (reg/v:SI 140 [ start ])
        (plus:SI (reg/v:SI 140 [ start ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 39 37 40 5 arch/arm/kernel/unwind.c:417 (set (reg/f:SI 151 [ <variable>.stop ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 12 [0xc])) [0 <variable>.stop+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 5 arch/arm/kernel/unwind.c:417 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ idx.409 ])
            (reg/f:SI 151 [ <variable>.stop ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 151 [ <variable>.stop ])
        (nil)))

(jump_insn 41 40 42 5 arch/arm/kernel/unwind.c:417 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 5 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136 140
;; live  out 	 133 140
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 36
;;      reg 140 { d2(bb 5 insn 37) }
;;   UD chains for insn luid 1 uid 37
;;      reg 140 { d2(bb 5 insn 37) }
;;   UD chains for insn luid 2 uid 39
;;      reg 136 { }
;;   UD chains for insn luid 3 uid 40
;;      reg 133 { d1(bb 5 insn 36) }
;;      reg 151 { d7(bb 5 insn 39) }
;;   UD chains for insn luid 4 uid 41
;;      reg 24 { d0(bb 5 insn 40) }


;; Succ edge  4 [91.0%] 
;; Succ edge  6 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 137 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 134 137 153
;; live  kill	 14 [lr]

;; Pred edge  5 [9.0%]  (fallthru,loop_exit)
(note 42 41 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 44 42 45 6 arch/arm/kernel/unwind.c:420 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(call_insn 45 44 46 6 arch/arm/kernel/unwind.c:420 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10ad9d00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 46 45 48 6 arch/arm/kernel/unwind.c:420 (set (reg/v:SI 137 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 48 46 49 6 include/linux/list.h:76 (set (reg/f:SI 153)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 51 6 include/linux/list.h:76 (set (reg/f:SI 134 [ D.15855 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 153)
                (const_int 4 [0x4])) [0 unwind_tables.prev+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))) [0 unwind_tables.prev+0 S4 A32])
        (nil)))

(insn 51 49 53 6 include/linux/list.h:41 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 153)
                (const_int 4 [0x4])) [0 unwind_tables.prev+0 S4 A32])
        (reg/v/f:SI 136 [ tab ])) 167 {*arm_movsi_insn} (nil))

(insn 53 51 54 6 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 136 [ tab ]) [0 <variable>.list.next+0 S4 A32])
        (reg/f:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
            (nil))))

(insn 54 53 55 6 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ tab ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/f:SI 134 [ D.15855 ])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 57 6 include/linux/list.h:44 (set (mem/s/f/j:SI (reg/f:SI 134 [ D.15855 ]) [0 <variable>.next+0 S4 A32])
        (reg/v/f:SI 136 [ tab ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.15855 ])
        (nil)))

(insn 57 55 58 6 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 58 57 59 6 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ flags ])
        (nil)))

(call_insn 59 58 60 6 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10aef080 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 45
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 46
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 49
;;      reg 153 { }
;;   UD chains for insn luid 5 uid 51
;;      reg 136 { }
;;      reg 153 { }
;;   UD chains for insn luid 6 uid 53
;;      reg 136 { }
;;      reg 153 { }
;;   UD chains for insn luid 7 uid 54
;;      reg 134 { }
;;      reg 136 { }
;;   UD chains for insn luid 8 uid 55
;;      reg 134 { }
;;      reg 136 { }
;;   UD chains for insn luid 10 uid 58
;;      reg 137 { }
;;   UD chains for insn luid 11 uid 59
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u79(11){ }u80(13){ }u81(25){ }u82(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [10.1%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 60 59 61 7 21 "" [1 uses])

(note 61 60 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 61 72 7 arch/arm/kernel/unwind.c:425 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 136 [ tab ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ tab ])
        (nil)))

(insn 72 66 0 7 arch/arm/kernel/unwind.c:425 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 66
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 72
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function search_index (search_index)[0:854]

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 5, 9
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 3 (  0.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 3 (  0.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 4 (  0.4)


starting region dump


search_index

Dataflow summary:
def_info->table_size = 14, use_info->table_size = 86
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={2d,1u} r3={2d} r11={1d,9u} r12={2d} r13={1d,10u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={7d,5u} r25={1d,9u} r26={1d,8u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,3u} r137={1d,6u} r138={2d,6u} r139={4d,5u} r140={1d,1u} r142={1d,1u} r143={1d,1u,1d} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,3u} r150={1d,1u} 
;;    total ref usage 234{153d,80u,1e} in 31{30 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3
24[0,4] 135[4,1] 138[5,1] 139[6,1] 143[7,1] 145[8,1] 146[9,1] 147[10,1] 148[11,1] 149[12,1] 150[13,1] 

( 9 )->[5]->( 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; lr  def 	 24 [cc] 135 138 139 143 145 146 147 148 149
;; live  in  	 138 139
;; live  gen 	 24 [cc] 135 138 139 143 145 146 147 148 149
;; live  kill	
;; rd  in  	(11)
3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;; rd  gen 	(10)
2, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  kill	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 138 139
;; rd  out 	(11)
2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 28
;;      reg 138 { d5(bb 5 insn 74) }
;;      reg 139 { d6(bb 5 insn 72) }
;;   UD chains for insn luid 1 uid 29
;;      reg 143 { d7(bb 5 insn 28) }
;;   eq_note reg 143 { d7(bb 5 insn 28) }
;;   UD chains for insn luid 2 uid 30
;;      reg 145 { d8(bb 5 insn 29) }
;;   UD chains for insn luid 3 uid 31
;;      reg 146 { d9(bb 5 insn 30) }
;;   UD chains for insn luid 4 uid 32
;;      reg 147 { d10(bb 5 insn 31) }
;;   UD chains for insn luid 5 uid 33
;;      reg 138 { d5(bb 5 insn 74) }
;;      reg 148 { d11(bb 5 insn 32) }
;;   UD chains for insn luid 6 uid 36
;;      reg 135 { d4(bb 5 insn 33) }
;;   UD chains for insn luid 7 uid 37
;;      reg 137 { }
;;      reg 149 { d12(bb 5 insn 36) }
;;   UD chains for insn luid 8 uid 71
;;      reg 137 { }
;;      reg 149 { d12(bb 5 insn 36) }
;;   UD chains for insn luid 9 uid 72
;;      reg 24 { d1(bb 5 insn 71) }
;;      reg 135 { d4(bb 5 insn 33) }
;;      reg 139 { d6(bb 5 insn 72) }
;;   UD chains for insn luid 10 uid 73
;;      reg 137 { }
;;      reg 149 { d12(bb 5 insn 36) }
;;   UD chains for insn luid 11 uid 74
;;      reg 24 { d2(bb 5 insn 73) }
;;      reg 135 { d4(bb 5 insn 33) }
;;      reg 138 { d5(bb 5 insn 74) }

( 6 5 )->[9]->( 5 7 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139
;; lr  def 	 24 [cc] 150
;; live  in  	 138 139
;; live  gen 	 24 [cc] 150
;; live  kill	
;; rd  in  	(11)
2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;; rd  gen 	(2)
3, 13
;; rd  kill	(5)
0, 1, 2, 3, 13
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 138 139
;; rd  out 	(11)
3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 49
;;      reg 139 { d6(bb 5 insn 72) }
;;   UD chains for insn luid 1 uid 50
;;      reg 138 { d5(bb 5 insn 74) }
;;      reg 150 { d13(bb 9 insn 49) }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { d3(bb 9 insn 50) }

*****starting processing of loop  ******


search_index

Dataflow summary:
def_info->table_size = 14, use_info->table_size = 86
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={2d,1u} r3={2d} r11={1d,9u} r12={2d} r13={1d,10u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={7d,5u} r25={1d,9u} r26={1d,8u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,3u} r137={1d,6u} r138={2d,6u} r139={4d,5u} r140={1d,1u} r142={1d,1u} r143={1d,1u,1d} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,3u} r150={1d,1u} 
;;    total ref usage 234{153d,80u,1e} in 31{30 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3
24[0,4] 135[4,1] 138[5,1] 139[6,1] 143[7,1] 145[8,1] 146[9,1] 147[10,1] 148[11,1] 149[12,1] 150[13,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 138 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 138 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/unwind.c:107 (set (reg/v:SI 137 [ addr ])
        (reg:SI 0 r0 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ addr ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/unwind.c:107 (set (reg/v/f:SI 138 [ first ])
        (reg:SI 1 r1 [ first ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ first ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/unwind.c:107 (set (reg/v/f:SI 139 [ last ])
        (reg:SI 2 r2 [ last ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ last ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/unwind.c:110 (set (reg:SI 140 [ <variable>.addr ])
        (mem/s/j:SI (reg/v/f:SI 138 [ first ]) [0 <variable>.addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/unwind.c:110 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ addr ])
            (reg:SI 140 [ <variable>.addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ <variable>.addr ])
        (nil)))

(jump_insn 10 9 11 2 arch/arm/kernel/unwind.c:110 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { }
;;   UD chains for insn luid 3 uid 8
;;      reg 138 { }
;;   UD chains for insn luid 4 uid 9
;;      reg 137 { }
;;      reg 140 { }
;;   UD chains for insn luid 5 uid 10
;;      reg 24 { }


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0] 1 [r1] 139
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 11 10 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 11 14 3 arch/arm/kernel/unwind.c:111 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11075fa0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11075fa0>)
        (nil)))

(insn 14 13 15 3 arch/arm/kernel/unwind.c:111 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ addr ])
        (nil)))

(call_insn 15 14 16 3 arch/arm/kernel/unwind.c:111 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 16 15 19 3 arch/arm/kernel/unwind.c:112 (set (reg/v/f:SI 139 [ last ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 14
;;      reg 137 { }
;;   UD chains for insn luid 2 uid 15
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 19 16 20 4 28 "" [1 uses])

(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 4 arch/arm/kernel/unwind.c:113 (set (reg:SI 142 [ <variable>.addr ])
        (mem/s/j:SI (reg/v/f:SI 139 [ last ]) [0 <variable>.addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 4 arch/arm/kernel/unwind.c:113 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ addr ])
            (reg:SI 142 [ <variable>.addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ <variable>.addr ])
        (nil)))

(jump_insn 23 22 48 4 arch/arm/kernel/unwind.c:113 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 4 -> ( 8 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 21
;;      reg 139 { }
;;   UD chains for insn luid 1 uid 22
;;      reg 137 { }
;;      reg 142 { }
;;   UD chains for insn luid 2 uid 23
;;      reg 24 { }


;; Succ edge  8 [39.0%] 
;; Succ edge  6 [61.0%]  (fallthru)

;; Start of basic block ( 9) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; lr  def 	 24 [cc] 135 138 139 143 145 146 147 148 149
;; live  in  	 138 139
;; live  gen 	 24 [cc] 135 138 139 143 145 146 147 148 149
;; live  kill	
;; rd  in  	(11)
3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;; rd  gen 	(10)
2, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  kill	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12

;; Pred edge  9 [95.5%] 
(code_label 48 23 27 5 32 "" [1 uses])

(note 27 48 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 5 arch/arm/kernel/unwind.c:117 (set (reg:SI 143)
        (minus:SI (reg/v/f:SI 139 [ last ])
            (reg/v/f:SI 138 [ first ]))) 28 {*arm_subsi3_insn} (nil))

(insn 29 28 30 5 arch/arm/kernel/unwind.c:117 (set (reg:SI 145)
        (ashiftrt:SI (reg:SI 143)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (div:SI (reg:SI 143)
                (const_int 8 [0x8]))
            (nil))))

(insn 30 29 31 5 arch/arm/kernel/unwind.c:117 (set (reg:SI 146)
        (plus:SI (reg:SI 145)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 31 30 32 5 arch/arm/kernel/unwind.c:117 (set (reg:SI 147)
        (ashiftrt:SI (reg:SI 146)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 32 31 33 5 arch/arm/kernel/unwind.c:117 (set (reg:SI 148)
        (ashift:SI (reg:SI 147)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 33 32 36 5 arch/arm/kernel/unwind.c:117 (set (reg/v/f:SI 135 [ mid ])
        (plus:SI (reg/v/f:SI 138 [ first ])
            (reg:SI 148))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 36 33 37 5 arch/arm/kernel/unwind.c:119 (set (reg:SI 149 [ <variable>.addr ])
        (mem/s/j:SI (reg/v/f:SI 135 [ mid ]) [0 <variable>.addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 71 5 arch/arm/kernel/unwind.c:119 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ addr ])
            (reg:SI 149 [ <variable>.addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ <variable>.addr ])
        (nil)))

(insn 71 37 72 5 arch/arm/kernel/unwind.c:117 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ addr ])
            (reg:SI 149 [ <variable>.addr ]))) 219 {*arm_cmpsi_insn} (nil))

(insn 72 71 73 5 arch/arm/kernel/unwind.c:117 (set (reg/v/f:SI 139 [ last ])
        (if_then_else:SI (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 139 [ last ])
            (reg/v/f:SI 135 [ mid ]))) 240 {*movsicc_insn} (nil))

(insn 73 72 74 5 arch/arm/kernel/unwind.c:117 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ addr ])
            (reg:SI 149 [ <variable>.addr ]))) 219 {*arm_cmpsi_insn} (nil))

(insn 74 73 70 5 arch/arm/kernel/unwind.c:117 (set (reg/v/f:SI 138 [ first ])
        (if_then_else:SI (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 135 [ mid ])
            (reg/v/f:SI 138 [ first ]))) 240 {*movsicc_insn} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 138 139
;; rd  out 	(11)
2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 28
;;      reg 138 { d5(bb 5 insn 74) }
;;      reg 139 { d6(bb 5 insn 72) }
;;   UD chains for insn luid 1 uid 29
;;      reg 143 { d7(bb 5 insn 28) }
;;   eq_note reg 143 { d7(bb 5 insn 28) }
;;   UD chains for insn luid 2 uid 30
;;      reg 145 { d8(bb 5 insn 29) }
;;   UD chains for insn luid 3 uid 31
;;      reg 146 { d9(bb 5 insn 30) }
;;   UD chains for insn luid 4 uid 32
;;      reg 147 { d10(bb 5 insn 31) }
;;   UD chains for insn luid 5 uid 33
;;      reg 138 { d5(bb 5 insn 74) }
;;      reg 148 { d11(bb 5 insn 32) }
;;   UD chains for insn luid 6 uid 36
;;      reg 135 { d4(bb 5 insn 33) }
;;   UD chains for insn luid 7 uid 37
;;      reg 137 { }
;;      reg 149 { d12(bb 5 insn 36) }
;;   UD chains for insn luid 8 uid 71
;;      reg 137 { }
;;      reg 149 { d12(bb 5 insn 36) }
;;   UD chains for insn luid 9 uid 72
;;      reg 24 { d1(bb 5 insn 71) }
;;      reg 135 { d4(bb 5 insn 33) }
;;      reg 139 { d6(bb 5 insn 72) }
;;   UD chains for insn luid 10 uid 73
;;      reg 137 { }
;;      reg 149 { d12(bb 5 insn 36) }
;;   UD chains for insn luid 11 uid 74
;;      reg 24 { d2(bb 5 insn 73) }
;;      reg 135 { d4(bb 5 insn 33) }
;;      reg 138 { d5(bb 5 insn 74) }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  gen 	
;; live  kill	

;; Pred edge  4 [61.0%]  (fallthru)
(note 70 74 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139
;; lr  def 	 24 [cc] 150
;; live  in  	 138 139
;; live  gen 	 24 [cc] 150
;; live  kill	
;; rd  in  	(11)
2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;; rd  gen 	(2)
3, 13
;; rd  kill	(5)
0, 1, 2, 3, 13

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
(note 75 70 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 49 75 50 9 arch/arm/kernel/unwind.c:116 discrim 1 (set (reg/f:SI 150)
        (plus:SI (reg/v/f:SI 139 [ last ])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 50 49 51 9 arch/arm/kernel/unwind.c:116 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 138 [ first ])
            (reg/f:SI 150))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 150)
        (nil)))

(jump_insn 51 50 52 9 arch/arm/kernel/unwind.c:116 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 9 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 138 139
;; rd  out 	(11)
3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 49
;;      reg 139 { d6(bb 5 insn 72) }
;;   UD chains for insn luid 1 uid 50
;;      reg 138 { d5(bb 5 insn 74) }
;;      reg 150 { d13(bb 9 insn 49) }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { d3(bb 9 insn 50) }


;; Succ edge  5 [95.5%] 
;; Succ edge  7 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 9) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 139
;; live  kill	

;; Pred edge  9 [4.5%]  (fallthru,loop_exit)
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 7 arch/arm/kernel/unwind.c:116 discrim 1 (set (reg/v/f:SI 139 [ last ])
        (reg/v/f:SI 138 [ first ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ first ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 53
;;      reg 138 { }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [39.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 54 53 55 8 29 "" [1 uses])

(note 55 54 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 60 55 66 8 arch/arm/kernel/unwind.c:126 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 139 [ last ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ last ])
        (nil)))

(insn 66 60 0 8 arch/arm/kernel/unwind.c:126 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 60
;;      reg 139 { }
;;   UD chains for insn luid 1 uid 66
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******


search_index

Dataflow summary:
def_info->table_size = 14, use_info->table_size = 86
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d,2u} r2={2d,1u} r3={2d} r11={1d,9u} r12={2d} r13={1d,10u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={7d,5u} r25={1d,9u} r26={1d,8u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,3u} r137={1d,6u} r138={2d,6u} r139={4d,5u} r140={1d,1u} r142={1d,1u} r143={1d,1u,1d} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,3u} r150={1d,1u} 
;;    total ref usage 234{153d,80u,1e} in 31{30 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3
24[0,4] 135[4,1] 138[5,1] 139[6,1] 143[7,1] 145[8,1] 146[9,1] 147[10,1] 148[11,1] 149[12,1] 150[13,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 138 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 138 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/unwind.c:107 (set (reg/v:SI 137 [ addr ])
        (reg:SI 0 r0 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ addr ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/unwind.c:107 (set (reg/v/f:SI 138 [ first ])
        (reg:SI 1 r1 [ first ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ first ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/unwind.c:107 (set (reg/v/f:SI 139 [ last ])
        (reg:SI 2 r2 [ last ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ last ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/unwind.c:110 (set (reg:SI 140 [ <variable>.addr ])
        (mem/s/j:SI (reg/v/f:SI 138 [ first ]) [0 <variable>.addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/unwind.c:110 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ addr ])
            (reg:SI 140 [ <variable>.addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ <variable>.addr ])
        (nil)))

(jump_insn 10 9 11 2 arch/arm/kernel/unwind.c:110 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 2 uid 4
;;      reg 2 { }
;;   UD chains for insn luid 3 uid 8
;;      reg 138 { }
;;   UD chains for insn luid 4 uid 9
;;      reg 137 { }
;;      reg 140 { }
;;   UD chains for insn luid 5 uid 10
;;      reg 24 { }


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0] 1 [r1] 139
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 11 10 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 11 14 3 arch/arm/kernel/unwind.c:111 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11075fa0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11075fa0>)
        (nil)))

(insn 14 13 15 3 arch/arm/kernel/unwind.c:111 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ addr ])
        (nil)))

(call_insn 15 14 16 3 arch/arm/kernel/unwind.c:111 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 16 15 19 3 arch/arm/kernel/unwind.c:112 (set (reg/v/f:SI 139 [ last ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 14
;;      reg 137 { }
;;   UD chains for insn luid 2 uid 15
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 19 16 20 4 28 "" [1 uses])

(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 4 arch/arm/kernel/unwind.c:113 (set (reg:SI 142 [ <variable>.addr ])
        (mem/s/j:SI (reg/v/f:SI 139 [ last ]) [0 <variable>.addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 4 arch/arm/kernel/unwind.c:113 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ addr ])
            (reg:SI 142 [ <variable>.addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ <variable>.addr ])
        (nil)))

(jump_insn 23 22 48 4 arch/arm/kernel/unwind.c:113 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 4 -> ( 8 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 21
;;      reg 139 { }
;;   UD chains for insn luid 1 uid 22
;;      reg 137 { }
;;      reg 142 { }
;;   UD chains for insn luid 2 uid 23
;;      reg 24 { }


;; Succ edge  8 [39.0%] 
;; Succ edge  6 [61.0%]  (fallthru)

;; Start of basic block ( 9) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; lr  def 	 24 [cc] 135 138 139 143 145 146 147 148 149
;; live  in  	 138 139
;; live  gen 	 24 [cc] 135 138 139 143 145 146 147 148 149
;; live  kill	
;; rd  in  	(11)
3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;; rd  gen 	(10)
2, 4, 5, 6, 7, 8, 9, 10, 11, 12
;; rd  kill	(13)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12

;; Pred edge  9 [95.5%] 
(code_label 48 23 27 5 32 "" [1 uses])

(note 27 48 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 5 arch/arm/kernel/unwind.c:117 (set (reg:SI 143)
        (minus:SI (reg/v/f:SI 139 [ last ])
            (reg/v/f:SI 138 [ first ]))) 28 {*arm_subsi3_insn} (nil))

(insn 29 28 30 5 arch/arm/kernel/unwind.c:117 (set (reg:SI 145)
        (ashiftrt:SI (reg:SI 143)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (div:SI (reg:SI 143)
                (const_int 8 [0x8]))
            (nil))))

(insn 30 29 31 5 arch/arm/kernel/unwind.c:117 (set (reg:SI 146)
        (plus:SI (reg:SI 145)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 31 30 32 5 arch/arm/kernel/unwind.c:117 (set (reg:SI 147)
        (ashiftrt:SI (reg:SI 146)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 32 31 33 5 arch/arm/kernel/unwind.c:117 (set (reg:SI 148)
        (ashift:SI (reg:SI 147)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 33 32 36 5 arch/arm/kernel/unwind.c:117 (set (reg/v/f:SI 135 [ mid ])
        (plus:SI (reg/v/f:SI 138 [ first ])
            (reg:SI 148))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 36 33 37 5 arch/arm/kernel/unwind.c:119 (set (reg:SI 149 [ <variable>.addr ])
        (mem/s/j:SI (reg/v/f:SI 135 [ mid ]) [0 <variable>.addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 71 5 arch/arm/kernel/unwind.c:119 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ addr ])
            (reg:SI 149 [ <variable>.addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ <variable>.addr ])
        (nil)))

(insn 71 37 72 5 arch/arm/kernel/unwind.c:117 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ addr ])
            (reg:SI 149 [ <variable>.addr ]))) 219 {*arm_cmpsi_insn} (nil))

(insn 72 71 73 5 arch/arm/kernel/unwind.c:117 (set (reg/v/f:SI 139 [ last ])
        (if_then_else:SI (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 139 [ last ])
            (reg/v/f:SI 135 [ mid ]))) 240 {*movsicc_insn} (nil))

(insn 73 72 74 5 arch/arm/kernel/unwind.c:117 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ addr ])
            (reg:SI 149 [ <variable>.addr ]))) 219 {*arm_cmpsi_insn} (nil))

(insn 74 73 70 5 arch/arm/kernel/unwind.c:117 (set (reg/v/f:SI 138 [ first ])
        (if_then_else:SI (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 135 [ mid ])
            (reg/v/f:SI 138 [ first ]))) 240 {*movsicc_insn} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 138 139
;; rd  out 	(11)
2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 28
;;      reg 138 { d5(bb 5 insn 74) }
;;      reg 139 { d6(bb 5 insn 72) }
;;   UD chains for insn luid 1 uid 29
;;      reg 143 { d7(bb 5 insn 28) }
;;   eq_note reg 143 { d7(bb 5 insn 28) }
;;   UD chains for insn luid 2 uid 30
;;      reg 145 { d8(bb 5 insn 29) }
;;   UD chains for insn luid 3 uid 31
;;      reg 146 { d9(bb 5 insn 30) }
;;   UD chains for insn luid 4 uid 32
;;      reg 147 { d10(bb 5 insn 31) }
;;   UD chains for insn luid 5 uid 33
;;      reg 138 { d5(bb 5 insn 74) }
;;      reg 148 { d11(bb 5 insn 32) }
;;   UD chains for insn luid 6 uid 36
;;      reg 135 { d4(bb 5 insn 33) }
;;   UD chains for insn luid 7 uid 37
;;      reg 137 { }
;;      reg 149 { d12(bb 5 insn 36) }
;;   UD chains for insn luid 8 uid 71
;;      reg 137 { }
;;      reg 149 { d12(bb 5 insn 36) }
;;   UD chains for insn luid 9 uid 72
;;      reg 24 { d1(bb 5 insn 71) }
;;      reg 135 { d4(bb 5 insn 33) }
;;      reg 139 { d6(bb 5 insn 72) }
;;   UD chains for insn luid 10 uid 73
;;      reg 137 { }
;;      reg 149 { d12(bb 5 insn 36) }
;;   UD chains for insn luid 11 uid 74
;;      reg 24 { d2(bb 5 insn 73) }
;;      reg 135 { d4(bb 5 insn 33) }
;;      reg 138 { d5(bb 5 insn 74) }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  gen 	
;; live  kill	

;; Pred edge  4 [61.0%]  (fallthru)
(note 70 74 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139
;; lr  def 	 24 [cc] 150
;; live  in  	 138 139
;; live  gen 	 24 [cc] 150
;; live  kill	
;; rd  in  	(11)
2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;; rd  gen 	(2)
3, 13
;; rd  kill	(5)
0, 1, 2, 3, 13

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
(note 75 70 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 49 75 50 9 arch/arm/kernel/unwind.c:116 discrim 1 (set (reg/f:SI 150)
        (plus:SI (reg/v/f:SI 139 [ last ])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 50 49 51 9 arch/arm/kernel/unwind.c:116 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 138 [ first ])
            (reg/f:SI 150))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 150)
        (nil)))

(jump_insn 51 50 52 9 arch/arm/kernel/unwind.c:116 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 9 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139
;; live  out 	 138 139
;; rd  out 	(11)
3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 49
;;      reg 139 { d6(bb 5 insn 72) }
;;   UD chains for insn luid 1 uid 50
;;      reg 138 { d5(bb 5 insn 74) }
;;      reg 150 { d13(bb 9 insn 49) }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { d3(bb 9 insn 50) }


;; Succ edge  5 [95.5%] 
;; Succ edge  7 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 9) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 139
;; live  kill	

;; Pred edge  9 [4.5%]  (fallthru,loop_exit)
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 7 arch/arm/kernel/unwind.c:116 discrim 1 (set (reg/v/f:SI 139 [ last ])
        (reg/v/f:SI 138 [ first ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ first ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 53
;;      reg 138 { }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [39.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 54 53 55 8 29 "" [1 uses])

(note 55 54 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 60 55 66 8 arch/arm/kernel/unwind.c:126 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 139 [ last ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ last ])
        (nil)))

(insn 66 60 0 8 arch/arm/kernel/unwind.c:126 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 60
;;      reg 139 { }
;;   UD chains for insn luid 1 uid 66
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function unwind_get_byte (unwind_get_byte)[0:856]



unwind_get_byte

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r11={1d,7u} r12={2d} r13={1d,8u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,7u} r26={1d,6u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={2d,1u} r134={1d,3u} r135={1d,2u} r137={1d,7u} r138={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} 
;;    total ref usage 201{144d,57u,0e} in 25{24 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/unwind.c:162 (set (reg/v/f:SI 137 [ ctrl ])
        (reg:SI 0 r0 [ ctrl ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ ctrl ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/unwind.c:165 (set (reg:SI 138 [ <variable>.entries ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ ctrl ])
                (const_int 68 [0x44])) [0 <variable>.entries+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/unwind.c:165 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ <variable>.entries ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/unwind.c:165 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 arch/arm/kernel/unwind.c:166 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x110e3b80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x110e3b80>)
        (nil)))

(call_insn 12 11 13 3 arch/arm/kernel/unwind.c:166 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 13 12 16 3 arch/arm/kernel/unwind.c:167 (set (reg/v:SI 133 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 133 134 135 140 141 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138
;; live  gen 	 24 [cc] 133 134 135 140 141 142
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 16 13 17 4 38 "" [1 uses])

(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 arch/arm/kernel/unwind.c:170 (set (reg/f:SI 135 [ D.15480 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ ctrl ])
                (const_int 64 [0x40])) [0 <variable>.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/unwind.c:170 (set (reg:SI 134 [ D.15482 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ ctrl ])
                (const_int 72 [0x48])) [0 <variable>.byte+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 4 arch/arm/kernel/unwind.c:170 (set (reg:SI 140)
        (ashift:SI (reg:SI 134 [ D.15482 ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 21 20 22 4 arch/arm/kernel/unwind.c:170 (set (reg:SI 142)
        (mem:SI (reg/f:SI 135 [ D.15480 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 4 arch/arm/kernel/unwind.c:170 (set (reg:SI 141)
        (lshiftrt:SI (reg:SI 142)
            (reg:SI 140))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg:SI 140)
            (nil))))

(insn 23 22 24 4 arch/arm/kernel/unwind.c:170 (set (reg/v:SI 133 [ ret ])
        (and:SI (reg:SI 141)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 24 23 25 4 arch/arm/kernel/unwind.c:172 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.15482 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 25 24 26 4 arch/arm/kernel/unwind.c:172 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138


;; Succ edge  5 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138
;; lr  def 	 143 145 146
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 137 138
;; live  gen 	 143 145 146
;; live  kill	

;; Pred edge  4 [39.0%]  (fallthru)
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 28 5 arch/arm/kernel/unwind.c:173 (set (reg/f:SI 143)
        (plus:SI (reg/f:SI 135 [ D.15480 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 135 [ D.15480 ])
        (nil)))

(insn 28 27 30 5 arch/arm/kernel/unwind.c:173 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ ctrl ])
                (const_int 64 [0x40])) [0 <variable>.insn+0 S4 A32])
        (reg/f:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143)
        (nil)))

(insn 30 28 31 5 arch/arm/kernel/unwind.c:174 (set (reg:SI 145)
        (plus:SI (reg:SI 138 [ <variable>.entries ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 138 [ <variable>.entries ])
        (nil)))

(insn 31 30 32 5 arch/arm/kernel/unwind.c:174 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ ctrl ])
                (const_int 68 [0x44])) [0 <variable>.entries+0 S4 A32])
        (reg:SI 145)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 32 31 33 5 arch/arm/kernel/unwind.c:175 (set (reg:SI 146)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 36 5 arch/arm/kernel/unwind.c:175 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ ctrl ])
                (const_int 72 [0x48])) [0 <variable>.byte+0 S4 A32])
        (reg:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ ctrl ])
            (expr_list:REG_EQUAL (const_int 3 [0x3])
                (nil)))))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137
;; live  gen 	 147
;; live  kill	

;; Pred edge  4 [61.0%] 
(code_label 36 33 37 6 40 "" [1 uses])

(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 6 arch/arm/kernel/unwind.c:177 (set (reg:SI 147)
        (plus:SI (reg:SI 134 [ D.15482 ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 134 [ D.15482 ])
        (nil)))

(insn 39 38 40 6 arch/arm/kernel/unwind.c:177 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ ctrl ])
                (const_int 72 [0x48])) [0 <variable>.byte+0 S4 A32])
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ ctrl ])
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 6 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 40 39 41 7 39 "" [0 uses])

(note 41 40 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 46 41 52 7 arch/arm/kernel/unwind.c:180 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ ret ])
        (nil)))

(insn 52 46 0 7 arch/arm/kernel/unwind.c:180 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function unwind_frame (unwind_frame)[0:858]

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 34, 35, 36, 76
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 10 ( 0.13)
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 11 ( 0.14)
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 11 ( 0.14)


starting region dump


unwind_frame

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,121u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} 
;;    total ref usage 2733{2079d,644u,10e} in 284{268 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 140[2,1] 147[3,1] 148[4,1] 227[5,1] 228[6,1] 

( 76 33 )->[34]->( 35 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 227
;; live  in  	 140 147 148
;; live  gen 	 24 [cc] 227
;; live  kill	
;; rd  in  	(6)
1, 2, 3, 4, 5, 6
;; rd  gen 	(2)
0, 5
;; rd  kill	(3)
0, 1, 5
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;; rd  out 	(6)
0, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 250
;;      reg 147 { d3(bb 36 insn 259) }
;;   UD chains for insn luid 1 uid 251
;;      reg 227 { d5(bb 34 insn 250) }
;;   UD chains for insn luid 2 uid 252
;;      reg 24 { d0(bb 34 insn 251) }

( 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148
;; lr  def 	 148 228
;; live  in  	 140 147 148
;; live  gen 	 148 228
;; live  kill	
;; rd  in  	(6)
0, 2, 3, 4, 5, 6
;; rd  gen 	(2)
4, 6
;; rd  kill	(2)
4, 6
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;; rd  out 	(6)
0, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 254
;;      reg 148 { d4(bb 35 insn 256) }
;;   UD chains for insn luid 1 uid 255
;;      reg 140 { d2(bb 36 insn 260) }
;;      reg 228 { d6(bb 35 insn 254) }
;;   UD chains for insn luid 2 uid 256
;;      reg 148 { d4(bb 35 insn 256) }

( 34 35 )->[36]->( 76 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  def 	 24 [cc] 140 147
;; live  in  	 140 147 148
;; live  gen 	 24 [cc] 140 147
;; live  kill	
;; rd  in  	(6)
0, 2, 3, 4, 5, 6
;; rd  gen 	(3)
1, 2, 3
;; rd  kill	(4)
0, 1, 2, 3
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;; rd  out 	(6)
1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 259
;;      reg 147 { d3(bb 36 insn 259) }
;;   UD chains for insn luid 1 uid 260
;;      reg 140 { d2(bb 36 insn 260) }
;;   UD chains for insn luid 2 uid 262
;;      reg 147 { d3(bb 36 insn 259) }
;;   UD chains for insn luid 3 uid 263
;;      reg 24 { d1(bb 36 insn 262) }

( 36 )->[76]->( 34 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 140 147 148
;; live  gen 	
;; live  kill	
;; rd  in  	(6)
1, 2, 3, 4, 5, 6
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;; rd  out 	(6)
1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

*****starting processing of loop  ******


unwind_frame

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,121u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} 
;;    total ref usage 2733{2079d,644u,10e} in 284{268 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 140[2,1] 147[3,1] 148[4,1] 227[5,1] 228[6,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 173 175 176 177 178
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 165 166 173 175 176 177 178
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/unwind.c:275 (set (reg/v/f:SI 175 [ frame ])
        (reg:SI 0 r0 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ frame ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/unwind.c:281 (set (reg/v:SI 165 [ low ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 177)
        (plus:SI (reg/v:SI 165 [ low ])
            (const_int 8128 [0x1fc0]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 176)
        (plus:SI (reg:SI 177)
            (const_int 63 [0x3f]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 165 [ low ])
                (const_int 8191 [0x1fff]))
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 178)
        (and:SI (reg:SI 176)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/unwind.c:282 (set (reg/v:SI 166 [ high ])
        (and:SI (reg:SI 178)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (and:SI (reg:SI 176)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 12 11 13 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 13 12 14 2 arch/arm/kernel/unwind.c:287 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_text_address") [flags 0x41] <function_decl 0x10a58300 kernel_text_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 173 [ D.15618 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/unwind.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173 [ D.15618 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 173 [ D.15618 ])
        (nil)))

(jump_insn 16 15 17 2 arch/arm/kernel/unwind.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 72 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 165 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 177 { }
;;   eq_note reg 165 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 176 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 178 { }
;;   eq_note reg 176 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 0 { }
;;   UD chains for insn luid 9 uid 15
;;      reg 173 { }
;;   UD chains for insn luid 10 uid 16
;;      reg 24 { }


;; Succ edge  72 [61.0%] 
;; Succ edge  3 [39.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 137 155
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/kernel/unwind.c:290 (set (reg:SI 137 [ temp.525 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 21 3 arch/arm/kernel/unwind.c:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_kernel_text") [flags 0x41] <function_decl 0x10a58180 core_kernel_text>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 21 20 22 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 155 [ D.15905 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 22 21 23 3 arch/arm/kernel/unwind.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155 [ D.15905 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.15905 ])
        (nil)))

(jump_insn 23 22 24 3 arch/arm/kernel/unwind.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 18
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 19
;;      reg 137 { }
;;   UD chains for insn luid 2 uid 20
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 21
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 22
;;      reg 155 { }
;;   UD chains for insn luid 5 uid 23
;;      reg 24 { }


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 164
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%]  (fallthru)
(note 24 23 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 27 24 28 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 28 27 29 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 1 r1)
        (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 2 r2)
        (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))
        (nil)))

(call_insn 30 29 31 4 arch/arm/kernel/unwind.c:137 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 31 30 34 4 arch/arm/kernel/unwind.c:137 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 4 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 27
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 30
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 31
;;      reg 0 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 158 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 157 158 182
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%] 
(code_label 34 31 35 5 46 "" [1 uses])

(note 35 34 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 5 arch/arm/kernel/unwind.c:143 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(call_insn 38 37 39 5 arch/arm/kernel/unwind.c:143 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10ad9d00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 39 38 40 5 arch/arm/kernel/unwind.c:143 (set (reg/v:SI 157 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 40 39 41 5 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 81 5 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j/c:SI (reg/f:SI 182) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
            (nil))))
;; End of basic block 5 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 38
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 39
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 41
;;      reg 182 { }


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 24 [cc] 183
;; live  kill	

;; Pred edge  10 [95.5%] 
(code_label 81 41 44 6 51 "" [1 uses])

(note 44 81 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 6 arch/arm/kernel/unwind.c:145 (set (reg:SI 183 [ <variable>.begin_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 16 [0x10])) [0 <variable>.begin_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 6 arch/arm/kernel/unwind.c:145 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 183 [ <variable>.begin_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183 [ <variable>.begin_addr ])
        (nil)))

(jump_insn 47 46 48 6 arch/arm/kernel/unwind.c:145 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 45
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 46
;;      reg 137 { }
;;      reg 183 { }
;;   UD chains for insn luid 2 uid 47
;;      reg 24 { }


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 24 [cc] 184
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 7 arch/arm/kernel/unwind.c:146 (set (reg:SI 184 [ <variable>.end_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 20 [0x14])) [0 <variable>.end_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 7 arch/arm/kernel/unwind.c:146 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 184 [ <variable>.end_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184 [ <variable>.end_addr ])
        (nil)))

(jump_insn 51 50 52 7 arch/arm/kernel/unwind.c:146 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 49
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 50
;;      reg 137 { }
;;      reg 184 { }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { }


;; Succ edge  8 [4.5%]  (fallthru,loop_exit)
;; Succ edge  9 [95.5%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158 190
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 161 162 164 185 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 160 161 162 164 185 186
;; live  kill	 14 [lr]

;; Pred edge  7 [4.5%]  (fallthru,loop_exit)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 186 [ <variable>.stop ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 12 [0xc])) [0 <variable>.stop+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 185)
        (plus:SI (reg/f:SI 186 [ <variable>.stop ])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 186 [ <variable>.stop ])
        (nil)))

(insn 55 54 56 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 56 55 57 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 8 [0x8])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 2 r2)
        (reg/f:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 185)
        (nil)))

(call_insn 58 57 59 8 arch/arm/kernel/unwind.c:147 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 59 58 60 8 arch/arm/kernel/unwind.c:147 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 60 59 61 8 include/linux/list.h:101 (set (reg/f:SI 161 [ D.15897 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 8 include/linux/list.h:101 (set (reg/f:SI 162 [ D.15896 ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 8 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ D.15896 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 161 [ D.15897 ])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 65 8 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 161 [ D.15897 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 162 [ D.15896 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 162 [ D.15896 ])
        (expr_list:REG_DEAD (reg/f:SI 161 [ D.15897 ])
            (nil))))

(insn 65 63 66 8 include/linux/list.h:62 (set (reg/f:SI 160 [ D.15898 ])
        (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
        (nil)))

(insn 66 65 67 8 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 160 [ D.15898 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 69 8 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])
        (reg/f:SI 160 [ D.15898 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 160 [ D.15898 ])
        (nil)))

(insn 69 67 71 8 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/f:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 71 69 74 8 include/linux/list.h:44 (set (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v/f:SI 158 [ table ])
            (nil))))
;; End of basic block 8 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 53
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 54
;;      reg 186 { }
;;   UD chains for insn luid 2 uid 55
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 56
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 57
;;      reg 185 { }
;;   UD chains for insn luid 5 uid 58
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 59
;;      reg 0 { }
;;   UD chains for insn luid 7 uid 60
;;      reg 158 { }
;;   UD chains for insn luid 8 uid 61
;;      reg 158 { }
;;   UD chains for insn luid 9 uid 62
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 10 uid 63
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 11 uid 65
;;      reg 190 { }
;;   UD chains for insn luid 12 uid 66
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 13 uid 67
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 14 uid 69
;;      reg 158 { }
;;      reg 190 { }
;;   UD chains for insn luid 15 uid 71
;;      reg 158 { }
;;      reg 190 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  gen 	 158
;; live  kill	

;; Pred edge  6 [50.0%] 
;; Pred edge  7 [95.5%] 
(code_label 74 71 75 9 49 "" [2 uses])

(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 78 9 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 76
;;      reg 158 { }


;; Succ edge  10 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  gen 	 24 [cc] 190
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru,dfs_back)
(code_label 78 76 79 10 48 "" [0 uses])

(note 79 78 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 79 83 10 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 10 arch/arm/kernel/unwind.c:144 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 158 [ table ])
            (reg/f:SI 190))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 158 [ table ])
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
        (nil)))

(jump_insn 84 83 85 10 arch/arm/kernel/unwind.c:144 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 10 -> ( 6 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 83
;;      reg 158 { }
;;      reg 190 { }
;;   eq_note reg 158 { }
;;   UD chains for insn luid 2 uid 84
;;      reg 24 { }


;; Succ edge  6 [95.5%] 
;; Succ edge  11 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; live  gen 	 164
;; live  kill	

;; Pred edge  10 [4.5%]  (fallthru,loop_exit)
(note 85 84 86 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 11 arch/arm/kernel/unwind.c:130 (set (reg/v/f:SI 164 [ idx ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 87 86 88 12 50 "" [0 uses])

(note 88 87 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 88 91 12 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 91 90 92 12 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 157 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ flags ])
        (nil)))

(call_insn 92 91 93 12 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10aef080 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 91
;;      reg 157 { }
;;   UD chains for insn luid 2 uid 92
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 4 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 93 92 94 13 47 "" [0 uses])

(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 13 arch/arm/kernel/unwind.c:291 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 164 [ idx ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 96 95 97 13 arch/arm/kernel/unwind.c:291 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 105)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 95
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 96
;;      reg 24 { }


;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  15 [100.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  13 [0.0%]  (fallthru)
(note 97 96 99 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 99 97 100 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)
        (nil)))

(insn 100 99 101 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
        (nil)))

(call_insn 101 100 102 14 arch/arm/kernel/unwind.c:292 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 102 101 105 14 arch/arm/kernel/unwind.c:293 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 100
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 101
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 175
;; lr  def 	 24 [cc] 172 193 194 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc] 172 193 194 195 196
;; live  kill	

;; Pred edge  13 [100.0%] 
(code_label 105 102 106 15 52 "" [1 uses])

(note 106 105 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 15 arch/arm/kernel/unwind.c:296 (set (reg:SI 193 [ <variable>.fp ])
        (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 15 arch/arm/kernel/unwind.c:296 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])
        (reg:SI 193 [ <variable>.fp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ <variable>.fp ])
        (nil)))

(insn 109 108 110 15 arch/arm/kernel/unwind.c:297 (set (reg:SI 194 [ <variable>.sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 15 arch/arm/kernel/unwind.c:297 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 194 [ <variable>.sp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 194 [ <variable>.sp ])
        (nil)))

(insn 111 110 112 15 arch/arm/kernel/unwind.c:298 (set (reg:SI 195 [ <variable>.lr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 15 arch/arm/kernel/unwind.c:298 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 195 [ <variable>.lr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 195 [ <variable>.lr ])
        (nil)))

(insn 113 112 114 15 arch/arm/kernel/unwind.c:299 (set (reg:SI 196)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 15 arch/arm/kernel/unwind.c:299 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 115 114 116 15 arch/arm/kernel/unwind.c:301 (set (reg:SI 172 [ D.15626 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 164 [ idx ])
                (const_int 4 [0x4])) [0 <variable>.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 15 arch/arm/kernel/unwind.c:301 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 117 116 118 15 arch/arm/kernel/unwind.c:301 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 15 -> ( 72 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 107
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 108
;;      reg 25 { }
;;      reg 193 { }
;;   UD chains for insn luid 2 uid 109
;;      reg 175 { }
;;   UD chains for insn luid 3 uid 110
;;      reg 25 { }
;;      reg 194 { }
;;   UD chains for insn luid 4 uid 111
;;      reg 175 { }
;;   UD chains for insn luid 5 uid 112
;;      reg 25 { }
;;      reg 195 { }
;;   UD chains for insn luid 7 uid 114
;;      reg 25 { }
;;      reg 196 { }
;;   UD chains for insn luid 8 uid 115
;;      reg 164 { }
;;   UD chains for insn luid 9 uid 116
;;      reg 172 { }
;;   UD chains for insn luid 10 uid 117
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  16 [80.1%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u158(11){ }u159(13){ }u160(25){ }u161(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  15 [80.1%]  (fallthru)
(note 118 117 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 120 118 121 16 arch/arm/kernel/unwind.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 16 arch/arm/kernel/unwind.c:304 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 130)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 120
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 24 { }


;; Succ edge  17 [73.0%]  (fallthru)
;; Succ edge  18 [27.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 197 198 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 197 198 199 200
;; live  kill	

;; Pred edge  16 [73.0%]  (fallthru)
(note 122 121 123 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 197)
        (ashift:SI (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 124 123 125 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 198)
        (ashiftrt:SI (reg:SI 197)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 125 124 126 17 arch/arm/kernel/unwind.c:306 (set (reg/f:SI 199)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 126 125 127 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 200)
        (plus:SI (reg:SI 198)
            (reg/f:SI 199))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_DEAD (reg:SI 198)
            (nil))))

(insn 127 126 130 17 arch/arm/kernel/unwind.c:306 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 123
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 124
;;      reg 197 { }
;;   UD chains for insn luid 2 uid 125
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 126
;;      reg 198 { }
;;      reg 199 { }
;;   UD chains for insn luid 4 uid 127
;;      reg 25 { }
;;      reg 200 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc] 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc] 201
;; live  kill	

;; Pred edge  16 [27.0%] 
(code_label 130 127 131 18 54 "" [1 uses])

(note 131 130 132 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 18 arch/arm/kernel/unwind.c:307 (set (reg:SI 201)
        (and:SI (reg:SI 172 [ D.15626 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 133 132 134 18 arch/arm/kernel/unwind.c:307 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 134 133 135 18 arch/arm/kernel/unwind.c:307 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 132
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 133
;;      reg 201 { }
;;   UD chains for insn luid 2 uid 134
;;      reg 24 { }


;; Succ edge  19 [100.0%]  (fallthru)
;; Succ edge  20 [0.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 202
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
(note 135 134 136 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 19 arch/arm/kernel/unwind.c:309 (set (reg/f:SI 202)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 137 136 140 19 arch/arm/kernel/unwind.c:309 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 202)
        (nil)))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 136
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 137
;;      reg 25 { }
;;      reg 202 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  18 [0.0%] 
(code_label 140 137 141 20 56 "" [1 uses])

(note 141 140 143 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 143 141 144 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)
        (nil)))

(insn 144 143 145 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 1 r1)
        (reg:SI 172 [ D.15626 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 145 144 146 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 2 r2)
        (reg/v/f:SI 164 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(call_insn 146 145 147 20 arch/arm/kernel/unwind.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 147 146 150 20 arch/arm/kernel/unwind.c:313 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 144
;;      reg 172 { }
;;   UD chains for insn luid 2 uid 145
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 17 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 168 169 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 168 169 170
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 150 147 151 21 55 "" [0 uses])

(note 151 150 152 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 21 arch/arm/kernel/unwind.c:317 (set (reg/f:SI 170 [ D.15643 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 169 [ D.15644 ])
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 168 [ D.15645 ])
        (and:SI (reg:SI 169 [ D.15644 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 155 154 156 21 arch/arm/kernel/unwind.c:317 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 156 155 157 21 arch/arm/kernel/unwind.c:317 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 152
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 153
;;      reg 170 { }
;;   UD chains for insn luid 2 uid 154
;;      reg 169 { }
;;   UD chains for insn luid 3 uid 155
;;      reg 168 { }
;;   UD chains for insn luid 4 uid 156
;;      reg 24 { }


;; Succ edge  22 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 204 205
;; live  kill	

;; Pred edge  21 [28.0%]  (fallthru)
(note 157 156 158 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 22 arch/arm/kernel/unwind.c:318 (set (reg:SI 204)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 22 arch/arm/kernel/unwind.c:318 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 160 159 161 22 arch/arm/kernel/unwind.c:319 (set (reg:SI 205)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 164 22 arch/arm/kernel/unwind.c:319 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 205)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
;; End of basic block 22 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 159
;;      reg 25 { }
;;      reg 204 { }
;;   UD chains for insn luid 3 uid 161
;;      reg 25 { }
;;      reg 205 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [72.0%] 
(code_label 164 161 165 23 57 "" [1 uses])

(note 165 164 166 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 23 arch/arm/kernel/unwind.c:320 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2130706432 [0xffffffff81000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ D.15645 ])
        (nil)))

(jump_insn 167 166 168 23 arch/arm/kernel/unwind.c:320 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 166
;;      reg 168 { }
;;   UD chains for insn luid 1 uid 167
;;      reg 24 { }


;; Succ edge  24 [100.0%]  (fallthru)
;; Succ edge  25 [0.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  def 	 206 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 170 175
;; live  gen 	 206 208 209 210 211
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
(note 168 167 169 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 24 arch/arm/kernel/unwind.c:321 (set (reg:SI 206)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 172 24 arch/arm/kernel/unwind.c:321 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 172 170 173 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 209)
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(insn 173 172 174 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 208)
        (and:SI (reg:SI 209)
            (const_int 16711680 [0xff0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))

(insn 174 173 175 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 208)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 175 174 176 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 211)
        (plus:SI (reg:SI 210)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 176 175 179 24 arch/arm/kernel/unwind.c:322 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
;; End of basic block 24 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 170
;;      reg 25 { }
;;      reg 206 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 208 { }
;;   UD chains for insn luid 5 uid 175
;;      reg 210 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 25 { }
;;      reg 211 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u237(11){ }u238(13){ }u239(25){ }u240(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  23 [0.0%] 
(code_label 179 176 180 25 59 "" [1 uses])

(note 180 179 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 180 183 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)
        (nil)))

(insn 183 182 184 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 1 r1)
        (reg:SI 169 [ D.15644 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ D.15644 ])
        (nil)))

(insn 184 183 185 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 2 r2)
        (reg/f:SI 170 [ D.15643 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(call_insn 185 184 186 25 arch/arm/kernel/unwind.c:324 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 186 185 429 25 arch/arm/kernel/unwind.c:326 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 183
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 184
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 185
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 74) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u248(11){ }u249(13){ }u250(25){ }u251(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 146 213
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 141 146 213
;; live  kill	 14 [lr]

;; Pred edge  74 [97.8%] 
(code_label 429 186 189 26 80 "" [1 uses])

(note 189 429 190 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 191 26 arch/arm/kernel/unwind.c:187 (set (reg/f:SI 213)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 191 190 192 26 arch/arm/kernel/unwind.c:187 (set (reg:SI 0 r0)
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 192 191 193 26 arch/arm/kernel/unwind.c:187 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 193 192 194 26 arch/arm/kernel/unwind.c:187 (set (reg/v:SI 146 [ insn ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 194 193 195 26 arch/arm/kernel/unwind.c:191 (set (reg:SI 141 [ D.15954 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 192 [0xc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 195 194 196 26 arch/arm/kernel/unwind.c:191 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 196 195 197 26 arch/arm/kernel/unwind.c:191 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 190
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 191
;;      reg 213 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 192
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 193
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 146 { }
;;   UD chains for insn luid 5 uid 195
;;      reg 141 { }
;;   UD chains for insn luid 6 uid 196
;;      reg 24 { }


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 214 215 216 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 214 215 216 217 218
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 197 196 198 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 199 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 215 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 214)
        (plus:SI (reg:SI 215 [ ctrl.vrs+52 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 215 [ ctrl.vrs+52 ])
        (nil)))

(insn 200 199 201 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 216)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 201 200 202 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 202 201 203 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 218)
        (plus:SI (reg:SI 214)
            (reg:SI 217))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg:SI 214)
            (nil))))

(insn 203 202 206 27 arch/arm/kernel/unwind.c:192 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 218)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
;; End of basic block 27 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 198
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 199
;;      reg 215 { }
;;   UD chains for insn luid 2 uid 200
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 201
;;      reg 216 { }
;;   UD chains for insn luid 4 uid 202
;;      reg 214 { }
;;      reg 217 { }
;;   UD chains for insn luid 5 uid 203
;;      reg 25 { }
;;      reg 218 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u273(11){ }u274(13){ }u275(25){ }u276(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [50.0%] 
(code_label 206 203 207 28 60 "" [1 uses])

(note 207 206 208 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 28 arch/arm/kernel/unwind.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 64 [0x40]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.15954 ])
        (nil)))

(jump_insn 209 208 210 28 arch/arm/kernel/unwind.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 208
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 209
;;      reg 24 { }


;; Succ edge  29 [28.0%]  (fallthru)
;; Succ edge  30 [72.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 219 220 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 219 220 221 222 223
;; live  kill	

;; Pred edge  28 [28.0%]  (fallthru)
(note 210 209 211 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 220 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 219)
        (plus:SI (reg:SI 220 [ ctrl.vrs+52 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 220 [ ctrl.vrs+52 ])
        (nil)))

(insn 213 212 214 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 221)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 214 213 215 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 222)
        (and:SI (reg:SI 221)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(insn 215 214 216 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 223)
        (minus:SI (reg:SI 219)
            (reg:SI 222))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_DEAD (reg:SI 219)
            (nil))))

(insn 216 215 219 29 arch/arm/kernel/unwind.c:194 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 223)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
;; End of basic block 29 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 211
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 212
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 213
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 214
;;      reg 221 { }
;;   UD chains for insn luid 4 uid 215
;;      reg 219 { }
;;      reg 222 { }
;;   UD chains for insn luid 5 uid 216
;;      reg 25 { }
;;      reg 223 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u291(11){ }u292(13){ }u293(25){ }u294(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  28 [72.0%] 
(code_label 219 216 220 30 62 "" [1 uses])

(note 220 219 221 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 30 arch/arm/kernel/unwind.c:195 (set (reg:SI 142 [ D.15946 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 222 221 223 30 arch/arm/kernel/unwind.c:195 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 128 [0x80]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 223 222 224 30 arch/arm/kernel/unwind.c:195 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 271)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 30 -> ( 31 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 221
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 222
;;      reg 142 { }
;;   UD chains for insn luid 2 uid 223
;;      reg 24 { }


;; Succ edge  31 [13.7%]  (fallthru)
;; Succ edge  39 [86.3%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u298(11){ }u299(13){ }u300(25){ }u301(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 143 144 147 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;; live  gen 	 0 [r0] 24 [cc] 135 136 143 144 147 225
;; live  kill	 14 [lr]

;; Pred edge  30 [13.7%]  (fallthru)
(note 224 223 225 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 31 arch/arm/kernel/unwind.c:197 (set (reg:SI 136 [ temp.538 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 228 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 143 [ D.15945 ])
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 228 226 229 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 0 r0)
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 229 228 230 31 arch/arm/kernel/unwind.c:200 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 230 229 231 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 144 [ D.15944 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 231 230 232 31 arch/arm/kernel/unwind.c:200 (set (reg/v:SI 135 [ insn.539 ])
        (ior:SI (reg:SI 144 [ D.15944 ])
            (reg:SI 143 [ D.15945 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 144 [ D.15944 ])
        (expr_list:REG_DEAD (reg:SI 143 [ D.15945 ])
            (nil))))

(insn 232 231 233 31 arch/arm/kernel/unwind.c:201 (set (reg:SI 225)
        (ashift:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 233 232 234 31 arch/arm/kernel/unwind.c:201 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg:SI 225)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 135 [ insn.539 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 234 233 235 31 arch/arm/kernel/unwind.c:202 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 235 234 236 31 arch/arm/kernel/unwind.c:202 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 225
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 226
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 228
;;      reg 213 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 229
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 230
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 231
;;      reg 143 { }
;;      reg 144 { }
;;   UD chains for insn luid 6 uid 232
;;      reg 135 { }
;;   UD chains for insn luid 7 uid 233
;;      reg 225 { }
;;   eq_note reg 135 { }
;;   UD chains for insn luid 8 uid 234
;;      reg 147 { }
;;   UD chains for insn luid 9 uid 235
;;      reg 24 { }


;; Succ edge  32 [0.0%]  (fallthru,loop_exit)
;; Succ edge  33 [100.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u318(11){ }u319(13){ }u320(25){ }u321(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  31 [0.0%]  (fallthru,loop_exit)
(note 236 235 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 238 236 239 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)
        (nil)))

(insn 239 238 240 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ insn.539 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(call_insn 240 239 241 32 arch/arm/kernel/unwind.c:203 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 241 240 244 32 arch/arm/kernel/unwind.c:203 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 239
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 240
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u327(11){ }u328(13){ }u329(25){ }u330(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 213
;; lr  def 	 140 148 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;; live  gen 	 140 148 149
;; live  kill	

;; Pred edge  31 [100.0%] 
(code_label 244 241 245 33 64 "" [1 uses])

(note 245 244 246 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 33 arch/arm/kernel/unwind.c:197 (set (reg/v/f:SI 148 [ vsp ])
        (reg:SI 136 [ temp.538 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ temp.538 ])
        (nil)))

(insn 247 246 248 33 arch/arm/kernel/unwind.c:209 (set (reg/v:SI 149 [ load_sp ])
        (and:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(insn 248 247 261 33 arch/arm/kernel/unwind.c:209 (set (reg:SI 140 [ ivtmp.497 ])
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 147 148 149 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 246
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 247
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 248
;;      reg 213 { }
;;   eq_note reg 25 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 76 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 227
;; live  in  	 140 147 148
;; live  gen 	 24 [cc] 227
;; live  kill	
;; rd  in  	(6)
1, 2, 3, 4, 5, 6
;; rd  gen 	(2)
0, 5
;; rd  kill	(3)
0, 1, 5

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 261 248 249 34 66 "" [0 uses])

(note 249 261 250 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 34 arch/arm/kernel/unwind.c:211 (set (reg:SI 227)
        (and:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 251 250 252 34 arch/arm/kernel/unwind.c:211 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 227)
        (nil)))

(jump_insn 252 251 253 34 arch/arm/kernel/unwind.c:211 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;; rd  out 	(6)
0, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 250
;;      reg 147 { d3(bb 36 insn 259) }
;;   UD chains for insn luid 1 uid 251
;;      reg 227 { d5(bb 34 insn 250) }
;;   UD chains for insn luid 2 uid 252
;;      reg 24 { d0(bb 34 insn 251) }


;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148
;; lr  def 	 148 228
;; live  in  	 140 147 148
;; live  gen 	 148 228
;; live  kill	
;; rd  in  	(6)
0, 2, 3, 4, 5, 6
;; rd  gen 	(2)
4, 6
;; rd  kill	(2)
4, 6

;; Pred edge  34 [50.0%]  (fallthru)
(note 253 252 254 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 255 35 arch/arm/kernel/unwind.c:212 (set (reg:SI 228)
        (mem:SI (reg/v/f:SI 148 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 35 arch/arm/kernel/unwind.c:212 (set (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.497 ])
                (const_int 16 [0x10])) [0 ctrl.vrs S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(insn 256 255 257 35 arch/arm/kernel/unwind.c:212 (set (reg/v/f:SI 148 [ vsp ])
        (plus:SI (reg/v/f:SI 148 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 35 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;; rd  out 	(6)
0, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 254
;;      reg 148 { d4(bb 35 insn 256) }
;;   UD chains for insn luid 1 uid 255
;;      reg 140 { d2(bb 36 insn 260) }
;;      reg 228 { d6(bb 35 insn 254) }
;;   UD chains for insn luid 2 uid 256
;;      reg 148 { d4(bb 35 insn 256) }


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 34 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  def 	 24 [cc] 140 147
;; live  in  	 140 147 148
;; live  gen 	 24 [cc] 140 147
;; live  kill	
;; rd  in  	(6)
0, 2, 3, 4, 5, 6
;; rd  gen 	(3)
1, 2, 3
;; rd  kill	(4)
0, 1, 2, 3

;; Pred edge  34 [50.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
(code_label 257 256 258 36 65 "" [1 uses])

(note 258 257 259 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 36 arch/arm/kernel/unwind.c:213 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 260 259 262 36 arch/arm/kernel/unwind.c:213 (set (reg:SI 140 [ ivtmp.497 ])
        (plus:SI (reg:SI 140 [ ivtmp.497 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 262 260 263 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 263 262 480 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 480)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 36 -> ( 76 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;; rd  out 	(6)
1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 259
;;      reg 147 { d3(bb 36 insn 259) }
;;   UD chains for insn luid 1 uid 260
;;      reg 140 { d2(bb 36 insn 260) }
;;   UD chains for insn luid 2 uid 262
;;      reg 147 { d3(bb 36 insn 259) }
;;   UD chains for insn luid 3 uid 263
;;      reg 24 { d1(bb 36 insn 262) }


;; Succ edge  76 [91.7%]  (dfs_back)
;; Succ edge  37 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 36) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 140 147 148
;; live  gen 	
;; live  kill	
;; rd  in  	(6)
1, 2, 3, 4, 5, 6
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  36 [91.7%]  (dfs_back)
(code_label 480 263 479 76 83 "" [1 uses])

(note 479 480 264 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 76 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;; rd  out 	(6)
1, 2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u358(11){ }u359(13){ }u360(25){ }u361(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 149 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  36 [8.3%]  (fallthru,loop_exit)
(note 264 479 265 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 265 264 266 37 arch/arm/kernel/unwind.c:216 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ load_sp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ load_sp ])
        (nil)))

(jump_insn 266 265 267 37 arch/arm/kernel/unwind.c:216 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 419)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 37 -> ( 38 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 265
;;      reg 149 { }
;;   UD chains for insn luid 1 uid 266
;;      reg 24 { }


;; Succ edge  38 [50.0%]  (fallthru)
;; Succ edge  65 [50.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u364(11){ }u365(13){ }u366(25){ }u367(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  37 [50.0%]  (fallthru)
(note 267 266 268 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 271 38 arch/arm/kernel/unwind.c:217 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 148 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 148 [ vsp ])
        (nil)))
;; End of basic block 38 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 268
;;      reg 25 { }
;;      reg 148 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  30 [86.3%] 
(code_label 271 268 272 39 63 "" [1 uses])

(note 272 271 273 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 273 272 274 39 arch/arm/kernel/unwind.c:218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 144 [0x90]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 274 273 275 39 arch/arm/kernel/unwind.c:218 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 39 -> ( 40 42)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 273
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 274
;;      reg 24 { }


;; Succ edge  40 [28.0%]  (fallthru)
;; Succ edge  42 [72.0%] 

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u376(11){ }u377(13){ }u378(25){ }u379(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 229
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc] 229
;; live  kill	

;; Pred edge  39 [28.0%]  (fallthru)
(note 275 274 276 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 276 275 277 40 arch/arm/kernel/unwind.c:219 (set (reg:SI 229)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 13 [0xd]))) 67 {*arm_andsi3_insn} (nil))

(insn 277 276 278 40 arch/arm/kernel/unwind.c:219 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 13 [0xd]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 229)
        (nil)))

(jump_insn 278 277 279 40 arch/arm/kernel/unwind.c:219 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 40 -> ( 41 49)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 276
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 277
;;      reg 229 { }
;;   UD chains for insn luid 2 uid 278
;;      reg 24 { }


;; Succ edge  41 [72.0%]  (fallthru)
;; Succ edge  49 [28.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u383(11){ }u384(13){ }u385(25){ }u386(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 230 232 233 234 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 230 232 233 234 235
;; live  kill	

;; Pred edge  40 [72.0%]  (fallthru)
(note 279 278 280 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 282 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 230)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 282 280 283 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 232)
        (ashift:SI (reg:SI 230)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 230)
        (nil)))

(insn 283 282 284 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 233)
        (plus:SI (reg/f:SI 25 sfp)
            (reg:SI 232))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 284 283 285 41 arch/arm/kernel/unwind.c:220 (set (reg/f:SI 234)
        (plus:SI (reg:SI 233)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 233)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(insn 285 284 286 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 235)
        (mem/s/j:SI (reg/f:SI 234) [0 ctrl.vrs S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))

(insn 286 285 289 41 arch/arm/kernel/unwind.c:220 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 235)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
;; End of basic block 41 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 280
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 230 { }
;;   UD chains for insn luid 2 uid 283
;;      reg 25 { }
;;      reg 232 { }
;;   UD chains for insn luid 3 uid 284
;;      reg 233 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 4 uid 285
;;      reg 234 { }
;;   UD chains for insn luid 5 uid 286
;;      reg 25 { }
;;      reg 235 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u396(11){ }u397(13){ }u398(25){ }u399(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  39 [72.0%] 
(code_label 289 286 290 42 67 "" [1 uses])

(note 290 289 291 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 291 290 292 42 arch/arm/kernel/unwind.c:221 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 160 [0xa0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.15946 ])
        (nil)))

(jump_insn 292 291 293 42 arch/arm/kernel/unwind.c:221 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6895 [0x1aef])
            (nil))))
;; End of basic block 42 -> ( 43 49)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 291
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 292
;;      reg 24 { }


;; Succ edge  43 [31.1%]  (fallthru)
;; Succ edge  49 [69.0%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u402(11){ }u403(13){ }u404(25){ }u405(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 138 151
;; live  kill	

;; Pred edge  42 [31.1%]  (fallthru)
(note 293 292 294 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 43 arch/arm/kernel/unwind.c:222 (set (reg:SI 138 [ ivtmp.511 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 308 43 arch/arm/kernel/unwind.c:226 (set (reg/v:SI 151 [ reg ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 43 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 294
;;      reg 25 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 45) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u407(11){ }u408(13){ }u409(25){ }u410(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151
;; lr  def 	 151 236 237 238
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  gen 	 151 236 237 238
;; live  kill	

;; Pred edge  45 [92.3%] 
(code_label 308 295 298 44 70 "" [1 uses])

(note 298 308 299 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 300 44 arch/arm/kernel/unwind.c:227 (set (reg/f:SI 236)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 300 299 301 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 237)
        (ashift:SI (reg/v:SI 151 [ reg ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 301 300 302 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 238)
        (mem:SI (plus:SI (reg:SI 138 [ ivtmp.511 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 44 arch/arm/kernel/unwind.c:227 (set (mem/s/j:SI (plus:SI (reg/f:SI 236)
                (reg:SI 237)) [0 ctrl.vrs S4 A32])
        (reg:SI 238)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_DEAD (reg:SI 237)
            (expr_list:REG_DEAD (reg/f:SI 236)
                (nil)))))

(insn 303 302 304 44 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg/v:SI 151 [ reg ])
        (plus:SI (reg/v:SI 151 [ reg ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 300
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 301
;;      reg 138 { }
;;   UD chains for insn luid 3 uid 302
;;      reg 236 { }
;;      reg 237 { }
;;      reg 238 { }
;;   UD chains for insn luid 4 uid 303
;;      reg 151 { }


;; Succ edge  45 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; lr  def 	 24 [cc] 138 239 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  gen 	 24 [cc] 138 239 240
;; live  kill	

;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru,dfs_back)
(code_label 304 303 305 45 69 "" [0 uses])

(note 305 304 307 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 307 305 309 45 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg:SI 138 [ ivtmp.511 ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 309 307 310 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 239)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 310 309 311 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 240)
        (plus:SI (reg:SI 239)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 239)
        (nil)))

(insn 311 310 312 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ reg ])
            (reg:SI 240))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(jump_insn 312 311 313 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 308)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9231 [0x240f])
            (nil))))
;; End of basic block 45 -> ( 44 46)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 307
;;      reg 138 { }
;;   UD chains for insn luid 1 uid 309
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 310
;;      reg 239 { }
;;   UD chains for insn luid 3 uid 311
;;      reg 151 { }
;;      reg 240 { }
;;   UD chains for insn luid 4 uid 312
;;      reg 24 { }


;; Succ edge  44 [92.3%] 
;; Succ edge  46 [7.7%]  (fallthru,loop_exit)

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u429(11){ }u430(13){ }u431(25){ }u432(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146
;; lr  def 	 24 [cc] 150 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 165 166 175
;; live  gen 	 24 [cc] 150 241
;; live  kill	

;; Pred edge  45 [7.7%]  (fallthru,loop_exit)
(note 313 312 314 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 314 313 315 46 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg/v/f:SI 150 [ vsp ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 315 314 316 46 arch/arm/kernel/unwind.c:228 (set (reg:SI 241)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 316 315 317 46 arch/arm/kernel/unwind.c:228 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 241)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(jump_insn 317 316 318 46 arch/arm/kernel/unwind.c:228 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 322)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 46 -> ( 47 48)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 150 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 314
;;      reg 138 { }
;;   UD chains for insn luid 1 uid 315
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 316
;;      reg 241 { }
;;   UD chains for insn luid 3 uid 317
;;      reg 24 { }


;; Succ edge  47 [50.0%]  (fallthru)
;; Succ edge  48 [50.0%] 

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u437(11){ }u438(13){ }u439(25){ }u440(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 150 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150
;; lr  def 	 150 242
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166 175
;; live  gen 	 150 242
;; live  kill	

;; Pred edge  46 [50.0%]  (fallthru)
(note 318 317 319 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 319 318 320 47 arch/arm/kernel/unwind.c:229 (set (reg:SI 242)
        (mem:SI (reg/v/f:SI 150 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))

(insn 320 319 321 47 arch/arm/kernel/unwind.c:229 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 242)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 242)
        (nil)))

(insn 321 320 322 47 arch/arm/kernel/unwind.c:229 (set (reg/v/f:SI 150 [ vsp ])
        (reg:SI 138 [ ivtmp.511 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ ivtmp.511 ])
        (nil)))
;; End of basic block 47 -> ( 48)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 319
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 320
;;      reg 25 { }
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 321
;;      reg 138 { }


;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 46 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u445(11){ }u446(13){ }u447(25){ }u448(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  46 [50.0%] 
;; Pred edge  47 [100.0%]  (fallthru)
(code_label 322 321 323 48 71 "" [1 uses])

(note 323 322 324 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 324 323 327 48 arch/arm/kernel/unwind.c:230 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 150 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))
;; End of basic block 48 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 324
;;      reg 25 { }
;;      reg 150 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 42 40) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u451(11){ }u452(13){ }u453(25){ }u454(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  42 [69.0%] 
;; Pred edge  40 [28.0%] 
(code_label 327 324 328 49 68 "" [2 uses])

(note 328 327 329 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 49 arch/arm/kernel/unwind.c:231 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 176 [0xb0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 330 329 331 49 arch/arm/kernel/unwind.c:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 344)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 49 -> ( 50 53)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 329
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 24 { }


;; Succ edge  50 [28.0%]  (fallthru)
;; Succ edge  53 [72.0%] 

;; Start of basic block ( 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u457(11){ }u458(13){ }u459(25){ }u460(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 243
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 243
;; live  kill	

;; Pred edge  49 [28.0%]  (fallthru)
(note 331 330 332 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 332 331 333 50 arch/arm/kernel/unwind.c:232 (set (reg:SI 243 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 333 332 334 50 arch/arm/kernel/unwind.c:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 243 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 243 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 334 333 335 50 arch/arm/kernel/unwind.c:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 338)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 50 -> ( 51 52)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 332
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 333
;;      reg 243 { }
;;   UD chains for insn luid 2 uid 334
;;      reg 24 { }


;; Succ edge  51 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 50) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u464(11){ }u465(13){ }u466(25){ }u467(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 244
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 244
;; live  kill	

;; Pred edge  50 [50.0%]  (fallthru)
(note 335 334 336 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 336 335 337 51 arch/arm/kernel/unwind.c:233 (set (reg:SI 244 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 337 336 338 51 arch/arm/kernel/unwind.c:233 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 244 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 51 -> ( 52)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 336
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 337
;;      reg 25 { }
;;      reg 244 { }


;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 50 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u471(11){ }u472(13){ }u473(25){ }u474(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 245
;; live  kill	

;; Pred edge  50 [50.0%] 
;; Pred edge  51 [100.0%]  (fallthru)
(code_label 338 337 339 52 73 "" [1 uses])

(note 339 338 340 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 340 339 341 52 arch/arm/kernel/unwind.c:235 (set (reg:SI 245)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 341 340 344 52 arch/arm/kernel/unwind.c:235 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 52 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 341
;;      reg 25 { }
;;      reg 245 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 49) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  49 [72.0%] 
(code_label 344 341 345 53 72 "" [1 uses])

(note 345 344 346 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 346 345 347 53 arch/arm/kernel/unwind.c:236 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 177 [0xb1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 347 346 348 53 arch/arm/kernel/unwind.c:236 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 394)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 53 -> ( 54 62)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 346
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 347
;;      reg 24 { }


;; Succ edge  54 [13.7%]  (fallthru)
;; Succ edge  62 [86.3%] 

;; Start of basic block ( 53) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u483(11){ }u484(13){ }u485(25){ }u486(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 152 246
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 134 152 246
;; live  kill	 14 [lr]

;; Pred edge  53 [13.7%]  (fallthru)
(note 348 347 349 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 349 348 350 54 arch/arm/kernel/unwind.c:237 (set (reg/f:SI 246)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 350 349 351 54 arch/arm/kernel/unwind.c:237 (set (reg:SI 0 r0)
        (reg/f:SI 246)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 246)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 351 350 352 54 arch/arm/kernel/unwind.c:237 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 352 351 353 54 arch/arm/kernel/unwind.c:237 (set (reg/v:SI 152 [ mask ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 353 352 354 54 arch/arm/kernel/unwind.c:238 (set (reg:SI 134 [ temp.542 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 354 353 355 54 arch/arm/kernel/unwind.c:241 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 355 354 356 54 arch/arm/kernel/unwind.c:241 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 360)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 54 -> ( 56 55)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 349
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 350
;;      reg 246 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 351
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 352
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 353
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 354
;;      reg 152 { }
;;   UD chains for insn luid 6 uid 355
;;      reg 24 { }


;; Succ edge  56 [0.0%]  (loop_exit)
;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u496(11){ }u497(13){ }u498(25){ }u499(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175
;; live  gen 	 24 [cc] 247
;; live  kill	

;; Pred edge  54 [100.0%]  (fallthru)
(note 356 355 357 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 357 356 358 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:SI 247)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 358 357 359 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 247)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 359 358 360 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 55 -> ( 56 57)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 357
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 358
;;      reg 247 { }
;;   UD chains for insn luid 2 uid 359
;;      reg 24 { }


;; Succ edge  56 [0.0%]  (fallthru,loop_exit)
;; Succ edge  57 [100.0%] 

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1] 163 249
;; live  kill	 14 [lr]

;; Pred edge  54 [0.0%]  (loop_exit)
;; Pred edge  55 [0.0%]  (fallthru,loop_exit)
(code_label 360 359 361 56 75 "" [1 uses])

(note 361 360 363 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 363 361 364 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 249)
        (ior:SI (reg/v:SI 152 [ mask ])
            (const_int 45312 [0xb100]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ mask ])
        (nil)))

(insn 364 363 365 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)
        (nil)))

(insn 365 364 366 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 1 r1)
        (reg:SI 249)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(call_insn 366 365 367 56 arch/arm/kernel/unwind.c:242 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 367 366 370 56 arch/arm/kernel/unwind.c:242 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 363
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 365
;;      reg 249 { }
;;   UD chains for insn luid 3 uid 366
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 55) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u513(11){ }u514(13){ }u515(25){ }u516(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 247
;; lr  def 	 139 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;; live  gen 	 139 153
;; live  kill	

;; Pred edge  55 [100.0%] 
(code_label 370 367 371 57 76 "" [1 uses])

(note 371 370 372 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 372 371 373 57 arch/arm/kernel/unwind.c:238 (set (reg/v/f:SI 153 [ vsp ])
        (reg:SI 134 [ temp.542 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ temp.542 ])
        (nil)))

(insn 373 372 387 57 arch/arm/kernel/unwind.c:238 (set (reg:SI 139 [ ivtmp.505 ])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 57 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 372
;;      reg 134 { }
;;   UD chains for insn luid 1 uid 373
;;      reg 247 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 77 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u519(11){ }u520(13){ }u521(25){ }u522(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%]  (fallthru)
(code_label 387 373 374 58 78 "" [0 uses])

(note 374 387 375 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 375 374 376 58 arch/arm/kernel/unwind.c:249 (set (reg:SI 250)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 376 375 377 58 arch/arm/kernel/unwind.c:249 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 377 376 378 58 arch/arm/kernel/unwind.c:249 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 383)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 375
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 376
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 377
;;      reg 24 { }


;; Succ edge  59 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u526(11){ }u527(13){ }u528(25){ }u529(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 153
;; lr  def 	 153 251 252
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; live  gen 	 153 251 252
;; live  kill	

;; Pred edge  58 [50.0%]  (fallthru)
(note 378 377 379 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 379 378 380 59 arch/arm/kernel/unwind.c:250 (set (reg/f:SI 251)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 380 379 381 59 arch/arm/kernel/unwind.c:250 (set (reg:SI 252)
        (mem:SI (reg/v/f:SI 153 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 381 380 382 59 arch/arm/kernel/unwind.c:250 (set (mem/s/j:SI (plus:SI (reg/f:SI 251)
                (reg:SI 139 [ ivtmp.505 ])) [0 ctrl.vrs S4 A32])
        (reg:SI 252)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_DEAD (reg/f:SI 251)
            (nil))))

(insn 382 381 383 59 arch/arm/kernel/unwind.c:250 (set (reg/v/f:SI 153 [ vsp ])
        (plus:SI (reg/v/f:SI 153 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 153 { }
;;   UD chains for insn luid 2 uid 381
;;      reg 139 { }
;;      reg 251 { }
;;      reg 252 { }
;;   UD chains for insn luid 3 uid 382
;;      reg 153 { }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152
;; lr  def 	 24 [cc] 139 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; live  gen 	 24 [cc] 139 152
;; live  kill	

;; Pred edge  58 [50.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 383 382 384 60 77 "" [1 uses])

(note 384 383 385 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 385 384 386 60 arch/arm/kernel/unwind.c:251 (set (reg/v:SI 152 [ mask ])
        (lshiftrt:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 386 385 388 60 arch/arm/kernel/unwind.c:251 (set (reg:SI 139 [ ivtmp.505 ])
        (plus:SI (reg:SI 139 [ ivtmp.505 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 388 386 389 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 389 388 482 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 482)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9375 [0x249f])
            (nil))))
;; End of basic block 60 -> ( 77 61)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 385
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 386
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 388
;;      reg 152 { }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { }


;; Succ edge  77 [93.8%]  (dfs_back)
;; Succ edge  61 [6.2%]  (fallthru,loop_exit)

;; Start of basic block ( 60) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  60 [93.8%]  (dfs_back)
(code_label 482 389 481 77 84 "" [1 uses])

(note 481 482 390 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 77 -> ( 58)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u544(11){ }u545(13){ }u546(25){ }u547(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  60 [6.2%]  (fallthru,loop_exit)
(note 390 481 391 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 394 61 arch/arm/kernel/unwind.c:254 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 153 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 153 [ vsp ])
        (nil)))
;; End of basic block 61 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 25 { }
;;      reg 153 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 53) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u550(11){ }u551(13){ }u552(25){ }u553(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  53 [86.3%] 
(code_label 394 391 395 62 74 "" [1 uses])

(note 395 394 396 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 396 395 397 62 arch/arm/kernel/unwind.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 178 [0xb2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 397 396 398 62 arch/arm/kernel/unwind.c:255 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 410)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 62 -> ( 63 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 396
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 397
;;      reg 24 { }


;; Succ edge  63 [100.0%]  (fallthru)
;; Succ edge  64 [0.0%]  (loop_exit)

;; Start of basic block ( 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154 253 254 255 256 257
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 154 253 254 255 256 257
;; live  kill	 14 [lr]

;; Pred edge  62 [100.0%]  (fallthru)
(note 398 397 399 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 399 398 400 63 arch/arm/kernel/unwind.c:256 (set (reg/f:SI 253)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 400 399 401 63 arch/arm/kernel/unwind.c:256 (set (reg:SI 0 r0)
        (reg/f:SI 253)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 401 400 402 63 arch/arm/kernel/unwind.c:256 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 402 401 403 63 arch/arm/kernel/unwind.c:256 (set (reg/v:SI 154 [ uleb128 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 403 402 404 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 255 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 404 403 405 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 254)
        (plus:SI (reg:SI 255 [ ctrl.vrs+52 ])
            (const_int 516 [0x204]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 255 [ ctrl.vrs+52 ])
        (nil)))

(insn 405 404 406 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 256)
        (ashift:SI (reg/v:SI 154 [ uleb128 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 154 [ uleb128 ])
        (nil)))

(insn 406 405 407 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 257)
        (plus:SI (reg:SI 254)
            (reg:SI 256))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 256)
        (expr_list:REG_DEAD (reg:SI 254)
            (nil))))

(insn 407 406 410 63 arch/arm/kernel/unwind.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 257)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
;; End of basic block 63 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 399
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 400
;;      reg 253 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 401
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 402
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 403
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 404
;;      reg 255 { }
;;   UD chains for insn luid 6 uid 405
;;      reg 154 { }
;;   UD chains for insn luid 7 uid 406
;;      reg 254 { }
;;      reg 256 { }
;;   UD chains for insn luid 8 uid 407
;;      reg 25 { }
;;      reg 257 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 62) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u573(11){ }u574(13){ }u575(25){ }u576(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  62 [0.0%]  (loop_exit)
(code_label 410 407 411 64 79 "" [1 uses])

(note 411 410 413 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 413 411 414 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)
        (nil)))

(insn 414 413 415 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ insn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(call_insn 415 414 416 64 arch/arm/kernel/unwind.c:260 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 416 415 419 64 arch/arm/kernel/unwind.c:260 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 64 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 414
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 415
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 27 29 61 37 38 41 48 52 63) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u582(11){ }u583(13){ }u584(25){ }u585(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 167
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  37 [50.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru)
(code_label 419 416 420 65 61 "" [1 uses])

(note 420 419 421 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 421 420 422 65 arch/arm/kernel/unwind.c:333 (set (reg:SI 167 [ D.15661 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 422 421 423 65 arch/arm/kernel/unwind.c:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 165 [ low ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 423 422 424 65 arch/arm/kernel/unwind.c:333 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil))))
;; End of basic block 65 -> ( 72 66)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 421
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 422
;;      reg 165 { }
;;      reg 167 { }
;;   UD chains for insn luid 2 uid 423
;;      reg 24 { }


;; Succ edge  72 [2.2%]  (loop_exit)
;; Succ edge  66 [97.8%]  (fallthru)

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u590(11){ }u591(13){ }u592(25){ }u593(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 167
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  65 [97.8%]  (fallthru)
(note 424 423 425 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 425 424 426 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 166 [ high ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 167 [ D.15661 ])
        (nil)))

(jump_insn 426 425 478 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1400 [0x578])
            (nil))))
;; End of basic block 66 -> ( 72 75)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 425
;;      reg 166 { }
;;      reg 167 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 24 { }


;; Succ edge  72 [14.0%]  (loop_exit)
;; Succ edge  75 [86.0%]  (fallthru,dfs_back)

;; Start of basic block ( 66) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  66 [86.0%]  (fallthru,dfs_back)
(note 478 426 427 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 75 -> ( 74)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 24 22) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u597(11){ }u598(13){ }u599(25){ }u600(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 427 478 428 67 58 "" [0 uses])

(note 428 427 477 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 67 -> ( 74)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 67 75) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 259
;; live  in  	
;; live  gen 	 24 [cc] 259
;; live  kill	

;; Pred edge  67 [100.0%]  (fallthru)
;; Pred edge  75 [100.0%]  (fallthru)
(note 477 428 430 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 430 477 431 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:SI 259 [ ctrl.entries ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 431 430 432 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 259 [ ctrl.entries ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ ctrl.entries ])
        (nil)))

(jump_insn 432 431 433 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 429)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil))))
;; End of basic block 74 -> ( 26 68)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 430
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 431
;;      reg 259 { }
;;   UD chains for insn luid 2 uid 432
;;      reg 24 { }


;; Succ edge  26 [97.8%] 
;; Succ edge  68 [2.2%]  (fallthru,loop_exit)

;; Start of basic block ( 74) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u604(11){ }u605(13){ }u606(25){ }u607(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 260
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 260
;; live  kill	

;; Pred edge  74 [2.2%]  (fallthru,loop_exit)
(note 433 432 434 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 434 433 435 68 arch/arm/kernel/unwind.c:337 (set (reg:SI 260 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 435 434 436 68 arch/arm/kernel/unwind.c:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 260 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 260 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 436 435 437 68 arch/arm/kernel/unwind.c:337 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 440)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 68 -> ( 69 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 434
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 435
;;      reg 260 { }
;;   UD chains for insn luid 2 uid 436
;;      reg 24 { }


;; Succ edge  69 [50.0%]  (fallthru)
;; Succ edge  70 [50.0%] 

;; Start of basic block ( 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u611(11){ }u612(13){ }u613(25){ }u614(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 261
;; live  kill	

;; Pred edge  68 [50.0%]  (fallthru)
(note 437 436 438 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 438 437 439 69 arch/arm/kernel/unwind.c:338 (set (reg:SI 261 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 439 438 440 69 arch/arm/kernel/unwind.c:338 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 261 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 261 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 69 -> ( 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 438
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 439
;;      reg 25 { }
;;      reg 261 { }


;; Succ edge  70 [100.0%]  (fallthru)

;; Start of basic block ( 68 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u618(11){ }u619(13){ }u620(25){ }u621(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 24 [cc] 262 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 262 263
;; live  kill	

;; Pred edge  68 [50.0%] 
;; Pred edge  69 [100.0%]  (fallthru)
(code_label 440 439 441 70 81 "" [1 uses])

(note 441 440 442 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 442 441 443 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 262 [ <variable>.pc ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 443 442 444 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 263 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 444 443 445 70 arch/arm/kernel/unwind.c:341 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 262 [ <variable>.pc ])
            (reg:SI 263 [ ctrl.vrs+60 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 262 [ <variable>.pc ])
        (nil)))

(jump_insn 445 444 446 70 arch/arm/kernel/unwind.c:341 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 70 -> ( 72 71)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 442
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 443
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 444
;;      reg 262 { }
;;      reg 263 { }
;;   UD chains for insn luid 3 uid 445
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  71 [80.1%]  (fallthru)

;; Start of basic block ( 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u627(11){ }u628(13){ }u629(25){ }u630(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; lr  def 	 163 264 265 266
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; live  gen 	 163 264 265 266
;; live  kill	

;; Pred edge  70 [80.1%]  (fallthru)
(note 446 445 447 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 71 arch/arm/kernel/unwind.c:344 (set (reg:SI 264 [ ctrl.vrs+44 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 71 arch/arm/kernel/unwind.c:344 (set (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])
        (reg:SI 264 [ ctrl.vrs+44 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 264 [ ctrl.vrs+44 ])
        (nil)))

(insn 449 448 450 71 arch/arm/kernel/unwind.c:345 (set (reg:SI 265 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 450 449 451 71 arch/arm/kernel/unwind.c:345 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])
        (reg:SI 265 [ ctrl.vrs+52 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 265 [ ctrl.vrs+52 ])
        (nil)))

(insn 451 450 452 71 arch/arm/kernel/unwind.c:346 (set (reg:SI 266 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 71 arch/arm/kernel/unwind.c:346 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])
        (reg:SI 266 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 266 [ ctrl.vrs+56 ])
        (nil)))

(insn 454 452 455 71 arch/arm/kernel/unwind.c:347 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])
        (reg:SI 263 [ ctrl.vrs+60 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 263 [ ctrl.vrs+60 ])
        (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
            (nil))))

(insn 455 454 458 71 arch/arm/kernel/unwind.c:349 (set (reg/v:SI 163 [ urc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 71 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 447
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 448
;;      reg 175 { }
;;      reg 264 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 450
;;      reg 175 { }
;;      reg 265 { }
;;   UD chains for insn luid 4 uid 451
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 452
;;      reg 175 { }
;;      reg 266 { }
;;   UD chains for insn luid 6 uid 454
;;      reg 175 { }
;;      reg 263 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 2 65 15 70 66) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u643(11){ }u644(13){ }u645(25){ }u646(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 163
;; live  kill	

;; Pred edge  2 [61.0%] 
;; Pred edge  65 [2.2%]  (loop_exit)
;; Pred edge  15 [19.9%] 
;; Pred edge  70 [19.9%] 
;; Pred edge  66 [14.0%]  (loop_exit)
(code_label 458 455 459 72 45 "" [5 uses])

(note 459 458 460 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 460 459 461 72 arch/arm/kernel/unwind.c:288 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 72 14 32 64 20 71 25 56) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  72 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  64 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  71 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  56 [100.0%]  (fallthru)
(code_label 461 460 462 73 53 "" [0 uses])

(note 462 461 467 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 467 462 473 73 arch/arm/kernel/unwind.c:350 (set (reg/i:SI 0 r0)
        (reg/v:SI 163 [ urc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ urc ])
        (nil)))

(insn 473 467 0 73 arch/arm/kernel/unwind.c:350 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 73 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 467
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 473
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 58, 59, 60, 77
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 10 ( 0.13)
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 11 ( 0.14)
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 11 ( 0.14)


starting region dump


unwind_frame

Dataflow summary:
def_info->table_size = 8, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,121u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} 
;;    total ref usage 2733{2079d,644u,10e} in 284{268 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 139[2,1] 152[3,1] 153[4,1] 250[5,1] 251[6,1] 252[7,1] 

( 77 57 )->[58]->( 59 60 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u519(11){ }u520(13){ }u521(25){ }u522(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 250
;; live  in  	 139 152 153
;; live  gen 	 24 [cc] 250
;; live  kill	
;; rd  in  	(7)
1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(2)
0, 5
;; rd  kill	(3)
0, 1, 5
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;; rd  out 	(7)
0, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 375
;;      reg 152 { d3(bb 60 insn 385) }
;;   UD chains for insn luid 1 uid 376
;;      reg 250 { d5(bb 58 insn 375) }
;;   UD chains for insn luid 2 uid 377
;;      reg 24 { d0(bb 58 insn 376) }

( 58 )->[59]->( 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u526(11){ }u527(13){ }u528(25){ }u529(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 153
;; lr  def 	 153 251 252
;; live  in  	 139 152 153
;; live  gen 	 153 251 252
;; live  kill	
;; rd  in  	(7)
0, 2, 3, 4, 5, 6, 7
;; rd  gen 	(3)
4, 6, 7
;; rd  kill	(3)
4, 6, 7
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;; rd  out 	(7)
0, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 153 { d4(bb 59 insn 382) }
;;   UD chains for insn luid 2 uid 381
;;      reg 139 { d2(bb 60 insn 386) }
;;      reg 251 { d6(bb 59 insn 379) }
;;      reg 252 { d7(bb 59 insn 380) }
;;   UD chains for insn luid 3 uid 382
;;      reg 153 { d4(bb 59 insn 382) }

( 58 59 )->[60]->( 77 61 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152
;; lr  def 	 24 [cc] 139 152
;; live  in  	 139 152 153
;; live  gen 	 24 [cc] 139 152
;; live  kill	
;; rd  in  	(7)
0, 2, 3, 4, 5, 6, 7
;; rd  gen 	(3)
1, 2, 3
;; rd  kill	(4)
0, 1, 2, 3
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;; rd  out 	(7)
1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 385
;;      reg 152 { d3(bb 60 insn 385) }
;;   UD chains for insn luid 1 uid 386
;;      reg 139 { d2(bb 60 insn 386) }
;;   UD chains for insn luid 2 uid 388
;;      reg 152 { d3(bb 60 insn 385) }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { d1(bb 60 insn 388) }

( 60 )->[77]->( 58 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 139 152 153
;; live  gen 	
;; live  kill	
;; rd  in  	(7)
1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;; rd  out 	(7)
1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

*****starting processing of loop  ******


unwind_frame

Dataflow summary:
def_info->table_size = 8, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,121u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} 
;;    total ref usage 2733{2079d,644u,10e} in 284{268 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 139[2,1] 152[3,1] 153[4,1] 250[5,1] 251[6,1] 252[7,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 173 175 176 177 178
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 165 166 173 175 176 177 178
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/unwind.c:275 (set (reg/v/f:SI 175 [ frame ])
        (reg:SI 0 r0 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ frame ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/unwind.c:281 (set (reg/v:SI 165 [ low ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 177)
        (plus:SI (reg/v:SI 165 [ low ])
            (const_int 8128 [0x1fc0]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 176)
        (plus:SI (reg:SI 177)
            (const_int 63 [0x3f]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 165 [ low ])
                (const_int 8191 [0x1fff]))
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 178)
        (and:SI (reg:SI 176)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/unwind.c:282 (set (reg/v:SI 166 [ high ])
        (and:SI (reg:SI 178)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (and:SI (reg:SI 176)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 12 11 13 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 13 12 14 2 arch/arm/kernel/unwind.c:287 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_text_address") [flags 0x41] <function_decl 0x10a58300 kernel_text_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 173 [ D.15618 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/unwind.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173 [ D.15618 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 173 [ D.15618 ])
        (nil)))

(jump_insn 16 15 17 2 arch/arm/kernel/unwind.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 72 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 165 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 177 { }
;;   eq_note reg 165 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 176 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 178 { }
;;   eq_note reg 176 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 0 { }
;;   UD chains for insn luid 9 uid 15
;;      reg 173 { }
;;   UD chains for insn luid 10 uid 16
;;      reg 24 { }


;; Succ edge  72 [61.0%] 
;; Succ edge  3 [39.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 137 155
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/kernel/unwind.c:290 (set (reg:SI 137 [ temp.525 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 21 3 arch/arm/kernel/unwind.c:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_kernel_text") [flags 0x41] <function_decl 0x10a58180 core_kernel_text>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 21 20 22 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 155 [ D.15905 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 22 21 23 3 arch/arm/kernel/unwind.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155 [ D.15905 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.15905 ])
        (nil)))

(jump_insn 23 22 24 3 arch/arm/kernel/unwind.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 18
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 19
;;      reg 137 { }
;;   UD chains for insn luid 2 uid 20
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 21
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 22
;;      reg 155 { }
;;   UD chains for insn luid 5 uid 23
;;      reg 24 { }


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 164
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%]  (fallthru)
(note 24 23 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 27 24 28 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 28 27 29 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 1 r1)
        (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 2 r2)
        (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))
        (nil)))

(call_insn 30 29 31 4 arch/arm/kernel/unwind.c:137 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 31 30 34 4 arch/arm/kernel/unwind.c:137 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 4 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 27
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 30
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 31
;;      reg 0 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 158 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 157 158 182
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%] 
(code_label 34 31 35 5 46 "" [1 uses])

(note 35 34 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 5 arch/arm/kernel/unwind.c:143 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(call_insn 38 37 39 5 arch/arm/kernel/unwind.c:143 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10ad9d00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 39 38 40 5 arch/arm/kernel/unwind.c:143 (set (reg/v:SI 157 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 40 39 41 5 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 81 5 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j/c:SI (reg/f:SI 182) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
            (nil))))
;; End of basic block 5 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 38
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 39
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 41
;;      reg 182 { }


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 24 [cc] 183
;; live  kill	

;; Pred edge  10 [95.5%] 
(code_label 81 41 44 6 51 "" [1 uses])

(note 44 81 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 6 arch/arm/kernel/unwind.c:145 (set (reg:SI 183 [ <variable>.begin_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 16 [0x10])) [0 <variable>.begin_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 6 arch/arm/kernel/unwind.c:145 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 183 [ <variable>.begin_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183 [ <variable>.begin_addr ])
        (nil)))

(jump_insn 47 46 48 6 arch/arm/kernel/unwind.c:145 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 45
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 46
;;      reg 137 { }
;;      reg 183 { }
;;   UD chains for insn luid 2 uid 47
;;      reg 24 { }


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 24 [cc] 184
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 7 arch/arm/kernel/unwind.c:146 (set (reg:SI 184 [ <variable>.end_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 20 [0x14])) [0 <variable>.end_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 7 arch/arm/kernel/unwind.c:146 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 184 [ <variable>.end_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184 [ <variable>.end_addr ])
        (nil)))

(jump_insn 51 50 52 7 arch/arm/kernel/unwind.c:146 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 49
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 50
;;      reg 137 { }
;;      reg 184 { }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { }


;; Succ edge  8 [4.5%]  (fallthru,loop_exit)
;; Succ edge  9 [95.5%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158 190
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 161 162 164 185 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 160 161 162 164 185 186
;; live  kill	 14 [lr]

;; Pred edge  7 [4.5%]  (fallthru,loop_exit)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 186 [ <variable>.stop ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 12 [0xc])) [0 <variable>.stop+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 185)
        (plus:SI (reg/f:SI 186 [ <variable>.stop ])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 186 [ <variable>.stop ])
        (nil)))

(insn 55 54 56 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 56 55 57 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 8 [0x8])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 2 r2)
        (reg/f:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 185)
        (nil)))

(call_insn 58 57 59 8 arch/arm/kernel/unwind.c:147 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 59 58 60 8 arch/arm/kernel/unwind.c:147 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 60 59 61 8 include/linux/list.h:101 (set (reg/f:SI 161 [ D.15897 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 8 include/linux/list.h:101 (set (reg/f:SI 162 [ D.15896 ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 8 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ D.15896 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 161 [ D.15897 ])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 65 8 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 161 [ D.15897 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 162 [ D.15896 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 162 [ D.15896 ])
        (expr_list:REG_DEAD (reg/f:SI 161 [ D.15897 ])
            (nil))))

(insn 65 63 66 8 include/linux/list.h:62 (set (reg/f:SI 160 [ D.15898 ])
        (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
        (nil)))

(insn 66 65 67 8 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 160 [ D.15898 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 69 8 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])
        (reg/f:SI 160 [ D.15898 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 160 [ D.15898 ])
        (nil)))

(insn 69 67 71 8 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/f:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 71 69 74 8 include/linux/list.h:44 (set (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v/f:SI 158 [ table ])
            (nil))))
;; End of basic block 8 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 53
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 54
;;      reg 186 { }
;;   UD chains for insn luid 2 uid 55
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 56
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 57
;;      reg 185 { }
;;   UD chains for insn luid 5 uid 58
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 59
;;      reg 0 { }
;;   UD chains for insn luid 7 uid 60
;;      reg 158 { }
;;   UD chains for insn luid 8 uid 61
;;      reg 158 { }
;;   UD chains for insn luid 9 uid 62
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 10 uid 63
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 11 uid 65
;;      reg 190 { }
;;   UD chains for insn luid 12 uid 66
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 13 uid 67
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 14 uid 69
;;      reg 158 { }
;;      reg 190 { }
;;   UD chains for insn luid 15 uid 71
;;      reg 158 { }
;;      reg 190 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  gen 	 158
;; live  kill	

;; Pred edge  6 [50.0%] 
;; Pred edge  7 [95.5%] 
(code_label 74 71 75 9 49 "" [2 uses])

(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 78 9 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 76
;;      reg 158 { }


;; Succ edge  10 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  gen 	 24 [cc] 190
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru,dfs_back)
(code_label 78 76 79 10 48 "" [0 uses])

(note 79 78 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 79 83 10 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 10 arch/arm/kernel/unwind.c:144 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 158 [ table ])
            (reg/f:SI 190))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 158 [ table ])
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
        (nil)))

(jump_insn 84 83 85 10 arch/arm/kernel/unwind.c:144 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 10 -> ( 6 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 83
;;      reg 158 { }
;;      reg 190 { }
;;   eq_note reg 158 { }
;;   UD chains for insn luid 2 uid 84
;;      reg 24 { }


;; Succ edge  6 [95.5%] 
;; Succ edge  11 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; live  gen 	 164
;; live  kill	

;; Pred edge  10 [4.5%]  (fallthru,loop_exit)
(note 85 84 86 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 11 arch/arm/kernel/unwind.c:130 (set (reg/v/f:SI 164 [ idx ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 87 86 88 12 50 "" [0 uses])

(note 88 87 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 88 91 12 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 91 90 92 12 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 157 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ flags ])
        (nil)))

(call_insn 92 91 93 12 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10aef080 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 91
;;      reg 157 { }
;;   UD chains for insn luid 2 uid 92
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 4 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 93 92 94 13 47 "" [0 uses])

(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 13 arch/arm/kernel/unwind.c:291 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 164 [ idx ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 96 95 97 13 arch/arm/kernel/unwind.c:291 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 105)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 95
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 96
;;      reg 24 { }


;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  15 [100.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  13 [0.0%]  (fallthru)
(note 97 96 99 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 99 97 100 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)
        (nil)))

(insn 100 99 101 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
        (nil)))

(call_insn 101 100 102 14 arch/arm/kernel/unwind.c:292 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 102 101 105 14 arch/arm/kernel/unwind.c:293 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 100
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 101
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 175
;; lr  def 	 24 [cc] 172 193 194 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc] 172 193 194 195 196
;; live  kill	

;; Pred edge  13 [100.0%] 
(code_label 105 102 106 15 52 "" [1 uses])

(note 106 105 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 15 arch/arm/kernel/unwind.c:296 (set (reg:SI 193 [ <variable>.fp ])
        (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 15 arch/arm/kernel/unwind.c:296 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])
        (reg:SI 193 [ <variable>.fp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ <variable>.fp ])
        (nil)))

(insn 109 108 110 15 arch/arm/kernel/unwind.c:297 (set (reg:SI 194 [ <variable>.sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 15 arch/arm/kernel/unwind.c:297 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 194 [ <variable>.sp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 194 [ <variable>.sp ])
        (nil)))

(insn 111 110 112 15 arch/arm/kernel/unwind.c:298 (set (reg:SI 195 [ <variable>.lr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 15 arch/arm/kernel/unwind.c:298 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 195 [ <variable>.lr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 195 [ <variable>.lr ])
        (nil)))

(insn 113 112 114 15 arch/arm/kernel/unwind.c:299 (set (reg:SI 196)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 15 arch/arm/kernel/unwind.c:299 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 115 114 116 15 arch/arm/kernel/unwind.c:301 (set (reg:SI 172 [ D.15626 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 164 [ idx ])
                (const_int 4 [0x4])) [0 <variable>.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 15 arch/arm/kernel/unwind.c:301 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 117 116 118 15 arch/arm/kernel/unwind.c:301 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 15 -> ( 72 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 107
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 108
;;      reg 25 { }
;;      reg 193 { }
;;   UD chains for insn luid 2 uid 109
;;      reg 175 { }
;;   UD chains for insn luid 3 uid 110
;;      reg 25 { }
;;      reg 194 { }
;;   UD chains for insn luid 4 uid 111
;;      reg 175 { }
;;   UD chains for insn luid 5 uid 112
;;      reg 25 { }
;;      reg 195 { }
;;   UD chains for insn luid 7 uid 114
;;      reg 25 { }
;;      reg 196 { }
;;   UD chains for insn luid 8 uid 115
;;      reg 164 { }
;;   UD chains for insn luid 9 uid 116
;;      reg 172 { }
;;   UD chains for insn luid 10 uid 117
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  16 [80.1%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u158(11){ }u159(13){ }u160(25){ }u161(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  15 [80.1%]  (fallthru)
(note 118 117 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 120 118 121 16 arch/arm/kernel/unwind.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 16 arch/arm/kernel/unwind.c:304 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 130)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 120
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 24 { }


;; Succ edge  17 [73.0%]  (fallthru)
;; Succ edge  18 [27.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 197 198 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 197 198 199 200
;; live  kill	

;; Pred edge  16 [73.0%]  (fallthru)
(note 122 121 123 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 197)
        (ashift:SI (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 124 123 125 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 198)
        (ashiftrt:SI (reg:SI 197)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 125 124 126 17 arch/arm/kernel/unwind.c:306 (set (reg/f:SI 199)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 126 125 127 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 200)
        (plus:SI (reg:SI 198)
            (reg/f:SI 199))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_DEAD (reg:SI 198)
            (nil))))

(insn 127 126 130 17 arch/arm/kernel/unwind.c:306 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 123
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 124
;;      reg 197 { }
;;   UD chains for insn luid 2 uid 125
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 126
;;      reg 198 { }
;;      reg 199 { }
;;   UD chains for insn luid 4 uid 127
;;      reg 25 { }
;;      reg 200 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc] 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc] 201
;; live  kill	

;; Pred edge  16 [27.0%] 
(code_label 130 127 131 18 54 "" [1 uses])

(note 131 130 132 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 18 arch/arm/kernel/unwind.c:307 (set (reg:SI 201)
        (and:SI (reg:SI 172 [ D.15626 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 133 132 134 18 arch/arm/kernel/unwind.c:307 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 134 133 135 18 arch/arm/kernel/unwind.c:307 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 132
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 133
;;      reg 201 { }
;;   UD chains for insn luid 2 uid 134
;;      reg 24 { }


;; Succ edge  19 [100.0%]  (fallthru)
;; Succ edge  20 [0.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 202
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
(note 135 134 136 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 19 arch/arm/kernel/unwind.c:309 (set (reg/f:SI 202)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 137 136 140 19 arch/arm/kernel/unwind.c:309 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 202)
        (nil)))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 136
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 137
;;      reg 25 { }
;;      reg 202 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  18 [0.0%] 
(code_label 140 137 141 20 56 "" [1 uses])

(note 141 140 143 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 143 141 144 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)
        (nil)))

(insn 144 143 145 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 1 r1)
        (reg:SI 172 [ D.15626 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 145 144 146 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 2 r2)
        (reg/v/f:SI 164 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(call_insn 146 145 147 20 arch/arm/kernel/unwind.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 147 146 150 20 arch/arm/kernel/unwind.c:313 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 144
;;      reg 172 { }
;;   UD chains for insn luid 2 uid 145
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 17 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 168 169 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 168 169 170
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 150 147 151 21 55 "" [0 uses])

(note 151 150 152 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 21 arch/arm/kernel/unwind.c:317 (set (reg/f:SI 170 [ D.15643 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 169 [ D.15644 ])
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 168 [ D.15645 ])
        (and:SI (reg:SI 169 [ D.15644 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 155 154 156 21 arch/arm/kernel/unwind.c:317 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 156 155 157 21 arch/arm/kernel/unwind.c:317 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 152
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 153
;;      reg 170 { }
;;   UD chains for insn luid 2 uid 154
;;      reg 169 { }
;;   UD chains for insn luid 3 uid 155
;;      reg 168 { }
;;   UD chains for insn luid 4 uid 156
;;      reg 24 { }


;; Succ edge  22 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 204 205
;; live  kill	

;; Pred edge  21 [28.0%]  (fallthru)
(note 157 156 158 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 22 arch/arm/kernel/unwind.c:318 (set (reg:SI 204)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 22 arch/arm/kernel/unwind.c:318 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 160 159 161 22 arch/arm/kernel/unwind.c:319 (set (reg:SI 205)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 164 22 arch/arm/kernel/unwind.c:319 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 205)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
;; End of basic block 22 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 159
;;      reg 25 { }
;;      reg 204 { }
;;   UD chains for insn luid 3 uid 161
;;      reg 25 { }
;;      reg 205 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [72.0%] 
(code_label 164 161 165 23 57 "" [1 uses])

(note 165 164 166 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 23 arch/arm/kernel/unwind.c:320 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2130706432 [0xffffffff81000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ D.15645 ])
        (nil)))

(jump_insn 167 166 168 23 arch/arm/kernel/unwind.c:320 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 166
;;      reg 168 { }
;;   UD chains for insn luid 1 uid 167
;;      reg 24 { }


;; Succ edge  24 [100.0%]  (fallthru)
;; Succ edge  25 [0.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  def 	 206 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 170 175
;; live  gen 	 206 208 209 210 211
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
(note 168 167 169 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 24 arch/arm/kernel/unwind.c:321 (set (reg:SI 206)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 172 24 arch/arm/kernel/unwind.c:321 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 172 170 173 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 209)
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(insn 173 172 174 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 208)
        (and:SI (reg:SI 209)
            (const_int 16711680 [0xff0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))

(insn 174 173 175 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 208)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 175 174 176 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 211)
        (plus:SI (reg:SI 210)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 176 175 179 24 arch/arm/kernel/unwind.c:322 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
;; End of basic block 24 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 170
;;      reg 25 { }
;;      reg 206 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 208 { }
;;   UD chains for insn luid 5 uid 175
;;      reg 210 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 25 { }
;;      reg 211 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u237(11){ }u238(13){ }u239(25){ }u240(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  23 [0.0%] 
(code_label 179 176 180 25 59 "" [1 uses])

(note 180 179 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 180 183 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)
        (nil)))

(insn 183 182 184 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 1 r1)
        (reg:SI 169 [ D.15644 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ D.15644 ])
        (nil)))

(insn 184 183 185 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 2 r2)
        (reg/f:SI 170 [ D.15643 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(call_insn 185 184 186 25 arch/arm/kernel/unwind.c:324 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 186 185 429 25 arch/arm/kernel/unwind.c:326 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 183
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 184
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 185
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 74) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u248(11){ }u249(13){ }u250(25){ }u251(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 146 213
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 141 146 213
;; live  kill	 14 [lr]

;; Pred edge  74 [97.8%] 
(code_label 429 186 189 26 80 "" [1 uses])

(note 189 429 190 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 191 26 arch/arm/kernel/unwind.c:187 (set (reg/f:SI 213)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 191 190 192 26 arch/arm/kernel/unwind.c:187 (set (reg:SI 0 r0)
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 192 191 193 26 arch/arm/kernel/unwind.c:187 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 193 192 194 26 arch/arm/kernel/unwind.c:187 (set (reg/v:SI 146 [ insn ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 194 193 195 26 arch/arm/kernel/unwind.c:191 (set (reg:SI 141 [ D.15954 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 192 [0xc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 195 194 196 26 arch/arm/kernel/unwind.c:191 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 196 195 197 26 arch/arm/kernel/unwind.c:191 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 190
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 191
;;      reg 213 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 192
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 193
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 146 { }
;;   UD chains for insn luid 5 uid 195
;;      reg 141 { }
;;   UD chains for insn luid 6 uid 196
;;      reg 24 { }


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 214 215 216 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 214 215 216 217 218
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 197 196 198 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 199 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 215 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 214)
        (plus:SI (reg:SI 215 [ ctrl.vrs+52 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 215 [ ctrl.vrs+52 ])
        (nil)))

(insn 200 199 201 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 216)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 201 200 202 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 202 201 203 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 218)
        (plus:SI (reg:SI 214)
            (reg:SI 217))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg:SI 214)
            (nil))))

(insn 203 202 206 27 arch/arm/kernel/unwind.c:192 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 218)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
;; End of basic block 27 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 198
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 199
;;      reg 215 { }
;;   UD chains for insn luid 2 uid 200
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 201
;;      reg 216 { }
;;   UD chains for insn luid 4 uid 202
;;      reg 214 { }
;;      reg 217 { }
;;   UD chains for insn luid 5 uid 203
;;      reg 25 { }
;;      reg 218 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u273(11){ }u274(13){ }u275(25){ }u276(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [50.0%] 
(code_label 206 203 207 28 60 "" [1 uses])

(note 207 206 208 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 28 arch/arm/kernel/unwind.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 64 [0x40]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.15954 ])
        (nil)))

(jump_insn 209 208 210 28 arch/arm/kernel/unwind.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 208
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 209
;;      reg 24 { }


;; Succ edge  29 [28.0%]  (fallthru)
;; Succ edge  30 [72.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 219 220 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 219 220 221 222 223
;; live  kill	

;; Pred edge  28 [28.0%]  (fallthru)
(note 210 209 211 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 220 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 219)
        (plus:SI (reg:SI 220 [ ctrl.vrs+52 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 220 [ ctrl.vrs+52 ])
        (nil)))

(insn 213 212 214 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 221)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 214 213 215 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 222)
        (and:SI (reg:SI 221)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(insn 215 214 216 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 223)
        (minus:SI (reg:SI 219)
            (reg:SI 222))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_DEAD (reg:SI 219)
            (nil))))

(insn 216 215 219 29 arch/arm/kernel/unwind.c:194 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 223)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
;; End of basic block 29 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 211
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 212
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 213
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 214
;;      reg 221 { }
;;   UD chains for insn luid 4 uid 215
;;      reg 219 { }
;;      reg 222 { }
;;   UD chains for insn luid 5 uid 216
;;      reg 25 { }
;;      reg 223 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u291(11){ }u292(13){ }u293(25){ }u294(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  28 [72.0%] 
(code_label 219 216 220 30 62 "" [1 uses])

(note 220 219 221 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 30 arch/arm/kernel/unwind.c:195 (set (reg:SI 142 [ D.15946 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 222 221 223 30 arch/arm/kernel/unwind.c:195 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 128 [0x80]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 223 222 224 30 arch/arm/kernel/unwind.c:195 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 271)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 30 -> ( 31 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 221
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 222
;;      reg 142 { }
;;   UD chains for insn luid 2 uid 223
;;      reg 24 { }


;; Succ edge  31 [13.7%]  (fallthru)
;; Succ edge  39 [86.3%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u298(11){ }u299(13){ }u300(25){ }u301(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 143 144 147 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;; live  gen 	 0 [r0] 24 [cc] 135 136 143 144 147 225
;; live  kill	 14 [lr]

;; Pred edge  30 [13.7%]  (fallthru)
(note 224 223 225 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 31 arch/arm/kernel/unwind.c:197 (set (reg:SI 136 [ temp.538 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 228 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 143 [ D.15945 ])
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 228 226 229 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 0 r0)
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 229 228 230 31 arch/arm/kernel/unwind.c:200 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 230 229 231 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 144 [ D.15944 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 231 230 232 31 arch/arm/kernel/unwind.c:200 (set (reg/v:SI 135 [ insn.539 ])
        (ior:SI (reg:SI 144 [ D.15944 ])
            (reg:SI 143 [ D.15945 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 144 [ D.15944 ])
        (expr_list:REG_DEAD (reg:SI 143 [ D.15945 ])
            (nil))))

(insn 232 231 233 31 arch/arm/kernel/unwind.c:201 (set (reg:SI 225)
        (ashift:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 233 232 234 31 arch/arm/kernel/unwind.c:201 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg:SI 225)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 135 [ insn.539 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 234 233 235 31 arch/arm/kernel/unwind.c:202 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 235 234 236 31 arch/arm/kernel/unwind.c:202 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 225
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 226
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 228
;;      reg 213 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 229
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 230
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 231
;;      reg 143 { }
;;      reg 144 { }
;;   UD chains for insn luid 6 uid 232
;;      reg 135 { }
;;   UD chains for insn luid 7 uid 233
;;      reg 225 { }
;;   eq_note reg 135 { }
;;   UD chains for insn luid 8 uid 234
;;      reg 147 { }
;;   UD chains for insn luid 9 uid 235
;;      reg 24 { }


;; Succ edge  32 [0.0%]  (fallthru,loop_exit)
;; Succ edge  33 [100.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u318(11){ }u319(13){ }u320(25){ }u321(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  31 [0.0%]  (fallthru,loop_exit)
(note 236 235 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 238 236 239 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)
        (nil)))

(insn 239 238 240 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ insn.539 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(call_insn 240 239 241 32 arch/arm/kernel/unwind.c:203 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 241 240 244 32 arch/arm/kernel/unwind.c:203 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 239
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 240
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u327(11){ }u328(13){ }u329(25){ }u330(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 213
;; lr  def 	 140 148 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;; live  gen 	 140 148 149
;; live  kill	

;; Pred edge  31 [100.0%] 
(code_label 244 241 245 33 64 "" [1 uses])

(note 245 244 246 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 33 arch/arm/kernel/unwind.c:197 (set (reg/v/f:SI 148 [ vsp ])
        (reg:SI 136 [ temp.538 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ temp.538 ])
        (nil)))

(insn 247 246 248 33 arch/arm/kernel/unwind.c:209 (set (reg/v:SI 149 [ load_sp ])
        (and:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(insn 248 247 261 33 arch/arm/kernel/unwind.c:209 (set (reg:SI 140 [ ivtmp.497 ])
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 147 148 149 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 246
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 247
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 248
;;      reg 213 { }
;;   eq_note reg 25 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 76 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 227
;; live  in  	 140 147 148
;; live  gen 	 24 [cc] 227
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 261 248 249 34 66 "" [0 uses])

(note 249 261 250 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 34 arch/arm/kernel/unwind.c:211 (set (reg:SI 227)
        (and:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 251 250 252 34 arch/arm/kernel/unwind.c:211 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 227)
        (nil)))

(jump_insn 252 251 253 34 arch/arm/kernel/unwind.c:211 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 250
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 251
;;      reg 227 { }
;;   UD chains for insn luid 2 uid 252
;;      reg 24 { }


;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148
;; lr  def 	 148 228
;; live  in  	 140 147 148
;; live  gen 	 148 228
;; live  kill	

;; Pred edge  34 [50.0%]  (fallthru)
(note 253 252 254 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 255 35 arch/arm/kernel/unwind.c:212 (set (reg:SI 228)
        (mem:SI (reg/v/f:SI 148 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 35 arch/arm/kernel/unwind.c:212 (set (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.497 ])
                (const_int 16 [0x10])) [0 ctrl.vrs S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(insn 256 255 257 35 arch/arm/kernel/unwind.c:212 (set (reg/v/f:SI 148 [ vsp ])
        (plus:SI (reg/v/f:SI 148 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 35 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 254
;;      reg 148 { }
;;   UD chains for insn luid 1 uid 255
;;      reg 140 { }
;;      reg 228 { }
;;   UD chains for insn luid 2 uid 256
;;      reg 148 { }


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 34 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  def 	 24 [cc] 140 147
;; live  in  	 140 147 148
;; live  gen 	 24 [cc] 140 147
;; live  kill	

;; Pred edge  34 [50.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
(code_label 257 256 258 36 65 "" [1 uses])

(note 258 257 259 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 36 arch/arm/kernel/unwind.c:213 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 260 259 262 36 arch/arm/kernel/unwind.c:213 (set (reg:SI 140 [ ivtmp.497 ])
        (plus:SI (reg:SI 140 [ ivtmp.497 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 262 260 263 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 263 262 480 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 480)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 36 -> ( 76 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 259
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 260
;;      reg 140 { }
;;   UD chains for insn luid 2 uid 262
;;      reg 147 { }
;;   UD chains for insn luid 3 uid 263
;;      reg 24 { }


;; Succ edge  76 [91.7%]  (dfs_back)
;; Succ edge  37 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 36) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 140 147 148
;; live  gen 	
;; live  kill	

;; Pred edge  36 [91.7%]  (dfs_back)
(code_label 480 263 479 76 83 "" [1 uses])

(note 479 480 264 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 76 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u358(11){ }u359(13){ }u360(25){ }u361(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 149 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  36 [8.3%]  (fallthru,loop_exit)
(note 264 479 265 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 265 264 266 37 arch/arm/kernel/unwind.c:216 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ load_sp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ load_sp ])
        (nil)))

(jump_insn 266 265 267 37 arch/arm/kernel/unwind.c:216 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 419)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 37 -> ( 38 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 265
;;      reg 149 { }
;;   UD chains for insn luid 1 uid 266
;;      reg 24 { }


;; Succ edge  38 [50.0%]  (fallthru)
;; Succ edge  65 [50.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u364(11){ }u365(13){ }u366(25){ }u367(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  37 [50.0%]  (fallthru)
(note 267 266 268 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 271 38 arch/arm/kernel/unwind.c:217 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 148 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 148 [ vsp ])
        (nil)))
;; End of basic block 38 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 268
;;      reg 25 { }
;;      reg 148 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  30 [86.3%] 
(code_label 271 268 272 39 63 "" [1 uses])

(note 272 271 273 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 273 272 274 39 arch/arm/kernel/unwind.c:218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 144 [0x90]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 274 273 275 39 arch/arm/kernel/unwind.c:218 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 39 -> ( 40 42)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 273
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 274
;;      reg 24 { }


;; Succ edge  40 [28.0%]  (fallthru)
;; Succ edge  42 [72.0%] 

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u376(11){ }u377(13){ }u378(25){ }u379(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 229
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc] 229
;; live  kill	

;; Pred edge  39 [28.0%]  (fallthru)
(note 275 274 276 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 276 275 277 40 arch/arm/kernel/unwind.c:219 (set (reg:SI 229)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 13 [0xd]))) 67 {*arm_andsi3_insn} (nil))

(insn 277 276 278 40 arch/arm/kernel/unwind.c:219 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 13 [0xd]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 229)
        (nil)))

(jump_insn 278 277 279 40 arch/arm/kernel/unwind.c:219 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 40 -> ( 41 49)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 276
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 277
;;      reg 229 { }
;;   UD chains for insn luid 2 uid 278
;;      reg 24 { }


;; Succ edge  41 [72.0%]  (fallthru)
;; Succ edge  49 [28.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u383(11){ }u384(13){ }u385(25){ }u386(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 230 232 233 234 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 230 232 233 234 235
;; live  kill	

;; Pred edge  40 [72.0%]  (fallthru)
(note 279 278 280 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 282 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 230)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 282 280 283 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 232)
        (ashift:SI (reg:SI 230)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 230)
        (nil)))

(insn 283 282 284 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 233)
        (plus:SI (reg/f:SI 25 sfp)
            (reg:SI 232))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 284 283 285 41 arch/arm/kernel/unwind.c:220 (set (reg/f:SI 234)
        (plus:SI (reg:SI 233)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 233)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(insn 285 284 286 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 235)
        (mem/s/j:SI (reg/f:SI 234) [0 ctrl.vrs S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))

(insn 286 285 289 41 arch/arm/kernel/unwind.c:220 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 235)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
;; End of basic block 41 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 280
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 230 { }
;;   UD chains for insn luid 2 uid 283
;;      reg 25 { }
;;      reg 232 { }
;;   UD chains for insn luid 3 uid 284
;;      reg 233 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 4 uid 285
;;      reg 234 { }
;;   UD chains for insn luid 5 uid 286
;;      reg 25 { }
;;      reg 235 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u396(11){ }u397(13){ }u398(25){ }u399(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  39 [72.0%] 
(code_label 289 286 290 42 67 "" [1 uses])

(note 290 289 291 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 291 290 292 42 arch/arm/kernel/unwind.c:221 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 160 [0xa0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.15946 ])
        (nil)))

(jump_insn 292 291 293 42 arch/arm/kernel/unwind.c:221 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6895 [0x1aef])
            (nil))))
;; End of basic block 42 -> ( 43 49)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 291
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 292
;;      reg 24 { }


;; Succ edge  43 [31.1%]  (fallthru)
;; Succ edge  49 [69.0%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u402(11){ }u403(13){ }u404(25){ }u405(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 138 151
;; live  kill	

;; Pred edge  42 [31.1%]  (fallthru)
(note 293 292 294 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 43 arch/arm/kernel/unwind.c:222 (set (reg:SI 138 [ ivtmp.511 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 308 43 arch/arm/kernel/unwind.c:226 (set (reg/v:SI 151 [ reg ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 43 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 294
;;      reg 25 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 45) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u407(11){ }u408(13){ }u409(25){ }u410(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151
;; lr  def 	 151 236 237 238
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  gen 	 151 236 237 238
;; live  kill	

;; Pred edge  45 [92.3%] 
(code_label 308 295 298 44 70 "" [1 uses])

(note 298 308 299 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 300 44 arch/arm/kernel/unwind.c:227 (set (reg/f:SI 236)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 300 299 301 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 237)
        (ashift:SI (reg/v:SI 151 [ reg ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 301 300 302 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 238)
        (mem:SI (plus:SI (reg:SI 138 [ ivtmp.511 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 44 arch/arm/kernel/unwind.c:227 (set (mem/s/j:SI (plus:SI (reg/f:SI 236)
                (reg:SI 237)) [0 ctrl.vrs S4 A32])
        (reg:SI 238)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_DEAD (reg:SI 237)
            (expr_list:REG_DEAD (reg/f:SI 236)
                (nil)))))

(insn 303 302 304 44 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg/v:SI 151 [ reg ])
        (plus:SI (reg/v:SI 151 [ reg ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 300
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 301
;;      reg 138 { }
;;   UD chains for insn luid 3 uid 302
;;      reg 236 { }
;;      reg 237 { }
;;      reg 238 { }
;;   UD chains for insn luid 4 uid 303
;;      reg 151 { }


;; Succ edge  45 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; lr  def 	 24 [cc] 138 239 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  gen 	 24 [cc] 138 239 240
;; live  kill	

;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru,dfs_back)
(code_label 304 303 305 45 69 "" [0 uses])

(note 305 304 307 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 307 305 309 45 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg:SI 138 [ ivtmp.511 ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 309 307 310 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 239)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 310 309 311 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 240)
        (plus:SI (reg:SI 239)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 239)
        (nil)))

(insn 311 310 312 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ reg ])
            (reg:SI 240))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(jump_insn 312 311 313 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 308)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9231 [0x240f])
            (nil))))
;; End of basic block 45 -> ( 44 46)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 307
;;      reg 138 { }
;;   UD chains for insn luid 1 uid 309
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 310
;;      reg 239 { }
;;   UD chains for insn luid 3 uid 311
;;      reg 151 { }
;;      reg 240 { }
;;   UD chains for insn luid 4 uid 312
;;      reg 24 { }


;; Succ edge  44 [92.3%] 
;; Succ edge  46 [7.7%]  (fallthru,loop_exit)

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u429(11){ }u430(13){ }u431(25){ }u432(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146
;; lr  def 	 24 [cc] 150 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 165 166 175
;; live  gen 	 24 [cc] 150 241
;; live  kill	

;; Pred edge  45 [7.7%]  (fallthru,loop_exit)
(note 313 312 314 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 314 313 315 46 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg/v/f:SI 150 [ vsp ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 315 314 316 46 arch/arm/kernel/unwind.c:228 (set (reg:SI 241)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 316 315 317 46 arch/arm/kernel/unwind.c:228 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 241)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(jump_insn 317 316 318 46 arch/arm/kernel/unwind.c:228 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 322)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 46 -> ( 47 48)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 150 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 314
;;      reg 138 { }
;;   UD chains for insn luid 1 uid 315
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 316
;;      reg 241 { }
;;   UD chains for insn luid 3 uid 317
;;      reg 24 { }


;; Succ edge  47 [50.0%]  (fallthru)
;; Succ edge  48 [50.0%] 

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u437(11){ }u438(13){ }u439(25){ }u440(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 150 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150
;; lr  def 	 150 242
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166 175
;; live  gen 	 150 242
;; live  kill	

;; Pred edge  46 [50.0%]  (fallthru)
(note 318 317 319 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 319 318 320 47 arch/arm/kernel/unwind.c:229 (set (reg:SI 242)
        (mem:SI (reg/v/f:SI 150 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))

(insn 320 319 321 47 arch/arm/kernel/unwind.c:229 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 242)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 242)
        (nil)))

(insn 321 320 322 47 arch/arm/kernel/unwind.c:229 (set (reg/v/f:SI 150 [ vsp ])
        (reg:SI 138 [ ivtmp.511 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ ivtmp.511 ])
        (nil)))
;; End of basic block 47 -> ( 48)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 319
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 320
;;      reg 25 { }
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 321
;;      reg 138 { }


;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 46 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u445(11){ }u446(13){ }u447(25){ }u448(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  46 [50.0%] 
;; Pred edge  47 [100.0%]  (fallthru)
(code_label 322 321 323 48 71 "" [1 uses])

(note 323 322 324 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 324 323 327 48 arch/arm/kernel/unwind.c:230 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 150 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))
;; End of basic block 48 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 324
;;      reg 25 { }
;;      reg 150 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 42 40) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u451(11){ }u452(13){ }u453(25){ }u454(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  42 [69.0%] 
;; Pred edge  40 [28.0%] 
(code_label 327 324 328 49 68 "" [2 uses])

(note 328 327 329 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 49 arch/arm/kernel/unwind.c:231 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 176 [0xb0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 330 329 331 49 arch/arm/kernel/unwind.c:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 344)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 49 -> ( 50 53)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 329
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 24 { }


;; Succ edge  50 [28.0%]  (fallthru)
;; Succ edge  53 [72.0%] 

;; Start of basic block ( 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u457(11){ }u458(13){ }u459(25){ }u460(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 243
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 243
;; live  kill	

;; Pred edge  49 [28.0%]  (fallthru)
(note 331 330 332 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 332 331 333 50 arch/arm/kernel/unwind.c:232 (set (reg:SI 243 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 333 332 334 50 arch/arm/kernel/unwind.c:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 243 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 243 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 334 333 335 50 arch/arm/kernel/unwind.c:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 338)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 50 -> ( 51 52)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 332
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 333
;;      reg 243 { }
;;   UD chains for insn luid 2 uid 334
;;      reg 24 { }


;; Succ edge  51 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 50) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u464(11){ }u465(13){ }u466(25){ }u467(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 244
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 244
;; live  kill	

;; Pred edge  50 [50.0%]  (fallthru)
(note 335 334 336 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 336 335 337 51 arch/arm/kernel/unwind.c:233 (set (reg:SI 244 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 337 336 338 51 arch/arm/kernel/unwind.c:233 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 244 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 51 -> ( 52)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 336
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 337
;;      reg 25 { }
;;      reg 244 { }


;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 50 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u471(11){ }u472(13){ }u473(25){ }u474(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 245
;; live  kill	

;; Pred edge  50 [50.0%] 
;; Pred edge  51 [100.0%]  (fallthru)
(code_label 338 337 339 52 73 "" [1 uses])

(note 339 338 340 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 340 339 341 52 arch/arm/kernel/unwind.c:235 (set (reg:SI 245)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 341 340 344 52 arch/arm/kernel/unwind.c:235 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 52 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 341
;;      reg 25 { }
;;      reg 245 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 49) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  49 [72.0%] 
(code_label 344 341 345 53 72 "" [1 uses])

(note 345 344 346 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 346 345 347 53 arch/arm/kernel/unwind.c:236 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 177 [0xb1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 347 346 348 53 arch/arm/kernel/unwind.c:236 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 394)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 53 -> ( 54 62)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 346
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 347
;;      reg 24 { }


;; Succ edge  54 [13.7%]  (fallthru)
;; Succ edge  62 [86.3%] 

;; Start of basic block ( 53) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u483(11){ }u484(13){ }u485(25){ }u486(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 152 246
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 134 152 246
;; live  kill	 14 [lr]

;; Pred edge  53 [13.7%]  (fallthru)
(note 348 347 349 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 349 348 350 54 arch/arm/kernel/unwind.c:237 (set (reg/f:SI 246)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 350 349 351 54 arch/arm/kernel/unwind.c:237 (set (reg:SI 0 r0)
        (reg/f:SI 246)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 246)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 351 350 352 54 arch/arm/kernel/unwind.c:237 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 352 351 353 54 arch/arm/kernel/unwind.c:237 (set (reg/v:SI 152 [ mask ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 353 352 354 54 arch/arm/kernel/unwind.c:238 (set (reg:SI 134 [ temp.542 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 354 353 355 54 arch/arm/kernel/unwind.c:241 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 355 354 356 54 arch/arm/kernel/unwind.c:241 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 360)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 54 -> ( 56 55)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 349
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 350
;;      reg 246 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 351
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 352
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 353
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 354
;;      reg 152 { }
;;   UD chains for insn luid 6 uid 355
;;      reg 24 { }


;; Succ edge  56 [0.0%]  (loop_exit)
;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u496(11){ }u497(13){ }u498(25){ }u499(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175
;; live  gen 	 24 [cc] 247
;; live  kill	

;; Pred edge  54 [100.0%]  (fallthru)
(note 356 355 357 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 357 356 358 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:SI 247)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 358 357 359 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 247)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 359 358 360 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 55 -> ( 56 57)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 357
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 358
;;      reg 247 { }
;;   UD chains for insn luid 2 uid 359
;;      reg 24 { }


;; Succ edge  56 [0.0%]  (fallthru,loop_exit)
;; Succ edge  57 [100.0%] 

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1] 163 249
;; live  kill	 14 [lr]

;; Pred edge  54 [0.0%]  (loop_exit)
;; Pred edge  55 [0.0%]  (fallthru,loop_exit)
(code_label 360 359 361 56 75 "" [1 uses])

(note 361 360 363 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 363 361 364 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 249)
        (ior:SI (reg/v:SI 152 [ mask ])
            (const_int 45312 [0xb100]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ mask ])
        (nil)))

(insn 364 363 365 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)
        (nil)))

(insn 365 364 366 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 1 r1)
        (reg:SI 249)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(call_insn 366 365 367 56 arch/arm/kernel/unwind.c:242 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 367 366 370 56 arch/arm/kernel/unwind.c:242 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 363
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 365
;;      reg 249 { }
;;   UD chains for insn luid 3 uid 366
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 55) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u513(11){ }u514(13){ }u515(25){ }u516(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 247
;; lr  def 	 139 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;; live  gen 	 139 153
;; live  kill	

;; Pred edge  55 [100.0%] 
(code_label 370 367 371 57 76 "" [1 uses])

(note 371 370 372 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 372 371 373 57 arch/arm/kernel/unwind.c:238 (set (reg/v/f:SI 153 [ vsp ])
        (reg:SI 134 [ temp.542 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ temp.542 ])
        (nil)))

(insn 373 372 387 57 arch/arm/kernel/unwind.c:238 (set (reg:SI 139 [ ivtmp.505 ])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 57 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 372
;;      reg 134 { }
;;   UD chains for insn luid 1 uid 373
;;      reg 247 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 77 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u519(11){ }u520(13){ }u521(25){ }u522(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 250
;; live  in  	 139 152 153
;; live  gen 	 24 [cc] 250
;; live  kill	
;; rd  in  	(7)
1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(2)
0, 5
;; rd  kill	(3)
0, 1, 5

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%]  (fallthru)
(code_label 387 373 374 58 78 "" [0 uses])

(note 374 387 375 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 375 374 376 58 arch/arm/kernel/unwind.c:249 (set (reg:SI 250)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 376 375 377 58 arch/arm/kernel/unwind.c:249 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 377 376 378 58 arch/arm/kernel/unwind.c:249 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 383)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;; rd  out 	(7)
0, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 375
;;      reg 152 { d3(bb 60 insn 385) }
;;   UD chains for insn luid 1 uid 376
;;      reg 250 { d5(bb 58 insn 375) }
;;   UD chains for insn luid 2 uid 377
;;      reg 24 { d0(bb 58 insn 376) }


;; Succ edge  59 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u526(11){ }u527(13){ }u528(25){ }u529(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 153
;; lr  def 	 153 251 252
;; live  in  	 139 152 153
;; live  gen 	 153 251 252
;; live  kill	
;; rd  in  	(7)
0, 2, 3, 4, 5, 6, 7
;; rd  gen 	(3)
4, 6, 7
;; rd  kill	(3)
4, 6, 7

;; Pred edge  58 [50.0%]  (fallthru)
(note 378 377 379 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 379 378 380 59 arch/arm/kernel/unwind.c:250 (set (reg/f:SI 251)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 380 379 381 59 arch/arm/kernel/unwind.c:250 (set (reg:SI 252)
        (mem:SI (reg/v/f:SI 153 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 381 380 382 59 arch/arm/kernel/unwind.c:250 (set (mem/s/j:SI (plus:SI (reg/f:SI 251)
                (reg:SI 139 [ ivtmp.505 ])) [0 ctrl.vrs S4 A32])
        (reg:SI 252)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_DEAD (reg/f:SI 251)
            (nil))))

(insn 382 381 383 59 arch/arm/kernel/unwind.c:250 (set (reg/v/f:SI 153 [ vsp ])
        (plus:SI (reg/v/f:SI 153 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;; rd  out 	(7)
0, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 153 { d4(bb 59 insn 382) }
;;   UD chains for insn luid 2 uid 381
;;      reg 139 { d2(bb 60 insn 386) }
;;      reg 251 { d6(bb 59 insn 379) }
;;      reg 252 { d7(bb 59 insn 380) }
;;   UD chains for insn luid 3 uid 382
;;      reg 153 { d4(bb 59 insn 382) }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152
;; lr  def 	 24 [cc] 139 152
;; live  in  	 139 152 153
;; live  gen 	 24 [cc] 139 152
;; live  kill	
;; rd  in  	(7)
0, 2, 3, 4, 5, 6, 7
;; rd  gen 	(3)
1, 2, 3
;; rd  kill	(4)
0, 1, 2, 3

;; Pred edge  58 [50.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 383 382 384 60 77 "" [1 uses])

(note 384 383 385 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 385 384 386 60 arch/arm/kernel/unwind.c:251 (set (reg/v:SI 152 [ mask ])
        (lshiftrt:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 386 385 388 60 arch/arm/kernel/unwind.c:251 (set (reg:SI 139 [ ivtmp.505 ])
        (plus:SI (reg:SI 139 [ ivtmp.505 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 388 386 389 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 389 388 482 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 482)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9375 [0x249f])
            (nil))))
;; End of basic block 60 -> ( 77 61)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;; rd  out 	(7)
1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 385
;;      reg 152 { d3(bb 60 insn 385) }
;;   UD chains for insn luid 1 uid 386
;;      reg 139 { d2(bb 60 insn 386) }
;;   UD chains for insn luid 2 uid 388
;;      reg 152 { d3(bb 60 insn 385) }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { d1(bb 60 insn 388) }


;; Succ edge  77 [93.8%]  (dfs_back)
;; Succ edge  61 [6.2%]  (fallthru,loop_exit)

;; Start of basic block ( 60) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 139 152 153
;; live  gen 	
;; live  kill	
;; rd  in  	(7)
1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  60 [93.8%]  (dfs_back)
(code_label 482 389 481 77 84 "" [1 uses])

(note 481 482 390 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 77 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;; rd  out 	(7)
1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u544(11){ }u545(13){ }u546(25){ }u547(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  60 [6.2%]  (fallthru,loop_exit)
(note 390 481 391 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 394 61 arch/arm/kernel/unwind.c:254 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 153 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 153 [ vsp ])
        (nil)))
;; End of basic block 61 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 25 { }
;;      reg 153 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 53) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u550(11){ }u551(13){ }u552(25){ }u553(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  53 [86.3%] 
(code_label 394 391 395 62 74 "" [1 uses])

(note 395 394 396 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 396 395 397 62 arch/arm/kernel/unwind.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 178 [0xb2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 397 396 398 62 arch/arm/kernel/unwind.c:255 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 410)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 62 -> ( 63 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 396
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 397
;;      reg 24 { }


;; Succ edge  63 [100.0%]  (fallthru)
;; Succ edge  64 [0.0%]  (loop_exit)

;; Start of basic block ( 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154 253 254 255 256 257
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 154 253 254 255 256 257
;; live  kill	 14 [lr]

;; Pred edge  62 [100.0%]  (fallthru)
(note 398 397 399 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 399 398 400 63 arch/arm/kernel/unwind.c:256 (set (reg/f:SI 253)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 400 399 401 63 arch/arm/kernel/unwind.c:256 (set (reg:SI 0 r0)
        (reg/f:SI 253)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 401 400 402 63 arch/arm/kernel/unwind.c:256 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 402 401 403 63 arch/arm/kernel/unwind.c:256 (set (reg/v:SI 154 [ uleb128 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 403 402 404 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 255 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 404 403 405 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 254)
        (plus:SI (reg:SI 255 [ ctrl.vrs+52 ])
            (const_int 516 [0x204]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 255 [ ctrl.vrs+52 ])
        (nil)))

(insn 405 404 406 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 256)
        (ashift:SI (reg/v:SI 154 [ uleb128 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 154 [ uleb128 ])
        (nil)))

(insn 406 405 407 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 257)
        (plus:SI (reg:SI 254)
            (reg:SI 256))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 256)
        (expr_list:REG_DEAD (reg:SI 254)
            (nil))))

(insn 407 406 410 63 arch/arm/kernel/unwind.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 257)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
;; End of basic block 63 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 399
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 400
;;      reg 253 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 401
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 402
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 403
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 404
;;      reg 255 { }
;;   UD chains for insn luid 6 uid 405
;;      reg 154 { }
;;   UD chains for insn luid 7 uid 406
;;      reg 254 { }
;;      reg 256 { }
;;   UD chains for insn luid 8 uid 407
;;      reg 25 { }
;;      reg 257 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 62) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u573(11){ }u574(13){ }u575(25){ }u576(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  62 [0.0%]  (loop_exit)
(code_label 410 407 411 64 79 "" [1 uses])

(note 411 410 413 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 413 411 414 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)
        (nil)))

(insn 414 413 415 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ insn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(call_insn 415 414 416 64 arch/arm/kernel/unwind.c:260 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 416 415 419 64 arch/arm/kernel/unwind.c:260 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 64 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 414
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 415
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 27 29 61 37 38 41 48 52 63) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u582(11){ }u583(13){ }u584(25){ }u585(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 167
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  37 [50.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru)
(code_label 419 416 420 65 61 "" [1 uses])

(note 420 419 421 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 421 420 422 65 arch/arm/kernel/unwind.c:333 (set (reg:SI 167 [ D.15661 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 422 421 423 65 arch/arm/kernel/unwind.c:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 165 [ low ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 423 422 424 65 arch/arm/kernel/unwind.c:333 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil))))
;; End of basic block 65 -> ( 72 66)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 421
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 422
;;      reg 165 { }
;;      reg 167 { }
;;   UD chains for insn luid 2 uid 423
;;      reg 24 { }


;; Succ edge  72 [2.2%]  (loop_exit)
;; Succ edge  66 [97.8%]  (fallthru)

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u590(11){ }u591(13){ }u592(25){ }u593(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 167
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  65 [97.8%]  (fallthru)
(note 424 423 425 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 425 424 426 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 166 [ high ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 167 [ D.15661 ])
        (nil)))

(jump_insn 426 425 478 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1400 [0x578])
            (nil))))
;; End of basic block 66 -> ( 72 75)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 425
;;      reg 166 { }
;;      reg 167 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 24 { }


;; Succ edge  72 [14.0%]  (loop_exit)
;; Succ edge  75 [86.0%]  (fallthru,dfs_back)

;; Start of basic block ( 66) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  66 [86.0%]  (fallthru,dfs_back)
(note 478 426 427 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 75 -> ( 74)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 24 22) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u597(11){ }u598(13){ }u599(25){ }u600(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 427 478 428 67 58 "" [0 uses])

(note 428 427 477 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 67 -> ( 74)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 67 75) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 259
;; live  in  	
;; live  gen 	 24 [cc] 259
;; live  kill	

;; Pred edge  67 [100.0%]  (fallthru)
;; Pred edge  75 [100.0%]  (fallthru)
(note 477 428 430 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 430 477 431 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:SI 259 [ ctrl.entries ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 431 430 432 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 259 [ ctrl.entries ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ ctrl.entries ])
        (nil)))

(jump_insn 432 431 433 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 429)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil))))
;; End of basic block 74 -> ( 26 68)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 430
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 431
;;      reg 259 { }
;;   UD chains for insn luid 2 uid 432
;;      reg 24 { }


;; Succ edge  26 [97.8%] 
;; Succ edge  68 [2.2%]  (fallthru,loop_exit)

;; Start of basic block ( 74) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u604(11){ }u605(13){ }u606(25){ }u607(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 260
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 260
;; live  kill	

;; Pred edge  74 [2.2%]  (fallthru,loop_exit)
(note 433 432 434 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 434 433 435 68 arch/arm/kernel/unwind.c:337 (set (reg:SI 260 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 435 434 436 68 arch/arm/kernel/unwind.c:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 260 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 260 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 436 435 437 68 arch/arm/kernel/unwind.c:337 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 440)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 68 -> ( 69 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 434
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 435
;;      reg 260 { }
;;   UD chains for insn luid 2 uid 436
;;      reg 24 { }


;; Succ edge  69 [50.0%]  (fallthru)
;; Succ edge  70 [50.0%] 

;; Start of basic block ( 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u611(11){ }u612(13){ }u613(25){ }u614(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 261
;; live  kill	

;; Pred edge  68 [50.0%]  (fallthru)
(note 437 436 438 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 438 437 439 69 arch/arm/kernel/unwind.c:338 (set (reg:SI 261 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 439 438 440 69 arch/arm/kernel/unwind.c:338 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 261 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 261 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 69 -> ( 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 438
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 439
;;      reg 25 { }
;;      reg 261 { }


;; Succ edge  70 [100.0%]  (fallthru)

;; Start of basic block ( 68 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u618(11){ }u619(13){ }u620(25){ }u621(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 24 [cc] 262 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 262 263
;; live  kill	

;; Pred edge  68 [50.0%] 
;; Pred edge  69 [100.0%]  (fallthru)
(code_label 440 439 441 70 81 "" [1 uses])

(note 441 440 442 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 442 441 443 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 262 [ <variable>.pc ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 443 442 444 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 263 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 444 443 445 70 arch/arm/kernel/unwind.c:341 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 262 [ <variable>.pc ])
            (reg:SI 263 [ ctrl.vrs+60 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 262 [ <variable>.pc ])
        (nil)))

(jump_insn 445 444 446 70 arch/arm/kernel/unwind.c:341 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 70 -> ( 72 71)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 442
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 443
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 444
;;      reg 262 { }
;;      reg 263 { }
;;   UD chains for insn luid 3 uid 445
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  71 [80.1%]  (fallthru)

;; Start of basic block ( 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u627(11){ }u628(13){ }u629(25){ }u630(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; lr  def 	 163 264 265 266
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; live  gen 	 163 264 265 266
;; live  kill	

;; Pred edge  70 [80.1%]  (fallthru)
(note 446 445 447 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 71 arch/arm/kernel/unwind.c:344 (set (reg:SI 264 [ ctrl.vrs+44 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 71 arch/arm/kernel/unwind.c:344 (set (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])
        (reg:SI 264 [ ctrl.vrs+44 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 264 [ ctrl.vrs+44 ])
        (nil)))

(insn 449 448 450 71 arch/arm/kernel/unwind.c:345 (set (reg:SI 265 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 450 449 451 71 arch/arm/kernel/unwind.c:345 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])
        (reg:SI 265 [ ctrl.vrs+52 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 265 [ ctrl.vrs+52 ])
        (nil)))

(insn 451 450 452 71 arch/arm/kernel/unwind.c:346 (set (reg:SI 266 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 71 arch/arm/kernel/unwind.c:346 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])
        (reg:SI 266 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 266 [ ctrl.vrs+56 ])
        (nil)))

(insn 454 452 455 71 arch/arm/kernel/unwind.c:347 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])
        (reg:SI 263 [ ctrl.vrs+60 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 263 [ ctrl.vrs+60 ])
        (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
            (nil))))

(insn 455 454 458 71 arch/arm/kernel/unwind.c:349 (set (reg/v:SI 163 [ urc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 71 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 447
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 448
;;      reg 175 { }
;;      reg 264 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 450
;;      reg 175 { }
;;      reg 265 { }
;;   UD chains for insn luid 4 uid 451
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 452
;;      reg 175 { }
;;      reg 266 { }
;;   UD chains for insn luid 6 uid 454
;;      reg 175 { }
;;      reg 263 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 2 65 15 70 66) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u643(11){ }u644(13){ }u645(25){ }u646(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 163
;; live  kill	

;; Pred edge  2 [61.0%] 
;; Pred edge  65 [2.2%]  (loop_exit)
;; Pred edge  15 [19.9%] 
;; Pred edge  70 [19.9%] 
;; Pred edge  66 [14.0%]  (loop_exit)
(code_label 458 455 459 72 45 "" [5 uses])

(note 459 458 460 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 460 459 461 72 arch/arm/kernel/unwind.c:288 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 72 14 32 64 20 71 25 56) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  72 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  64 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  71 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  56 [100.0%]  (fallthru)
(code_label 461 460 462 73 53 "" [0 uses])

(note 462 461 467 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 467 462 473 73 arch/arm/kernel/unwind.c:350 (set (reg/i:SI 0 r0)
        (reg/v:SI 163 [ urc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ urc ])
        (nil)))

(insn 473 467 0 73 arch/arm/kernel/unwind.c:350 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 73 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 467
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 473
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 379 is invariant (0), cost 24, depends on 
Decided to move invariant 0
deferring rescan insn with uid = 379.
deferring rescan insn with uid = 379.
deferring rescan insn with uid = 483.
changing bb of uid 379
  from 59 to 57
deferring rescan insn with uid = 381.
starting the processing of deferred insns
rescanning insn with uid = 379.
deleting insn with uid = 379.
rescanning insn with uid = 381.
deleting insn with uid = 381.
rescanning insn with uid = 483.
deleting insn with uid = 483.
ending the processing of deferred insns
setting blocks to analyze 44, 45
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 3 (0.038)
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 4 (0.051)
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 4 (0.051)


starting region dump


unwind_frame

Dataflow summary:
def_info->table_size = 8, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,121u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r270={1d,2u} 
;;    total ref usage 2735{2080d,645u,10e} in 285{269 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 138[1,1] 151[2,1] 236[3,1] 237[4,1] 238[5,1] 239[6,1] 240[7,1] 

( 45 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u407(11){ }u408(13){ }u409(25){ }u410(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151
;; lr  def 	 151 236 237 238
;; live  in  	 138 151
;; live  gen 	 151 236 237 238
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(4)
2, 3, 4, 5
;; rd  kill	(4)
2, 3, 4, 5
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; live  out 	 138 151
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 300
;;      reg 151 { d2(bb 44 insn 303) }
;;   UD chains for insn luid 2 uid 301
;;      reg 138 { d1(bb 45 insn 307) }
;;   UD chains for insn luid 3 uid 302
;;      reg 236 { d3(bb 44 insn 299) }
;;      reg 237 { d4(bb 44 insn 300) }
;;      reg 238 { d5(bb 44 insn 301) }
;;   UD chains for insn luid 4 uid 303
;;      reg 151 { d2(bb 44 insn 303) }

( 43 44 )->[45]->( 44 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; lr  def 	 24 [cc] 138 239 240
;; live  in  	 138 151
;; live  gen 	 24 [cc] 138 239 240
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(4)
0, 1, 6, 7
;; rd  kill	(4)
0, 1, 6, 7
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; live  out 	 138 151
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 307
;;      reg 138 { d1(bb 45 insn 307) }
;;   UD chains for insn luid 1 uid 309
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 310
;;      reg 239 { d6(bb 45 insn 309) }
;;   UD chains for insn luid 3 uid 311
;;      reg 151 { d2(bb 44 insn 303) }
;;      reg 240 { d7(bb 45 insn 310) }
;;   UD chains for insn luid 4 uid 312
;;      reg 24 { d0(bb 45 insn 311) }

*****starting processing of loop  ******


unwind_frame

Dataflow summary:
def_info->table_size = 8, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,121u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r270={1d,2u} 
;;    total ref usage 2735{2080d,645u,10e} in 285{269 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0
24[0,1] 138[1,1] 151[2,1] 236[3,1] 237[4,1] 238[5,1] 239[6,1] 240[7,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 173 175 176 177 178
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 165 166 173 175 176 177 178
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/unwind.c:275 (set (reg/v/f:SI 175 [ frame ])
        (reg:SI 0 r0 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ frame ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/unwind.c:281 (set (reg/v:SI 165 [ low ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 177)
        (plus:SI (reg/v:SI 165 [ low ])
            (const_int 8128 [0x1fc0]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 176)
        (plus:SI (reg:SI 177)
            (const_int 63 [0x3f]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 165 [ low ])
                (const_int 8191 [0x1fff]))
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 178)
        (and:SI (reg:SI 176)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/unwind.c:282 (set (reg/v:SI 166 [ high ])
        (and:SI (reg:SI 178)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (and:SI (reg:SI 176)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 12 11 13 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 13 12 14 2 arch/arm/kernel/unwind.c:287 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_text_address") [flags 0x41] <function_decl 0x10a58300 kernel_text_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 173 [ D.15618 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/unwind.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173 [ D.15618 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 173 [ D.15618 ])
        (nil)))

(jump_insn 16 15 17 2 arch/arm/kernel/unwind.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 72 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 165 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 177 { }
;;   eq_note reg 165 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 176 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 178 { }
;;   eq_note reg 176 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 0 { }
;;   UD chains for insn luid 9 uid 15
;;      reg 173 { }
;;   UD chains for insn luid 10 uid 16
;;      reg 24 { }


;; Succ edge  72 [61.0%] 
;; Succ edge  3 [39.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 137 155
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/kernel/unwind.c:290 (set (reg:SI 137 [ temp.525 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 21 3 arch/arm/kernel/unwind.c:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_kernel_text") [flags 0x41] <function_decl 0x10a58180 core_kernel_text>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 21 20 22 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 155 [ D.15905 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 22 21 23 3 arch/arm/kernel/unwind.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155 [ D.15905 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.15905 ])
        (nil)))

(jump_insn 23 22 24 3 arch/arm/kernel/unwind.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 18
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 19
;;      reg 137 { }
;;   UD chains for insn luid 2 uid 20
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 21
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 22
;;      reg 155 { }
;;   UD chains for insn luid 5 uid 23
;;      reg 24 { }


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 164
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%]  (fallthru)
(note 24 23 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 27 24 28 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 28 27 29 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 1 r1)
        (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 2 r2)
        (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))
        (nil)))

(call_insn 30 29 31 4 arch/arm/kernel/unwind.c:137 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 31 30 34 4 arch/arm/kernel/unwind.c:137 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 4 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 27
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 30
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 31
;;      reg 0 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 158 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 157 158 182
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%] 
(code_label 34 31 35 5 46 "" [1 uses])

(note 35 34 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 5 arch/arm/kernel/unwind.c:143 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(call_insn 38 37 39 5 arch/arm/kernel/unwind.c:143 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10ad9d00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 39 38 40 5 arch/arm/kernel/unwind.c:143 (set (reg/v:SI 157 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 40 39 41 5 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 81 5 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j/c:SI (reg/f:SI 182) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
            (nil))))
;; End of basic block 5 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 38
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 39
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 41
;;      reg 182 { }


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 24 [cc] 183
;; live  kill	

;; Pred edge  10 [95.5%] 
(code_label 81 41 44 6 51 "" [1 uses])

(note 44 81 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 6 arch/arm/kernel/unwind.c:145 (set (reg:SI 183 [ <variable>.begin_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 16 [0x10])) [0 <variable>.begin_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 6 arch/arm/kernel/unwind.c:145 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 183 [ <variable>.begin_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183 [ <variable>.begin_addr ])
        (nil)))

(jump_insn 47 46 48 6 arch/arm/kernel/unwind.c:145 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 45
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 46
;;      reg 137 { }
;;      reg 183 { }
;;   UD chains for insn luid 2 uid 47
;;      reg 24 { }


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 24 [cc] 184
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 7 arch/arm/kernel/unwind.c:146 (set (reg:SI 184 [ <variable>.end_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 20 [0x14])) [0 <variable>.end_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 7 arch/arm/kernel/unwind.c:146 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 184 [ <variable>.end_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184 [ <variable>.end_addr ])
        (nil)))

(jump_insn 51 50 52 7 arch/arm/kernel/unwind.c:146 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 49
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 50
;;      reg 137 { }
;;      reg 184 { }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { }


;; Succ edge  8 [4.5%]  (fallthru,loop_exit)
;; Succ edge  9 [95.5%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158 190
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 161 162 164 185 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 160 161 162 164 185 186
;; live  kill	 14 [lr]

;; Pred edge  7 [4.5%]  (fallthru,loop_exit)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 186 [ <variable>.stop ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 12 [0xc])) [0 <variable>.stop+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 185)
        (plus:SI (reg/f:SI 186 [ <variable>.stop ])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 186 [ <variable>.stop ])
        (nil)))

(insn 55 54 56 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 56 55 57 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 8 [0x8])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 2 r2)
        (reg/f:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 185)
        (nil)))

(call_insn 58 57 59 8 arch/arm/kernel/unwind.c:147 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 59 58 60 8 arch/arm/kernel/unwind.c:147 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 60 59 61 8 include/linux/list.h:101 (set (reg/f:SI 161 [ D.15897 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 8 include/linux/list.h:101 (set (reg/f:SI 162 [ D.15896 ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 8 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ D.15896 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 161 [ D.15897 ])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 65 8 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 161 [ D.15897 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 162 [ D.15896 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 162 [ D.15896 ])
        (expr_list:REG_DEAD (reg/f:SI 161 [ D.15897 ])
            (nil))))

(insn 65 63 66 8 include/linux/list.h:62 (set (reg/f:SI 160 [ D.15898 ])
        (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
        (nil)))

(insn 66 65 67 8 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 160 [ D.15898 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 69 8 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])
        (reg/f:SI 160 [ D.15898 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 160 [ D.15898 ])
        (nil)))

(insn 69 67 71 8 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/f:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 71 69 74 8 include/linux/list.h:44 (set (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v/f:SI 158 [ table ])
            (nil))))
;; End of basic block 8 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 53
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 54
;;      reg 186 { }
;;   UD chains for insn luid 2 uid 55
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 56
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 57
;;      reg 185 { }
;;   UD chains for insn luid 5 uid 58
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 59
;;      reg 0 { }
;;   UD chains for insn luid 7 uid 60
;;      reg 158 { }
;;   UD chains for insn luid 8 uid 61
;;      reg 158 { }
;;   UD chains for insn luid 9 uid 62
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 10 uid 63
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 11 uid 65
;;      reg 190 { }
;;   UD chains for insn luid 12 uid 66
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 13 uid 67
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 14 uid 69
;;      reg 158 { }
;;      reg 190 { }
;;   UD chains for insn luid 15 uid 71
;;      reg 158 { }
;;      reg 190 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  gen 	 158
;; live  kill	

;; Pred edge  6 [50.0%] 
;; Pred edge  7 [95.5%] 
(code_label 74 71 75 9 49 "" [2 uses])

(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 78 9 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 76
;;      reg 158 { }


;; Succ edge  10 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  gen 	 24 [cc] 190
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru,dfs_back)
(code_label 78 76 79 10 48 "" [0 uses])

(note 79 78 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 79 83 10 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 10 arch/arm/kernel/unwind.c:144 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 158 [ table ])
            (reg/f:SI 190))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 158 [ table ])
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
        (nil)))

(jump_insn 84 83 85 10 arch/arm/kernel/unwind.c:144 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 10 -> ( 6 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 83
;;      reg 158 { }
;;      reg 190 { }
;;   eq_note reg 158 { }
;;   UD chains for insn luid 2 uid 84
;;      reg 24 { }


;; Succ edge  6 [95.5%] 
;; Succ edge  11 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; live  gen 	 164
;; live  kill	

;; Pred edge  10 [4.5%]  (fallthru,loop_exit)
(note 85 84 86 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 11 arch/arm/kernel/unwind.c:130 (set (reg/v/f:SI 164 [ idx ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 87 86 88 12 50 "" [0 uses])

(note 88 87 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 88 91 12 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 91 90 92 12 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 157 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ flags ])
        (nil)))

(call_insn 92 91 93 12 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10aef080 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 91
;;      reg 157 { }
;;   UD chains for insn luid 2 uid 92
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 4 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 93 92 94 13 47 "" [0 uses])

(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 13 arch/arm/kernel/unwind.c:291 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 164 [ idx ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 96 95 97 13 arch/arm/kernel/unwind.c:291 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 105)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 95
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 96
;;      reg 24 { }


;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  15 [100.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  13 [0.0%]  (fallthru)
(note 97 96 99 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 99 97 100 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)
        (nil)))

(insn 100 99 101 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
        (nil)))

(call_insn 101 100 102 14 arch/arm/kernel/unwind.c:292 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 102 101 105 14 arch/arm/kernel/unwind.c:293 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 100
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 101
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 175
;; lr  def 	 24 [cc] 172 193 194 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc] 172 193 194 195 196
;; live  kill	

;; Pred edge  13 [100.0%] 
(code_label 105 102 106 15 52 "" [1 uses])

(note 106 105 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 15 arch/arm/kernel/unwind.c:296 (set (reg:SI 193 [ <variable>.fp ])
        (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 15 arch/arm/kernel/unwind.c:296 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])
        (reg:SI 193 [ <variable>.fp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ <variable>.fp ])
        (nil)))

(insn 109 108 110 15 arch/arm/kernel/unwind.c:297 (set (reg:SI 194 [ <variable>.sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 15 arch/arm/kernel/unwind.c:297 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 194 [ <variable>.sp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 194 [ <variable>.sp ])
        (nil)))

(insn 111 110 112 15 arch/arm/kernel/unwind.c:298 (set (reg:SI 195 [ <variable>.lr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 15 arch/arm/kernel/unwind.c:298 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 195 [ <variable>.lr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 195 [ <variable>.lr ])
        (nil)))

(insn 113 112 114 15 arch/arm/kernel/unwind.c:299 (set (reg:SI 196)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 15 arch/arm/kernel/unwind.c:299 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 115 114 116 15 arch/arm/kernel/unwind.c:301 (set (reg:SI 172 [ D.15626 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 164 [ idx ])
                (const_int 4 [0x4])) [0 <variable>.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 15 arch/arm/kernel/unwind.c:301 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 117 116 118 15 arch/arm/kernel/unwind.c:301 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 15 -> ( 72 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 107
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 108
;;      reg 25 { }
;;      reg 193 { }
;;   UD chains for insn luid 2 uid 109
;;      reg 175 { }
;;   UD chains for insn luid 3 uid 110
;;      reg 25 { }
;;      reg 194 { }
;;   UD chains for insn luid 4 uid 111
;;      reg 175 { }
;;   UD chains for insn luid 5 uid 112
;;      reg 25 { }
;;      reg 195 { }
;;   UD chains for insn luid 7 uid 114
;;      reg 25 { }
;;      reg 196 { }
;;   UD chains for insn luid 8 uid 115
;;      reg 164 { }
;;   UD chains for insn luid 9 uid 116
;;      reg 172 { }
;;   UD chains for insn luid 10 uid 117
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  16 [80.1%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u158(11){ }u159(13){ }u160(25){ }u161(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  15 [80.1%]  (fallthru)
(note 118 117 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 120 118 121 16 arch/arm/kernel/unwind.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 16 arch/arm/kernel/unwind.c:304 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 130)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 120
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 24 { }


;; Succ edge  17 [73.0%]  (fallthru)
;; Succ edge  18 [27.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 197 198 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 197 198 199 200
;; live  kill	

;; Pred edge  16 [73.0%]  (fallthru)
(note 122 121 123 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 197)
        (ashift:SI (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 124 123 125 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 198)
        (ashiftrt:SI (reg:SI 197)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 125 124 126 17 arch/arm/kernel/unwind.c:306 (set (reg/f:SI 199)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 126 125 127 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 200)
        (plus:SI (reg:SI 198)
            (reg/f:SI 199))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_DEAD (reg:SI 198)
            (nil))))

(insn 127 126 130 17 arch/arm/kernel/unwind.c:306 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 123
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 124
;;      reg 197 { }
;;   UD chains for insn luid 2 uid 125
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 126
;;      reg 198 { }
;;      reg 199 { }
;;   UD chains for insn luid 4 uid 127
;;      reg 25 { }
;;      reg 200 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc] 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc] 201
;; live  kill	

;; Pred edge  16 [27.0%] 
(code_label 130 127 131 18 54 "" [1 uses])

(note 131 130 132 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 18 arch/arm/kernel/unwind.c:307 (set (reg:SI 201)
        (and:SI (reg:SI 172 [ D.15626 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 133 132 134 18 arch/arm/kernel/unwind.c:307 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 134 133 135 18 arch/arm/kernel/unwind.c:307 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 132
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 133
;;      reg 201 { }
;;   UD chains for insn luid 2 uid 134
;;      reg 24 { }


;; Succ edge  19 [100.0%]  (fallthru)
;; Succ edge  20 [0.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 202
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
(note 135 134 136 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 19 arch/arm/kernel/unwind.c:309 (set (reg/f:SI 202)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 137 136 140 19 arch/arm/kernel/unwind.c:309 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 202)
        (nil)))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 136
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 137
;;      reg 25 { }
;;      reg 202 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  18 [0.0%] 
(code_label 140 137 141 20 56 "" [1 uses])

(note 141 140 143 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 143 141 144 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)
        (nil)))

(insn 144 143 145 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 1 r1)
        (reg:SI 172 [ D.15626 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 145 144 146 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 2 r2)
        (reg/v/f:SI 164 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(call_insn 146 145 147 20 arch/arm/kernel/unwind.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 147 146 150 20 arch/arm/kernel/unwind.c:313 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 144
;;      reg 172 { }
;;   UD chains for insn luid 2 uid 145
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 17 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 168 169 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 168 169 170
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 150 147 151 21 55 "" [0 uses])

(note 151 150 152 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 21 arch/arm/kernel/unwind.c:317 (set (reg/f:SI 170 [ D.15643 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 169 [ D.15644 ])
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 168 [ D.15645 ])
        (and:SI (reg:SI 169 [ D.15644 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 155 154 156 21 arch/arm/kernel/unwind.c:317 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 156 155 157 21 arch/arm/kernel/unwind.c:317 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 152
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 153
;;      reg 170 { }
;;   UD chains for insn luid 2 uid 154
;;      reg 169 { }
;;   UD chains for insn luid 3 uid 155
;;      reg 168 { }
;;   UD chains for insn luid 4 uid 156
;;      reg 24 { }


;; Succ edge  22 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 204 205
;; live  kill	

;; Pred edge  21 [28.0%]  (fallthru)
(note 157 156 158 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 22 arch/arm/kernel/unwind.c:318 (set (reg:SI 204)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 22 arch/arm/kernel/unwind.c:318 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 160 159 161 22 arch/arm/kernel/unwind.c:319 (set (reg:SI 205)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 164 22 arch/arm/kernel/unwind.c:319 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 205)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
;; End of basic block 22 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 159
;;      reg 25 { }
;;      reg 204 { }
;;   UD chains for insn luid 3 uid 161
;;      reg 25 { }
;;      reg 205 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [72.0%] 
(code_label 164 161 165 23 57 "" [1 uses])

(note 165 164 166 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 23 arch/arm/kernel/unwind.c:320 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2130706432 [0xffffffff81000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ D.15645 ])
        (nil)))

(jump_insn 167 166 168 23 arch/arm/kernel/unwind.c:320 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 166
;;      reg 168 { }
;;   UD chains for insn luid 1 uid 167
;;      reg 24 { }


;; Succ edge  24 [100.0%]  (fallthru)
;; Succ edge  25 [0.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  def 	 206 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 170 175
;; live  gen 	 206 208 209 210 211
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
(note 168 167 169 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 24 arch/arm/kernel/unwind.c:321 (set (reg:SI 206)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 172 24 arch/arm/kernel/unwind.c:321 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 172 170 173 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 209)
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(insn 173 172 174 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 208)
        (and:SI (reg:SI 209)
            (const_int 16711680 [0xff0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))

(insn 174 173 175 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 208)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 175 174 176 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 211)
        (plus:SI (reg:SI 210)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 176 175 179 24 arch/arm/kernel/unwind.c:322 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
;; End of basic block 24 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 170
;;      reg 25 { }
;;      reg 206 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 208 { }
;;   UD chains for insn luid 5 uid 175
;;      reg 210 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 25 { }
;;      reg 211 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u237(11){ }u238(13){ }u239(25){ }u240(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  23 [0.0%] 
(code_label 179 176 180 25 59 "" [1 uses])

(note 180 179 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 180 183 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)
        (nil)))

(insn 183 182 184 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 1 r1)
        (reg:SI 169 [ D.15644 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ D.15644 ])
        (nil)))

(insn 184 183 185 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 2 r2)
        (reg/f:SI 170 [ D.15643 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(call_insn 185 184 186 25 arch/arm/kernel/unwind.c:324 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 186 185 429 25 arch/arm/kernel/unwind.c:326 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 183
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 184
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 185
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 74) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u248(11){ }u249(13){ }u250(25){ }u251(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 146 213
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 141 146 213
;; live  kill	 14 [lr]

;; Pred edge  74 [97.8%] 
(code_label 429 186 189 26 80 "" [1 uses])

(note 189 429 190 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 191 26 arch/arm/kernel/unwind.c:187 (set (reg/f:SI 213)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 191 190 192 26 arch/arm/kernel/unwind.c:187 (set (reg:SI 0 r0)
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 192 191 193 26 arch/arm/kernel/unwind.c:187 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 193 192 194 26 arch/arm/kernel/unwind.c:187 (set (reg/v:SI 146 [ insn ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 194 193 195 26 arch/arm/kernel/unwind.c:191 (set (reg:SI 141 [ D.15954 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 192 [0xc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 195 194 196 26 arch/arm/kernel/unwind.c:191 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 196 195 197 26 arch/arm/kernel/unwind.c:191 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 190
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 191
;;      reg 213 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 192
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 193
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 146 { }
;;   UD chains for insn luid 5 uid 195
;;      reg 141 { }
;;   UD chains for insn luid 6 uid 196
;;      reg 24 { }


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 214 215 216 217 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 214 215 216 217 218
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 197 196 198 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 199 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 215 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 214)
        (plus:SI (reg:SI 215 [ ctrl.vrs+52 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 215 [ ctrl.vrs+52 ])
        (nil)))

(insn 200 199 201 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 216)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 201 200 202 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 202 201 203 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 218)
        (plus:SI (reg:SI 214)
            (reg:SI 217))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg:SI 214)
            (nil))))

(insn 203 202 206 27 arch/arm/kernel/unwind.c:192 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 218)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
;; End of basic block 27 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 198
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 199
;;      reg 215 { }
;;   UD chains for insn luid 2 uid 200
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 201
;;      reg 216 { }
;;   UD chains for insn luid 4 uid 202
;;      reg 214 { }
;;      reg 217 { }
;;   UD chains for insn luid 5 uid 203
;;      reg 25 { }
;;      reg 218 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u273(11){ }u274(13){ }u275(25){ }u276(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 175 213
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [50.0%] 
(code_label 206 203 207 28 60 "" [1 uses])

(note 207 206 208 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 28 arch/arm/kernel/unwind.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 64 [0x40]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.15954 ])
        (nil)))

(jump_insn 209 208 210 28 arch/arm/kernel/unwind.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 208
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 209
;;      reg 24 { }


;; Succ edge  29 [28.0%]  (fallthru)
;; Succ edge  30 [72.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 219 220 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 219 220 221 222 223
;; live  kill	

;; Pred edge  28 [28.0%]  (fallthru)
(note 210 209 211 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 220 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 219)
        (plus:SI (reg:SI 220 [ ctrl.vrs+52 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 220 [ ctrl.vrs+52 ])
        (nil)))

(insn 213 212 214 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 221)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 214 213 215 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 222)
        (and:SI (reg:SI 221)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(insn 215 214 216 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 223)
        (minus:SI (reg:SI 219)
            (reg:SI 222))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_DEAD (reg:SI 219)
            (nil))))

(insn 216 215 219 29 arch/arm/kernel/unwind.c:194 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 223)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
;; End of basic block 29 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 211
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 212
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 213
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 214
;;      reg 221 { }
;;   UD chains for insn luid 4 uid 215
;;      reg 219 { }
;;      reg 222 { }
;;   UD chains for insn luid 5 uid 216
;;      reg 25 { }
;;      reg 223 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u291(11){ }u292(13){ }u293(25){ }u294(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  28 [72.0%] 
(code_label 219 216 220 30 62 "" [1 uses])

(note 220 219 221 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 30 arch/arm/kernel/unwind.c:195 (set (reg:SI 142 [ D.15946 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 222 221 223 30 arch/arm/kernel/unwind.c:195 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 128 [0x80]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 223 222 224 30 arch/arm/kernel/unwind.c:195 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 271)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 30 -> ( 31 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 221
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 222
;;      reg 142 { }
;;   UD chains for insn luid 2 uid 223
;;      reg 24 { }


;; Succ edge  31 [13.7%]  (fallthru)
;; Succ edge  39 [86.3%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u298(11){ }u299(13){ }u300(25){ }u301(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 143 144 147 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175 213
;; live  gen 	 0 [r0] 24 [cc] 135 136 143 144 147 225
;; live  kill	 14 [lr]

;; Pred edge  30 [13.7%]  (fallthru)
(note 224 223 225 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 31 arch/arm/kernel/unwind.c:197 (set (reg:SI 136 [ temp.538 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 228 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 143 [ D.15945 ])
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 228 226 229 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 0 r0)
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 229 228 230 31 arch/arm/kernel/unwind.c:200 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 230 229 231 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 144 [ D.15944 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 231 230 232 31 arch/arm/kernel/unwind.c:200 (set (reg/v:SI 135 [ insn.539 ])
        (ior:SI (reg:SI 144 [ D.15944 ])
            (reg:SI 143 [ D.15945 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 144 [ D.15944 ])
        (expr_list:REG_DEAD (reg:SI 143 [ D.15945 ])
            (nil))))

(insn 232 231 233 31 arch/arm/kernel/unwind.c:201 (set (reg:SI 225)
        (ashift:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 233 232 234 31 arch/arm/kernel/unwind.c:201 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg:SI 225)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 135 [ insn.539 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 234 233 235 31 arch/arm/kernel/unwind.c:202 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 235 234 236 31 arch/arm/kernel/unwind.c:202 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 225
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 226
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 228
;;      reg 213 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 229
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 230
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 231
;;      reg 143 { }
;;      reg 144 { }
;;   UD chains for insn luid 6 uid 232
;;      reg 135 { }
;;   UD chains for insn luid 7 uid 233
;;      reg 225 { }
;;   eq_note reg 135 { }
;;   UD chains for insn luid 8 uid 234
;;      reg 147 { }
;;   UD chains for insn luid 9 uid 235
;;      reg 24 { }


;; Succ edge  32 [0.0%]  (fallthru,loop_exit)
;; Succ edge  33 [100.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u318(11){ }u319(13){ }u320(25){ }u321(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  31 [0.0%]  (fallthru,loop_exit)
(note 236 235 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 238 236 239 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)
        (nil)))

(insn 239 238 240 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ insn.539 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(call_insn 240 239 241 32 arch/arm/kernel/unwind.c:203 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 241 240 244 32 arch/arm/kernel/unwind.c:203 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 239
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 240
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u327(11){ }u328(13){ }u329(25){ }u330(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 213
;; lr  def 	 140 148 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 175 213
;; live  gen 	 140 148 149
;; live  kill	

;; Pred edge  31 [100.0%] 
(code_label 244 241 245 33 64 "" [1 uses])

(note 245 244 246 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 33 arch/arm/kernel/unwind.c:197 (set (reg/v/f:SI 148 [ vsp ])
        (reg:SI 136 [ temp.538 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ temp.538 ])
        (nil)))

(insn 247 246 248 33 arch/arm/kernel/unwind.c:209 (set (reg/v:SI 149 [ load_sp ])
        (and:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(insn 248 247 261 33 arch/arm/kernel/unwind.c:209 (set (reg:SI 140 [ ivtmp.497 ])
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 147 148 149 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 246
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 247
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 248
;;      reg 213 { }
;;   eq_note reg 25 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 76 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 227
;; live  in  	 140 147 148
;; live  gen 	 24 [cc] 227
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 261 248 249 34 66 "" [0 uses])

(note 249 261 250 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 34 arch/arm/kernel/unwind.c:211 (set (reg:SI 227)
        (and:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 251 250 252 34 arch/arm/kernel/unwind.c:211 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 227)
        (nil)))

(jump_insn 252 251 253 34 arch/arm/kernel/unwind.c:211 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 250
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 251
;;      reg 227 { }
;;   UD chains for insn luid 2 uid 252
;;      reg 24 { }


;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148
;; lr  def 	 148 228
;; live  in  	 140 147 148
;; live  gen 	 148 228
;; live  kill	

;; Pred edge  34 [50.0%]  (fallthru)
(note 253 252 254 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 255 35 arch/arm/kernel/unwind.c:212 (set (reg:SI 228)
        (mem:SI (reg/v/f:SI 148 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 35 arch/arm/kernel/unwind.c:212 (set (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.497 ])
                (const_int 16 [0x10])) [0 ctrl.vrs S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(insn 256 255 257 35 arch/arm/kernel/unwind.c:212 (set (reg/v/f:SI 148 [ vsp ])
        (plus:SI (reg/v/f:SI 148 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 35 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 254
;;      reg 148 { }
;;   UD chains for insn luid 1 uid 255
;;      reg 140 { }
;;      reg 228 { }
;;   UD chains for insn luid 2 uid 256
;;      reg 148 { }


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 34 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  def 	 24 [cc] 140 147
;; live  in  	 140 147 148
;; live  gen 	 24 [cc] 140 147
;; live  kill	

;; Pred edge  34 [50.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
(code_label 257 256 258 36 65 "" [1 uses])

(note 258 257 259 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 36 arch/arm/kernel/unwind.c:213 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 260 259 262 36 arch/arm/kernel/unwind.c:213 (set (reg:SI 140 [ ivtmp.497 ])
        (plus:SI (reg:SI 140 [ ivtmp.497 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 262 260 263 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 263 262 480 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 480)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 36 -> ( 76 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 259
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 260
;;      reg 140 { }
;;   UD chains for insn luid 2 uid 262
;;      reg 147 { }
;;   UD chains for insn luid 3 uid 263
;;      reg 24 { }


;; Succ edge  76 [91.7%]  (dfs_back)
;; Succ edge  37 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 36) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 140 147 148
;; live  gen 	
;; live  kill	

;; Pred edge  36 [91.7%]  (dfs_back)
(code_label 480 263 479 76 83 "" [1 uses])

(note 479 480 264 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 76 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148
;; live  out 	 140 147 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u358(11){ }u359(13){ }u360(25){ }u361(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 149 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  36 [8.3%]  (fallthru,loop_exit)
(note 264 479 265 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 265 264 266 37 arch/arm/kernel/unwind.c:216 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ load_sp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ load_sp ])
        (nil)))

(jump_insn 266 265 267 37 arch/arm/kernel/unwind.c:216 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 419)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 37 -> ( 38 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 265
;;      reg 149 { }
;;   UD chains for insn luid 1 uid 266
;;      reg 24 { }


;; Succ edge  38 [50.0%]  (fallthru)
;; Succ edge  65 [50.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u364(11){ }u365(13){ }u366(25){ }u367(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  37 [50.0%]  (fallthru)
(note 267 266 268 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 271 38 arch/arm/kernel/unwind.c:217 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 148 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 148 [ vsp ])
        (nil)))
;; End of basic block 38 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 268
;;      reg 25 { }
;;      reg 148 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  30 [86.3%] 
(code_label 271 268 272 39 63 "" [1 uses])

(note 272 271 273 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 273 272 274 39 arch/arm/kernel/unwind.c:218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 144 [0x90]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 274 273 275 39 arch/arm/kernel/unwind.c:218 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 39 -> ( 40 42)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 273
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 274
;;      reg 24 { }


;; Succ edge  40 [28.0%]  (fallthru)
;; Succ edge  42 [72.0%] 

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u376(11){ }u377(13){ }u378(25){ }u379(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 229
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc] 229
;; live  kill	

;; Pred edge  39 [28.0%]  (fallthru)
(note 275 274 276 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 276 275 277 40 arch/arm/kernel/unwind.c:219 (set (reg:SI 229)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 13 [0xd]))) 67 {*arm_andsi3_insn} (nil))

(insn 277 276 278 40 arch/arm/kernel/unwind.c:219 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 13 [0xd]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 229)
        (nil)))

(jump_insn 278 277 279 40 arch/arm/kernel/unwind.c:219 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 40 -> ( 41 49)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 276
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 277
;;      reg 229 { }
;;   UD chains for insn luid 2 uid 278
;;      reg 24 { }


;; Succ edge  41 [72.0%]  (fallthru)
;; Succ edge  49 [28.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u383(11){ }u384(13){ }u385(25){ }u386(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 230 232 233 234 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 230 232 233 234 235
;; live  kill	

;; Pred edge  40 [72.0%]  (fallthru)
(note 279 278 280 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 282 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 230)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 282 280 283 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 232)
        (ashift:SI (reg:SI 230)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 230)
        (nil)))

(insn 283 282 284 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 233)
        (plus:SI (reg/f:SI 25 sfp)
            (reg:SI 232))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 284 283 285 41 arch/arm/kernel/unwind.c:220 (set (reg/f:SI 234)
        (plus:SI (reg:SI 233)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 233)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(insn 285 284 286 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 235)
        (mem/s/j:SI (reg/f:SI 234) [0 ctrl.vrs S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))

(insn 286 285 289 41 arch/arm/kernel/unwind.c:220 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 235)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
;; End of basic block 41 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 280
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 230 { }
;;   UD chains for insn luid 2 uid 283
;;      reg 25 { }
;;      reg 232 { }
;;   UD chains for insn luid 3 uid 284
;;      reg 233 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 4 uid 285
;;      reg 234 { }
;;   UD chains for insn luid 5 uid 286
;;      reg 25 { }
;;      reg 235 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u396(11){ }u397(13){ }u398(25){ }u399(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  39 [72.0%] 
(code_label 289 286 290 42 67 "" [1 uses])

(note 290 289 291 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 291 290 292 42 arch/arm/kernel/unwind.c:221 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 160 [0xa0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.15946 ])
        (nil)))

(jump_insn 292 291 293 42 arch/arm/kernel/unwind.c:221 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6895 [0x1aef])
            (nil))))
;; End of basic block 42 -> ( 43 49)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 291
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 292
;;      reg 24 { }


;; Succ edge  43 [31.1%]  (fallthru)
;; Succ edge  49 [69.0%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u402(11){ }u403(13){ }u404(25){ }u405(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 138 151
;; live  kill	

;; Pred edge  42 [31.1%]  (fallthru)
(note 293 292 294 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 43 arch/arm/kernel/unwind.c:222 (set (reg:SI 138 [ ivtmp.511 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 308 43 arch/arm/kernel/unwind.c:226 (set (reg/v:SI 151 [ reg ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 43 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 294
;;      reg 25 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 45) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u407(11){ }u408(13){ }u409(25){ }u410(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151
;; lr  def 	 151 236 237 238
;; live  in  	 138 151
;; live  gen 	 151 236 237 238
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(4)
2, 3, 4, 5
;; rd  kill	(4)
2, 3, 4, 5

;; Pred edge  45 [92.3%] 
(code_label 308 295 298 44 70 "" [1 uses])

(note 298 308 299 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 300 44 arch/arm/kernel/unwind.c:227 (set (reg/f:SI 236)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 300 299 301 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 237)
        (ashift:SI (reg/v:SI 151 [ reg ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 301 300 302 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 238)
        (mem:SI (plus:SI (reg:SI 138 [ ivtmp.511 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 44 arch/arm/kernel/unwind.c:227 (set (mem/s/j:SI (plus:SI (reg/f:SI 236)
                (reg:SI 237)) [0 ctrl.vrs S4 A32])
        (reg:SI 238)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_DEAD (reg:SI 237)
            (expr_list:REG_DEAD (reg/f:SI 236)
                (nil)))))

(insn 303 302 304 44 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg/v:SI 151 [ reg ])
        (plus:SI (reg/v:SI 151 [ reg ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; live  out 	 138 151
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 300
;;      reg 151 { d2(bb 44 insn 303) }
;;   UD chains for insn luid 2 uid 301
;;      reg 138 { d1(bb 45 insn 307) }
;;   UD chains for insn luid 3 uid 302
;;      reg 236 { d3(bb 44 insn 299) }
;;      reg 237 { d4(bb 44 insn 300) }
;;      reg 238 { d5(bb 44 insn 301) }
;;   UD chains for insn luid 4 uid 303
;;      reg 151 { d2(bb 44 insn 303) }


;; Succ edge  45 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; lr  def 	 24 [cc] 138 239 240
;; live  in  	 138 151
;; live  gen 	 24 [cc] 138 239 240
;; live  kill	
;; rd  in  	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; rd  gen 	(4)
0, 1, 6, 7
;; rd  kill	(4)
0, 1, 6, 7

;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru,dfs_back)
(code_label 304 303 305 45 69 "" [0 uses])

(note 305 304 307 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 307 305 309 45 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg:SI 138 [ ivtmp.511 ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 309 307 310 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 239)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 310 309 311 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 240)
        (plus:SI (reg:SI 239)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 239)
        (nil)))

(insn 311 310 312 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ reg ])
            (reg:SI 240))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(jump_insn 312 311 313 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 308)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9231 [0x240f])
            (nil))))
;; End of basic block 45 -> ( 44 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151
;; live  out 	 138 151
;; rd  out 	(8)
0, 1, 2, 3, 4, 5, 6, 7
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 307
;;      reg 138 { d1(bb 45 insn 307) }
;;   UD chains for insn luid 1 uid 309
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 310
;;      reg 239 { d6(bb 45 insn 309) }
;;   UD chains for insn luid 3 uid 311
;;      reg 151 { d2(bb 44 insn 303) }
;;      reg 240 { d7(bb 45 insn 310) }
;;   UD chains for insn luid 4 uid 312
;;      reg 24 { d0(bb 45 insn 311) }


;; Succ edge  44 [92.3%] 
;; Succ edge  46 [7.7%]  (fallthru,loop_exit)

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u429(11){ }u430(13){ }u431(25){ }u432(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146
;; lr  def 	 24 [cc] 150 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 165 166 175
;; live  gen 	 24 [cc] 150 241
;; live  kill	

;; Pred edge  45 [7.7%]  (fallthru,loop_exit)
(note 313 312 314 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 314 313 315 46 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg/v/f:SI 150 [ vsp ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 315 314 316 46 arch/arm/kernel/unwind.c:228 (set (reg:SI 241)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 316 315 317 46 arch/arm/kernel/unwind.c:228 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 241)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(jump_insn 317 316 318 46 arch/arm/kernel/unwind.c:228 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 322)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 46 -> ( 47 48)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 150 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 314
;;      reg 138 { }
;;   UD chains for insn luid 1 uid 315
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 316
;;      reg 241 { }
;;   UD chains for insn luid 3 uid 317
;;      reg 24 { }


;; Succ edge  47 [50.0%]  (fallthru)
;; Succ edge  48 [50.0%] 

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u437(11){ }u438(13){ }u439(25){ }u440(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 150 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150
;; lr  def 	 150 242
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166 175
;; live  gen 	 150 242
;; live  kill	

;; Pred edge  46 [50.0%]  (fallthru)
(note 318 317 319 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 319 318 320 47 arch/arm/kernel/unwind.c:229 (set (reg:SI 242)
        (mem:SI (reg/v/f:SI 150 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))

(insn 320 319 321 47 arch/arm/kernel/unwind.c:229 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 242)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 242)
        (nil)))

(insn 321 320 322 47 arch/arm/kernel/unwind.c:229 (set (reg/v/f:SI 150 [ vsp ])
        (reg:SI 138 [ ivtmp.511 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ ivtmp.511 ])
        (nil)))
;; End of basic block 47 -> ( 48)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 319
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 320
;;      reg 25 { }
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 321
;;      reg 138 { }


;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 46 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u445(11){ }u446(13){ }u447(25){ }u448(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  46 [50.0%] 
;; Pred edge  47 [100.0%]  (fallthru)
(code_label 322 321 323 48 71 "" [1 uses])

(note 323 322 324 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 324 323 327 48 arch/arm/kernel/unwind.c:230 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 150 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))
;; End of basic block 48 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 324
;;      reg 25 { }
;;      reg 150 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 42 40) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u451(11){ }u452(13){ }u453(25){ }u454(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  42 [69.0%] 
;; Pred edge  40 [28.0%] 
(code_label 327 324 328 49 68 "" [2 uses])

(note 328 327 329 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 49 arch/arm/kernel/unwind.c:231 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 176 [0xb0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 330 329 331 49 arch/arm/kernel/unwind.c:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 344)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 49 -> ( 50 53)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 329
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 24 { }


;; Succ edge  50 [28.0%]  (fallthru)
;; Succ edge  53 [72.0%] 

;; Start of basic block ( 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u457(11){ }u458(13){ }u459(25){ }u460(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 243
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 243
;; live  kill	

;; Pred edge  49 [28.0%]  (fallthru)
(note 331 330 332 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 332 331 333 50 arch/arm/kernel/unwind.c:232 (set (reg:SI 243 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 333 332 334 50 arch/arm/kernel/unwind.c:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 243 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 243 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 334 333 335 50 arch/arm/kernel/unwind.c:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 338)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 50 -> ( 51 52)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 332
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 333
;;      reg 243 { }
;;   UD chains for insn luid 2 uid 334
;;      reg 24 { }


;; Succ edge  51 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 50) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u464(11){ }u465(13){ }u466(25){ }u467(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 244
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 244
;; live  kill	

;; Pred edge  50 [50.0%]  (fallthru)
(note 335 334 336 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 336 335 337 51 arch/arm/kernel/unwind.c:233 (set (reg:SI 244 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 337 336 338 51 arch/arm/kernel/unwind.c:233 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 244 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 51 -> ( 52)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 336
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 337
;;      reg 25 { }
;;      reg 244 { }


;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 50 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u471(11){ }u472(13){ }u473(25){ }u474(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 245
;; live  kill	

;; Pred edge  50 [50.0%] 
;; Pred edge  51 [100.0%]  (fallthru)
(code_label 338 337 339 52 73 "" [1 uses])

(note 339 338 340 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 340 339 341 52 arch/arm/kernel/unwind.c:235 (set (reg:SI 245)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 341 340 344 52 arch/arm/kernel/unwind.c:235 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 52 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 341
;;      reg 25 { }
;;      reg 245 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 49) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  49 [72.0%] 
(code_label 344 341 345 53 72 "" [1 uses])

(note 345 344 346 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 346 345 347 53 arch/arm/kernel/unwind.c:236 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 177 [0xb1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 347 346 348 53 arch/arm/kernel/unwind.c:236 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 394)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 53 -> ( 54 62)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 346
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 347
;;      reg 24 { }


;; Succ edge  54 [13.7%]  (fallthru)
;; Succ edge  62 [86.3%] 

;; Start of basic block ( 53) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u483(11){ }u484(13){ }u485(25){ }u486(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 152 246
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 134 152 246
;; live  kill	 14 [lr]

;; Pred edge  53 [13.7%]  (fallthru)
(note 348 347 349 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 349 348 350 54 arch/arm/kernel/unwind.c:237 (set (reg/f:SI 246)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 350 349 351 54 arch/arm/kernel/unwind.c:237 (set (reg:SI 0 r0)
        (reg/f:SI 246)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 246)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 351 350 352 54 arch/arm/kernel/unwind.c:237 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 352 351 353 54 arch/arm/kernel/unwind.c:237 (set (reg/v:SI 152 [ mask ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 353 352 354 54 arch/arm/kernel/unwind.c:238 (set (reg:SI 134 [ temp.542 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 354 353 355 54 arch/arm/kernel/unwind.c:241 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 355 354 356 54 arch/arm/kernel/unwind.c:241 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 360)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 54 -> ( 56 55)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 349
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 350
;;      reg 246 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 351
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 352
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 353
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 354
;;      reg 152 { }
;;   UD chains for insn luid 6 uid 355
;;      reg 24 { }


;; Succ edge  56 [0.0%]  (loop_exit)
;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u496(11){ }u497(13){ }u498(25){ }u499(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175
;; live  gen 	 24 [cc] 247
;; live  kill	

;; Pred edge  54 [100.0%]  (fallthru)
(note 356 355 357 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 357 356 358 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:SI 247)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 358 357 359 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 247)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 359 358 360 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 55 -> ( 56 57)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 357
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 358
;;      reg 247 { }
;;   UD chains for insn luid 2 uid 359
;;      reg 24 { }


;; Succ edge  56 [0.0%]  (fallthru,loop_exit)
;; Succ edge  57 [100.0%] 

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1] 163 249
;; live  kill	 14 [lr]

;; Pred edge  54 [0.0%]  (loop_exit)
;; Pred edge  55 [0.0%]  (fallthru,loop_exit)
(code_label 360 359 361 56 75 "" [1 uses])

(note 361 360 363 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 363 361 364 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 249)
        (ior:SI (reg/v:SI 152 [ mask ])
            (const_int 45312 [0xb100]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ mask ])
        (nil)))

(insn 364 363 365 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)
        (nil)))

(insn 365 364 366 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 1 r1)
        (reg:SI 249)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(call_insn 366 365 367 56 arch/arm/kernel/unwind.c:242 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 367 366 370 56 arch/arm/kernel/unwind.c:242 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 363
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 365
;;      reg 249 { }
;;   UD chains for insn luid 3 uid 366
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 55) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u513(11){ }u514(13){ }u515(25){ }u516(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 247
;; lr  def 	 139 153 270
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 175 247
;; live  gen 	 139 153 270
;; live  kill	

;; Pred edge  55 [100.0%] 
(code_label 370 367 371 57 76 "" [1 uses])

(note 371 370 372 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 372 371 373 57 arch/arm/kernel/unwind.c:238 (set (reg/v/f:SI 153 [ vsp ])
        (reg:SI 134 [ temp.542 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ temp.542 ])
        (nil)))

(insn 373 372 379 57 arch/arm/kernel/unwind.c:238 (set (reg:SI 139 [ ivtmp.505 ])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 379 373 387 57 arch/arm/kernel/unwind.c:250 (set (reg/f:SI 270)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 57 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 372
;;      reg 134 { }
;;   UD chains for insn luid 1 uid 373
;;      reg 247 { }
;;   UD chains for insn luid 2 uid 379
;;      reg 25 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 77 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u519(11){ }u520(13){ }u521(25){ }u522(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 250
;; live  in  	 139 152 153
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%]  (fallthru)
(code_label 387 379 374 58 78 "" [0 uses])

(note 374 387 375 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 375 374 376 58 arch/arm/kernel/unwind.c:249 (set (reg:SI 250)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 376 375 377 58 arch/arm/kernel/unwind.c:249 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 377 376 378 58 arch/arm/kernel/unwind.c:249 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 383)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 375
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 376
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 377
;;      reg 24 { }


;; Succ edge  59 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u526(11){ }u527(13){ }u528(25){ }u529(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 153 270
;; lr  def 	 153 251 252
;; live  in  	 139 152 153
;; live  gen 	 153 251 252
;; live  kill	

;; Pred edge  58 [50.0%]  (fallthru)
(note 378 377 483 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 483 378 380 59 arch/arm/kernel/unwind.c:250 (set (reg/f:SI 251)
        (reg/f:SI 270)) -1 (nil))

(insn 380 483 381 59 arch/arm/kernel/unwind.c:250 (set (reg:SI 252)
        (mem:SI (reg/v/f:SI 153 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 381 380 382 59 arch/arm/kernel/unwind.c:250 (set (mem/s/j:SI (plus:SI (reg/f:SI 270)
                (reg:SI 139 [ ivtmp.505 ])) [0 ctrl.vrs S4 A32])
        (reg:SI 252)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_DEAD (reg/f:SI 251)
            (nil))))

(insn 382 381 383 59 arch/arm/kernel/unwind.c:250 (set (reg/v/f:SI 153 [ vsp ])
        (plus:SI (reg/v/f:SI 153 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 483
;;      reg 270 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 153 { }
;;   UD chains for insn luid 2 uid 381
;;      reg 139 { }
;;      reg 252 { }
;;      reg 270 { }
;;   UD chains for insn luid 3 uid 382
;;      reg 153 { }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152
;; lr  def 	 24 [cc] 139 152
;; live  in  	 139 152 153
;; live  gen 	 24 [cc] 139 152
;; live  kill	

;; Pred edge  58 [50.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 383 382 384 60 77 "" [1 uses])

(note 384 383 385 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 385 384 386 60 arch/arm/kernel/unwind.c:251 (set (reg/v:SI 152 [ mask ])
        (lshiftrt:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 386 385 388 60 arch/arm/kernel/unwind.c:251 (set (reg:SI 139 [ ivtmp.505 ])
        (plus:SI (reg:SI 139 [ ivtmp.505 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 388 386 389 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 389 388 482 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 482)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9375 [0x249f])
            (nil))))
;; End of basic block 60 -> ( 77 61)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 385
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 386
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 388
;;      reg 152 { }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { }


;; Succ edge  77 [93.8%]  (dfs_back)
;; Succ edge  61 [6.2%]  (fallthru,loop_exit)

;; Start of basic block ( 60) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 139 152 153
;; live  gen 	
;; live  kill	

;; Pred edge  60 [93.8%]  (dfs_back)
(code_label 482 389 481 77 84 "" [1 uses])

(note 481 482 390 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 77 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153
;; live  out 	 139 152 153
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u544(11){ }u545(13){ }u546(25){ }u547(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  60 [6.2%]  (fallthru,loop_exit)
(note 390 481 391 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 394 61 arch/arm/kernel/unwind.c:254 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 153 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 153 [ vsp ])
        (nil)))
;; End of basic block 61 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 25 { }
;;      reg 153 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 53) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u550(11){ }u551(13){ }u552(25){ }u553(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  53 [86.3%] 
(code_label 394 391 395 62 74 "" [1 uses])

(note 395 394 396 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 396 395 397 62 arch/arm/kernel/unwind.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 178 [0xb2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 397 396 398 62 arch/arm/kernel/unwind.c:255 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 410)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 62 -> ( 63 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 396
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 397
;;      reg 24 { }


;; Succ edge  63 [100.0%]  (fallthru)
;; Succ edge  64 [0.0%]  (loop_exit)

;; Start of basic block ( 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154 253 254 255 256 257
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 154 253 254 255 256 257
;; live  kill	 14 [lr]

;; Pred edge  62 [100.0%]  (fallthru)
(note 398 397 399 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 399 398 400 63 arch/arm/kernel/unwind.c:256 (set (reg/f:SI 253)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 400 399 401 63 arch/arm/kernel/unwind.c:256 (set (reg:SI 0 r0)
        (reg/f:SI 253)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 401 400 402 63 arch/arm/kernel/unwind.c:256 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 402 401 403 63 arch/arm/kernel/unwind.c:256 (set (reg/v:SI 154 [ uleb128 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 403 402 404 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 255 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 404 403 405 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 254)
        (plus:SI (reg:SI 255 [ ctrl.vrs+52 ])
            (const_int 516 [0x204]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 255 [ ctrl.vrs+52 ])
        (nil)))

(insn 405 404 406 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 256)
        (ashift:SI (reg/v:SI 154 [ uleb128 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 154 [ uleb128 ])
        (nil)))

(insn 406 405 407 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 257)
        (plus:SI (reg:SI 254)
            (reg:SI 256))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 256)
        (expr_list:REG_DEAD (reg:SI 254)
            (nil))))

(insn 407 406 410 63 arch/arm/kernel/unwind.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 257)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
;; End of basic block 63 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 399
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 400
;;      reg 253 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 401
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 402
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 403
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 404
;;      reg 255 { }
;;   UD chains for insn luid 6 uid 405
;;      reg 154 { }
;;   UD chains for insn luid 7 uid 406
;;      reg 254 { }
;;      reg 256 { }
;;   UD chains for insn luid 8 uid 407
;;      reg 25 { }
;;      reg 257 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 62) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u573(11){ }u574(13){ }u575(25){ }u576(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  62 [0.0%]  (loop_exit)
(code_label 410 407 411 64 79 "" [1 uses])

(note 411 410 413 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 413 411 414 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)
        (nil)))

(insn 414 413 415 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ insn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(call_insn 415 414 416 64 arch/arm/kernel/unwind.c:260 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 416 415 419 64 arch/arm/kernel/unwind.c:260 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 64 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 414
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 415
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 27 29 61 37 38 41 48 52 63) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u582(11){ }u583(13){ }u584(25){ }u585(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 167
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  37 [50.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru)
(code_label 419 416 420 65 61 "" [1 uses])

(note 420 419 421 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 421 420 422 65 arch/arm/kernel/unwind.c:333 (set (reg:SI 167 [ D.15661 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 422 421 423 65 arch/arm/kernel/unwind.c:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 165 [ low ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 423 422 424 65 arch/arm/kernel/unwind.c:333 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil))))
;; End of basic block 65 -> ( 72 66)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 421
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 422
;;      reg 165 { }
;;      reg 167 { }
;;   UD chains for insn luid 2 uid 423
;;      reg 24 { }


;; Succ edge  72 [2.2%]  (loop_exit)
;; Succ edge  66 [97.8%]  (fallthru)

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u590(11){ }u591(13){ }u592(25){ }u593(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 167 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 167
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  65 [97.8%]  (fallthru)
(note 424 423 425 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 425 424 426 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 166 [ high ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 167 [ D.15661 ])
        (nil)))

(jump_insn 426 425 478 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1400 [0x578])
            (nil))))
;; End of basic block 66 -> ( 72 75)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 425
;;      reg 166 { }
;;      reg 167 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 24 { }


;; Succ edge  72 [14.0%]  (loop_exit)
;; Succ edge  75 [86.0%]  (fallthru,dfs_back)

;; Start of basic block ( 66) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  66 [86.0%]  (fallthru,dfs_back)
(note 478 426 427 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 75 -> ( 74)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 24 22) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u597(11){ }u598(13){ }u599(25){ }u600(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 427 478 428 67 58 "" [0 uses])

(note 428 427 477 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 67 -> ( 74)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 67 75) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 259
;; live  in  	
;; live  gen 	 24 [cc] 259
;; live  kill	

;; Pred edge  67 [100.0%]  (fallthru)
;; Pred edge  75 [100.0%]  (fallthru)
(note 477 428 430 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 430 477 431 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:SI 259 [ ctrl.entries ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 431 430 432 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 259 [ ctrl.entries ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ ctrl.entries ])
        (nil)))

(jump_insn 432 431 433 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 429)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil))))
;; End of basic block 74 -> ( 26 68)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 430
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 431
;;      reg 259 { }
;;   UD chains for insn luid 2 uid 432
;;      reg 24 { }


;; Succ edge  26 [97.8%] 
;; Succ edge  68 [2.2%]  (fallthru,loop_exit)

;; Start of basic block ( 74) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u604(11){ }u605(13){ }u606(25){ }u607(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 260
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 260
;; live  kill	

;; Pred edge  74 [2.2%]  (fallthru,loop_exit)
(note 433 432 434 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 434 433 435 68 arch/arm/kernel/unwind.c:337 (set (reg:SI 260 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 435 434 436 68 arch/arm/kernel/unwind.c:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 260 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 260 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 436 435 437 68 arch/arm/kernel/unwind.c:337 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 440)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 68 -> ( 69 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 434
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 435
;;      reg 260 { }
;;   UD chains for insn luid 2 uid 436
;;      reg 24 { }


;; Succ edge  69 [50.0%]  (fallthru)
;; Succ edge  70 [50.0%] 

;; Start of basic block ( 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u611(11){ }u612(13){ }u613(25){ }u614(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 261
;; live  kill	

;; Pred edge  68 [50.0%]  (fallthru)
(note 437 436 438 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 438 437 439 69 arch/arm/kernel/unwind.c:338 (set (reg:SI 261 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 439 438 440 69 arch/arm/kernel/unwind.c:338 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 261 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 261 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 69 -> ( 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 438
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 439
;;      reg 25 { }
;;      reg 261 { }


;; Succ edge  70 [100.0%]  (fallthru)

;; Start of basic block ( 68 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u618(11){ }u619(13){ }u620(25){ }u621(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 24 [cc] 262 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 262 263
;; live  kill	

;; Pred edge  68 [50.0%] 
;; Pred edge  69 [100.0%]  (fallthru)
(code_label 440 439 441 70 81 "" [1 uses])

(note 441 440 442 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 442 441 443 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 262 [ <variable>.pc ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 443 442 444 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 263 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 444 443 445 70 arch/arm/kernel/unwind.c:341 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 262 [ <variable>.pc ])
            (reg:SI 263 [ ctrl.vrs+60 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 262 [ <variable>.pc ])
        (nil)))

(jump_insn 445 444 446 70 arch/arm/kernel/unwind.c:341 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 70 -> ( 72 71)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 442
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 443
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 444
;;      reg 262 { }
;;      reg 263 { }
;;   UD chains for insn luid 3 uid 445
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  71 [80.1%]  (fallthru)

;; Start of basic block ( 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u627(11){ }u628(13){ }u629(25){ }u630(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; lr  def 	 163 264 265 266
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; live  gen 	 163 264 265 266
;; live  kill	

;; Pred edge  70 [80.1%]  (fallthru)
(note 446 445 447 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 71 arch/arm/kernel/unwind.c:344 (set (reg:SI 264 [ ctrl.vrs+44 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 71 arch/arm/kernel/unwind.c:344 (set (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])
        (reg:SI 264 [ ctrl.vrs+44 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 264 [ ctrl.vrs+44 ])
        (nil)))

(insn 449 448 450 71 arch/arm/kernel/unwind.c:345 (set (reg:SI 265 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 450 449 451 71 arch/arm/kernel/unwind.c:345 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])
        (reg:SI 265 [ ctrl.vrs+52 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 265 [ ctrl.vrs+52 ])
        (nil)))

(insn 451 450 452 71 arch/arm/kernel/unwind.c:346 (set (reg:SI 266 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 71 arch/arm/kernel/unwind.c:346 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])
        (reg:SI 266 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 266 [ ctrl.vrs+56 ])
        (nil)))

(insn 454 452 455 71 arch/arm/kernel/unwind.c:347 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])
        (reg:SI 263 [ ctrl.vrs+60 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 263 [ ctrl.vrs+60 ])
        (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
            (nil))))

(insn 455 454 458 71 arch/arm/kernel/unwind.c:349 (set (reg/v:SI 163 [ urc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 71 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 447
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 448
;;      reg 175 { }
;;      reg 264 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 450
;;      reg 175 { }
;;      reg 265 { }
;;   UD chains for insn luid 4 uid 451
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 452
;;      reg 175 { }
;;      reg 266 { }
;;   UD chains for insn luid 6 uid 454
;;      reg 175 { }
;;      reg 263 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 2 65 15 70 66) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u643(11){ }u644(13){ }u645(25){ }u646(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 163
;; live  kill	

;; Pred edge  2 [61.0%] 
;; Pred edge  65 [2.2%]  (loop_exit)
;; Pred edge  15 [19.9%] 
;; Pred edge  70 [19.9%] 
;; Pred edge  66 [14.0%]  (loop_exit)
(code_label 458 455 459 72 45 "" [5 uses])

(note 459 458 460 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 460 459 461 72 arch/arm/kernel/unwind.c:288 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 72 14 32 64 20 71 25 56) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  72 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  64 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  71 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  56 [100.0%]  (fallthru)
(code_label 461 460 462 73 53 "" [0 uses])

(note 462 461 467 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 467 462 473 73 arch/arm/kernel/unwind.c:350 (set (reg/i:SI 0 r0)
        (reg/v:SI 163 [ urc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ urc ])
        (nil)))

(insn 473 467 0 73 arch/arm/kernel/unwind.c:350 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 73 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 467
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 473
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 309 is invariant (0), cost 20, depends on 
Set in insn 310 is invariant (1), cost 20, depends on 0
Set in insn 299 is invariant (2), cost 24, depends on 
Decided to move invariant 1
Decided to move invariant 0
Decided to move invariant 2
deferring rescan insn with uid = 309.
deferring rescan insn with uid = 309.
deferring rescan insn with uid = 484.
changing bb of uid 309
  from 45 to 43
deferring rescan insn with uid = 310.
deferring rescan insn with uid = 310.
deferring rescan insn with uid = 310.
deferring rescan insn with uid = 485.
changing bb of uid 310
  from 45 to 43
deferring rescan insn with uid = 311.
deferring rescan insn with uid = 299.
deferring rescan insn with uid = 299.
deferring rescan insn with uid = 486.
changing bb of uid 299
  from 44 to 43
deferring rescan insn with uid = 302.
starting the processing of deferred insns
rescanning insn with uid = 299.
deleting insn with uid = 299.
rescanning insn with uid = 302.
deleting insn with uid = 302.
rescanning insn with uid = 309.
deleting insn with uid = 309.
rescanning insn with uid = 310.
deleting insn with uid = 310.
rescanning insn with uid = 311.
deleting insn with uid = 311.
rescanning insn with uid = 484.
deleting insn with uid = 484.
rescanning insn with uid = 485.
deleting insn with uid = 485.
rescanning insn with uid = 486.
deleting insn with uid = 486.
ending the processing of deferred insns
setting blocks to analyze 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 57, 58, 59, 60, 61, 62, 63, 65, 66, 74, 75, 76, 77
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 89 (  1.1)
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 79 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 128 (  1.6)


starting region dump


unwind_frame

Dataflow summary:
def_info->table_size = 569, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,121u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d} r240={1d} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r270={1d,2u} r271={1d,2u} r272={1d,2u} r273={1d,2u} 
;;    total ref usage 2741{2083d,648u,10e} in 288{272 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494
0[0,8] 1[8,4] 2[12,4] 3[16,4] 12[20,4] 14[24,4] 15[28,4] 16[32,4] 17[36,4] 18[40,4] 19[44,4] 20[48,4] 21[52,4] 22[56,4] 23[60,4] 24[64,27] 27[91,4] 28[95,4] 29[99,4] 30[103,4] 31[107,4] 32[111,4] 33[115,4] 34[119,4] 35[123,4] 36[127,4] 37[131,4] 38[135,4] 39[139,4] 40[143,4] 41[147,4] 42[151,4] 43[155,4] 44[159,4] 45[163,4] 46[167,4] 47[171,4] 48[175,4] 49[179,4] 50[183,4] 51[187,4] 52[191,4] 53[195,4] 54[199,4] 55[203,4] 56[207,4] 57[211,4] 58[215,4] 59[219,4] 60[223,4] 61[227,4] 62[231,4] 63[235,4] 64[239,4] 65[243,4] 66[247,4] 67[251,4] 68[255,4] 69[259,4] 70[263,4] 71[267,4] 72[271,4] 73[275,4] 74[279,4] 75[283,4] 76[287,4] 77[291,4] 78[295,4] 79[299,4] 80[303,4] 81[307,4] 82[311,4] 83[315,4] 84[319,4] 85[323,4] 86[327,4] 87[331,4] 88[335,4] 89[339,4] 90[343,4] 91[347,4] 92[351,4] 93[355,4] 94[359,4] 95[363,4] 96[367,4] 97[371,4] 98[375,4] 99[379,4] 100[383,4] 101[387,4] 102[391,4] 103[395,4] 104[399,4] 105[403,4] 106[407,4] 107[411,4] 108[415,4] 109[419,4] 110[423,4] 111[427,4] 112[431,4] 113[435,4] 114[439,4] 115[443,4] 116[447,4] 117[451,4] 118[455,4] 119[459,4] 120[463,4] 121[467,4] 122[471,4] 123[475,4] 124[479,4] 125[483,4] 126[487,4] 127[491,4] 134[495,1] 135[496,1] 136[497,1] 138[498,2] 139[500,2] 140[502,2] 141[504,1] 142[505,1] 143[506,1] 144[507,1] 146[508,1] 147[509,2] 148[511,2] 149[513,1] 150[514,2] 151[516,2] 152[518,2] 153[520,2] 154[522,1] 167[523,1] 213[524,1] 214[525,1] 215[526,1] 216[527,1] 217[528,1] 218[529,1] 219[530,1] 220[531,1] 221[532,1] 222[533,1] 223[534,1] 225[535,1] 227[536,1] 228[537,1] 229[538,1] 230[539,1] 232[540,1] 233[541,1] 234[542,1] 235[543,1] 236[544,1] 237[545,1] 238[546,1] 239[547,1] 240[548,1] 241[549,1] 242[550,1] 243[551,1] 244[552,1] 245[553,1] 246[554,1] 247[555,1] 250[556,1] 251[557,1] 252[558,1] 253[559,1] 254[560,1] 255[561,1] 256[562,1] 257[563,1] 259[564,1] 270[565,1] 271[566,1] 272[567,1] 273[568,1] 

( 74 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u248(11){ }u249(13){ }u250(25){ }u251(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 146 213
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 141 146 213
;; live  kill	 14 [lr]
;; rd  in  	(74)
1, 3, 5, 7, 90, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
1, 65, 504, 508, 524
;; rd  kill	(42)
0, 1, 2, 3, 4, 5, 6, 7, 24, 25, 26, 27, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 504, 508, 524
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 213
;; live  out 	 141 146 213
;; rd  out 	(71)
1, 65, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 190
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 191
;;      reg 213 { d524(bb 26 insn 190) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 192
;;      reg 13 { }
;;      reg 0 { d0(bb 26 insn 191) }
;;   UD chains for insn luid 3 uid 193
;;      reg 0 { d1(bb 26 insn 192) }
;;   UD chains for insn luid 4 uid 194
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 5 uid 195
;;      reg 141 { d504(bb 26 insn 194) }
;;   UD chains for insn luid 6 uid 196
;;      reg 24 { d65(bb 26 insn 195) }

( 26 )->[27]->( 65 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 214 215 216 217 218
;; live  in  	 146
;; live  gen 	 214 215 216 217 218
;; live  kill	
;; rd  in  	(71)
1, 65, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
525, 526, 527, 528, 529
;; rd  kill	(5)
525, 526, 527, 528, 529
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 65, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 198
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 199
;;      reg 215 { d526(bb 27 insn 198) }
;;   UD chains for insn luid 2 uid 200
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 3 uid 201
;;      reg 216 { d527(bb 27 insn 200) }
;;   UD chains for insn luid 4 uid 202
;;      reg 214 { d525(bb 27 insn 199) }
;;      reg 217 { d528(bb 27 insn 201) }
;;   UD chains for insn luid 5 uid 203
;;      reg 25 { }
;;      reg 218 { d529(bb 27 insn 202) }

( 26 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u273(11){ }u274(13){ }u275(25){ }u276(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 141 146 213
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
1, 65, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
66
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; live  out 	 146 213
;; rd  out 	(71)
1, 66, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 208
;;      reg 141 { d504(bb 26 insn 194) }
;;   UD chains for insn luid 1 uid 209
;;      reg 24 { d66(bb 28 insn 208) }

( 28 )->[29]->( 65 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 219 220 221 222 223
;; live  in  	 146
;; live  gen 	 219 220 221 222 223
;; live  kill	
;; rd  in  	(71)
1, 66, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
530, 531, 532, 533, 534
;; rd  kill	(5)
530, 531, 532, 533, 534
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 66, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 211
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 212
;;      reg 220 { d531(bb 29 insn 211) }
;;   UD chains for insn luid 2 uid 213
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 3 uid 214
;;      reg 221 { d532(bb 29 insn 213) }
;;   UD chains for insn luid 4 uid 215
;;      reg 219 { d530(bb 29 insn 212) }
;;      reg 222 { d533(bb 29 insn 214) }
;;   UD chains for insn luid 5 uid 216
;;      reg 25 { }
;;      reg 223 { d534(bb 29 insn 215) }

( 28 )->[30]->( 31 39 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u291(11){ }u292(13){ }u293(25){ }u294(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 142
;; live  in  	 146 213
;; live  gen 	 24 [cc] 142
;; live  kill	
;; rd  in  	(71)
1, 66, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
67, 505
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 505
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 213
;; live  out 	 142 146 213
;; rd  out 	(71)
1, 67, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 221
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 222
;;      reg 142 { d505(bb 30 insn 221) }
;;   UD chains for insn luid 2 uid 223
;;      reg 24 { d67(bb 30 insn 222) }

( 30 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u298(11){ }u299(13){ }u300(25){ }u301(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 143 144 147 225
;; live  in  	 146 213
;; live  gen 	 0 [r0] 24 [cc] 135 136 143 144 147 225
;; live  kill	 14 [lr]
;; rd  in  	(71)
1, 67, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(8)
3, 69, 496, 497, 506, 507, 509, 535
;; rd  kill	(46)
0, 1, 2, 3, 4, 5, 6, 7, 24, 25, 26, 27, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 496, 497, 506, 507, 509, 510, 535
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 213
;; live  out 	 135 136 147 213
;; rd  out 	(71)
3, 69, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 509, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 225
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 226
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 2 uid 228
;;      reg 213 { d524(bb 26 insn 190) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 229
;;      reg 13 { }
;;      reg 0 { d2(bb 31 insn 228) }
;;   UD chains for insn luid 4 uid 230
;;      reg 0 { d3(bb 31 insn 229) }
;;   UD chains for insn luid 5 uid 231
;;      reg 143 { d506(bb 31 insn 226) }
;;      reg 144 { d507(bb 31 insn 230) }
;;   UD chains for insn luid 6 uid 232
;;      reg 135 { d496(bb 31 insn 231) }
;;   UD chains for insn luid 7 uid 233
;;      reg 225 { d535(bb 31 insn 232) }
;;   eq_note reg 135 { d496(bb 31 insn 231) }
;;   UD chains for insn luid 8 uid 234
;;      reg 147 { d509(bb 31 insn 233) }
;;   UD chains for insn luid 9 uid 235
;;      reg 24 { d69(bb 31 insn 234) }

( 31 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u327(11){ }u328(13){ }u329(25){ }u330(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 213
;; lr  def 	 140 148 149
;; live  in  	 135 136 147 213
;; live  gen 	 140 148 149
;; live  kill	
;; rd  in  	(71)
3, 69, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 509, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
502, 511, 513
;; rd  kill	(5)
502, 503, 511, 512, 513
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;; rd  out 	(70)
3, 69, 495, 496, 497, 499, 501, 502, 504, 505, 506, 507, 508, 509, 511, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 246
;;      reg 136 { d497(bb 31 insn 225) }
;;   UD chains for insn luid 1 uid 247
;;      reg 135 { d496(bb 31 insn 231) }
;;   UD chains for insn luid 2 uid 248
;;      reg 213 { d524(bb 26 insn 190) }
;;   eq_note reg 25 { }

( 76 33 )->[34]->( 35 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 227
;; live  in  	 140 147 148 149
;; live  gen 	 24 [cc] 227
;; live  kill	
;; rd  in  	(74)
3, 69, 71, 495, 496, 497, 499, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
70, 536
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 536
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;; rd  out 	(73)
3, 70, 495, 496, 497, 499, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 250
;;      reg 147 { d510(bb 36 insn 259) d509(bb 31 insn 233) }
;;   UD chains for insn luid 1 uid 251
;;      reg 227 { d536(bb 34 insn 250) }
;;   UD chains for insn luid 2 uid 252
;;      reg 24 { d70(bb 34 insn 251) }

( 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148
;; lr  def 	 148 228
;; live  in  	 140 147 148 149
;; live  gen 	 148 228
;; live  kill	
;; rd  in  	(73)
3, 70, 495, 496, 497, 499, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
512, 537
;; rd  kill	(3)
511, 512, 537
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;; rd  out 	(72)
3, 70, 495, 496, 497, 499, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 254
;;      reg 148 { d512(bb 35 insn 256) d511(bb 33 insn 246) }
;;   UD chains for insn luid 1 uid 255
;;      reg 140 { d503(bb 36 insn 260) d502(bb 33 insn 248) }
;;      reg 228 { d537(bb 35 insn 254) }
;;   UD chains for insn luid 2 uid 256
;;      reg 148 { d512(bb 35 insn 256) d511(bb 33 insn 246) }

( 34 35 )->[36]->( 76 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  def 	 24 [cc] 140 147
;; live  in  	 140 147 148 149
;; live  gen 	 24 [cc] 140 147
;; live  kill	
;; rd  in  	(73)
3, 70, 495, 496, 497, 499, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
71, 503, 510
;; rd  kill	(31)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 502, 503, 509, 510
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;; rd  out 	(71)
3, 71, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 259
;;      reg 147 { d510(bb 36 insn 259) d509(bb 31 insn 233) }
;;   UD chains for insn luid 1 uid 260
;;      reg 140 { d503(bb 36 insn 260) d502(bb 33 insn 248) }
;;   UD chains for insn luid 2 uid 262
;;      reg 147 { d510(bb 36 insn 259) }
;;   UD chains for insn luid 3 uid 263
;;      reg 24 { d71(bb 36 insn 262) }

( 36 )->[37]->( 38 65 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u358(11){ }u359(13){ }u360(25){ }u361(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc]
;; live  in  	 148 149
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
3, 71, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
72
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166
;; live  out 	 148
;; rd  out 	(71)
3, 72, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 265
;;      reg 149 { d513(bb 33 insn 247) }
;;   UD chains for insn luid 1 uid 266
;;      reg 24 { d72(bb 37 insn 265) }

( 37 )->[38]->( 65 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u364(11){ }u365(13){ }u366(25){ }u367(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 148
;; live  gen 	
;; live  kill	
;; rd  in  	(71)
3, 72, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
3, 72, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 268
;;      reg 25 { }
;;      reg 148 { d512(bb 35 insn 256) d511(bb 33 insn 246) }

( 30 )->[39]->( 40 42 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 142 146
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
1, 67, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
73
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; live  out 	 142 146
;; rd  out 	(71)
1, 73, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 273
;;      reg 142 { d505(bb 30 insn 221) }
;;   UD chains for insn luid 1 uid 274
;;      reg 24 { d73(bb 39 insn 273) }

( 39 )->[40]->( 41 49 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u376(11){ }u377(13){ }u378(25){ }u379(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 229
;; live  in  	 146
;; live  gen 	 24 [cc] 229
;; live  kill	
;; rd  in  	(71)
1, 73, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
74, 538
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 538
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;; rd  out 	(71)
1, 74, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 276
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 277
;;      reg 229 { d538(bb 40 insn 276) }
;;   UD chains for insn luid 2 uid 278
;;      reg 24 { d74(bb 40 insn 277) }

( 40 )->[41]->( 65 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u383(11){ }u384(13){ }u385(25){ }u386(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 230 232 233 234 235
;; live  in  	 146
;; live  gen 	 230 232 233 234 235
;; live  kill	
;; rd  in  	(71)
1, 74, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
539, 540, 541, 542, 543
;; rd  kill	(5)
539, 540, 541, 542, 543
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 74, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 280
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 282
;;      reg 230 { d539(bb 41 insn 280) }
;;   UD chains for insn luid 2 uid 283
;;      reg 25 { }
;;      reg 232 { d540(bb 41 insn 282) }
;;   UD chains for insn luid 3 uid 284
;;      reg 233 { d541(bb 41 insn 283) }
;;   eq_note reg 233 { d541(bb 41 insn 283) }
;;   UD chains for insn luid 4 uid 285
;;      reg 234 { d542(bb 41 insn 284) }
;;   UD chains for insn luid 5 uid 286
;;      reg 25 { }
;;      reg 235 { d543(bb 41 insn 285) }

( 39 )->[42]->( 43 49 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u396(11){ }u397(13){ }u398(25){ }u399(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 142 146
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
1, 73, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
75
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;; rd  out 	(71)
1, 75, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 291
;;      reg 142 { d505(bb 30 insn 221) }
;;   UD chains for insn luid 1 uid 292
;;      reg 24 { d75(bb 42 insn 291) }

( 42 )->[43]->( 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u402(11){ }u403(13){ }u404(25){ }u405(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 138 151 271 272 273
;; live  in  	 146
;; live  gen 	 138 151 271 272 273
;; live  kill	
;; rd  in  	(71)
1, 75, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
498, 516, 566, 567, 568
;; rd  kill	(7)
498, 499, 516, 517, 566, 567, 568
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;; rd  out 	(70)
1, 75, 495, 496, 497, 498, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 294
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 309
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 3 uid 310
;;      reg 271 { d566(bb 43 insn 309) }
;;   UD chains for insn luid 4 uid 299
;;      reg 25 { }

( 45 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u407(11){ }u408(13){ }u409(25){ }u410(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 273
;; lr  def 	 151 236 237 238
;; live  in  	 138 146 151 271 272 273
;; live  gen 	 151 236 237 238
;; live  kill	
;; rd  in  	(71)
1, 76, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(4)
517, 544, 545, 546
;; rd  kill	(5)
516, 517, 544, 545, 546
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;; rd  out 	(70)
1, 76, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 486
;;      reg 273 { d568(bb 43 insn 299) }
;;   UD chains for insn luid 1 uid 300
;;      reg 151 { d517(bb 44 insn 303) d516(bb 43 insn 295) }
;;   UD chains for insn luid 2 uid 301
;;      reg 138 { d499(bb 45 insn 307) }
;;   UD chains for insn luid 3 uid 302
;;      reg 237 { d545(bb 44 insn 300) }
;;      reg 238 { d546(bb 44 insn 301) }
;;      reg 273 { d568(bb 43 insn 299) }
;;   UD chains for insn luid 4 uid 303
;;      reg 151 { d517(bb 44 insn 303) d516(bb 43 insn 295) }

( 43 44 )->[45]->( 44 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 271 272
;; lr  def 	 24 [cc] 138 239 240
;; live  in  	 138 146 151 271 272 273
;; live  gen 	 24 [cc] 138 239 240
;; live  kill	
;; rd  in  	(73)
1, 75, 76, 495, 496, 497, 498, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(4)
76, 499, 547, 548
;; rd  kill	(31)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 498, 499, 547, 548
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;; rd  out 	(71)
1, 76, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 307
;;      reg 138 { d499(bb 45 insn 307) d498(bb 43 insn 294) }
;;   UD chains for insn luid 1 uid 484
;;      reg 271 { d566(bb 43 insn 309) }
;;   UD chains for insn luid 2 uid 485
;;      reg 272 { d567(bb 43 insn 310) }
;;   UD chains for insn luid 3 uid 311
;;      reg 151 { d517(bb 44 insn 303) d516(bb 43 insn 295) }
;;      reg 272 { d567(bb 43 insn 310) }
;;   UD chains for insn luid 4 uid 312
;;      reg 24 { d76(bb 45 insn 311) }

( 45 )->[46]->( 47 48 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u429(11){ }u430(13){ }u431(25){ }u432(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146
;; lr  def 	 24 [cc] 150 241
;; live  in  	 138 146
;; live  gen 	 24 [cc] 150 241
;; live  kill	
;; rd  in  	(71)
1, 76, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
77, 514, 549
;; rd  kill	(30)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 514, 515, 549
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166
;; live  out 	 138 150
;; rd  out 	(70)
1, 77, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 314
;;      reg 138 { d499(bb 45 insn 307) }
;;   UD chains for insn luid 1 uid 315
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 2 uid 316
;;      reg 241 { d549(bb 46 insn 315) }
;;   UD chains for insn luid 3 uid 317
;;      reg 24 { d77(bb 46 insn 316) }

( 46 )->[47]->( 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u437(11){ }u438(13){ }u439(25){ }u440(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150
;; lr  def 	 150 242
;; live  in  	 138 150
;; live  gen 	 150 242
;; live  kill	
;; rd  in  	(70)
1, 77, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
515, 550
;; rd  kill	(3)
514, 515, 550
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166
;; live  out 	 150
;; rd  out 	(70)
1, 77, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 319
;;      reg 150 { d514(bb 46 insn 314) }
;;   UD chains for insn luid 1 uid 320
;;      reg 25 { }
;;      reg 242 { d550(bb 47 insn 319) }
;;   UD chains for insn luid 2 uid 321
;;      reg 138 { d499(bb 45 insn 307) }

( 46 47 )->[48]->( 65 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u445(11){ }u446(13){ }u447(25){ }u448(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	
;; live  in  	 150
;; live  gen 	
;; live  kill	
;; rd  in  	(71)
1, 77, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 77, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 324
;;      reg 25 { }
;;      reg 150 { d515(bb 47 insn 321) d514(bb 46 insn 314) }

( 42 40 )->[49]->( 50 53 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u451(11){ }u452(13){ }u453(25){ }u454(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(72)
1, 74, 75, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
78
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;; rd  out 	(71)
1, 78, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 329
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 330
;;      reg 24 { d78(bb 49 insn 329) }

( 49 )->[50]->( 51 52 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u457(11){ }u458(13){ }u459(25){ }u460(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 243
;; live  in  	
;; live  gen 	 24 [cc] 243
;; live  kill	
;; rd  in  	(71)
1, 78, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
79, 551
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 551
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 79, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 332
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 333
;;      reg 243 { d551(bb 50 insn 332) }
;;   UD chains for insn luid 2 uid 334
;;      reg 24 { d79(bb 50 insn 333) }

( 50 )->[51]->( 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u464(11){ }u465(13){ }u466(25){ }u467(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 244
;; live  in  	
;; live  gen 	 244
;; live  kill	
;; rd  in  	(71)
1, 79, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
552
;; rd  kill	(1)
552
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 79, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 336
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 337
;;      reg 25 { }
;;      reg 244 { d552(bb 51 insn 336) }

( 50 51 )->[52]->( 65 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u471(11){ }u472(13){ }u473(25){ }u474(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 245
;; live  in  	
;; live  gen 	 245
;; live  kill	
;; rd  in  	(71)
1, 79, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
553
;; rd  kill	(1)
553
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 79, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 341
;;      reg 25 { }
;;      reg 245 { d553(bb 52 insn 340) }

( 49 )->[53]->( 54 62 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
1, 78, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
80
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;; rd  out 	(71)
1, 80, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 346
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 347
;;      reg 24 { d80(bb 53 insn 346) }

( 53 )->[54]->( 56 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u483(11){ }u484(13){ }u485(25){ }u486(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 152 246
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 134 152 246
;; live  kill	 14 [lr]
;; rd  in  	(71)
1, 80, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
5, 82, 495, 518, 554
;; rd  kill	(43)
0, 1, 2, 3, 4, 5, 6, 7, 24, 25, 26, 27, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 495, 518, 519, 554
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166
;; live  out 	 134 152
;; rd  out 	(71)
5, 82, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 349
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 350
;;      reg 246 { d554(bb 54 insn 349) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 351
;;      reg 13 { }
;;      reg 0 { d4(bb 54 insn 350) }
;;   UD chains for insn luid 3 uid 352
;;      reg 0 { d5(bb 54 insn 351) }
;;   UD chains for insn luid 4 uid 353
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 354
;;      reg 152 { d518(bb 54 insn 352) }
;;   UD chains for insn luid 6 uid 355
;;      reg 24 { d82(bb 54 insn 354) }

( 54 )->[55]->( 56 57 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u496(11){ }u497(13){ }u498(25){ }u499(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 247
;; live  in  	 134 152
;; live  gen 	 24 [cc] 247
;; live  kill	
;; rd  in  	(71)
5, 82, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
83, 555
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 555
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 247
;; live  out 	 134 152 247
;; rd  out 	(71)
5, 83, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 357
;;      reg 152 { d518(bb 54 insn 352) }
;;   UD chains for insn luid 1 uid 358
;;      reg 247 { d555(bb 55 insn 357) }
;;   UD chains for insn luid 2 uid 359
;;      reg 24 { d83(bb 55 insn 358) }

( 55 )->[57]->( 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u513(11){ }u514(13){ }u515(25){ }u516(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 247
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 247
;; lr  def 	 139 153 270
;; live  in  	 134 152 247
;; live  gen 	 139 153 270
;; live  kill	
;; rd  in  	(71)
5, 83, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
500, 520, 565
;; rd  kill	(5)
500, 501, 520, 521, 565
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;; rd  out 	(70)
5, 83, 495, 496, 497, 499, 500, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 372
;;      reg 134 { d495(bb 54 insn 353) }
;;   UD chains for insn luid 1 uid 373
;;      reg 247 { d555(bb 55 insn 357) }
;;   UD chains for insn luid 2 uid 379
;;      reg 25 { }

( 77 57 )->[58]->( 59 60 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u519(11){ }u520(13){ }u521(25){ }u522(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 250
;; live  in  	 139 152 153 270
;; live  gen 	 24 [cc] 250
;; live  kill	
;; rd  in  	(74)
5, 83, 85, 495, 496, 497, 499, 500, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
84, 556
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 556
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;; rd  out 	(73)
5, 84, 495, 496, 497, 499, 500, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 375
;;      reg 152 { d519(bb 60 insn 385) d518(bb 54 insn 352) }
;;   UD chains for insn luid 1 uid 376
;;      reg 250 { d556(bb 58 insn 375) }
;;   UD chains for insn luid 2 uid 377
;;      reg 24 { d84(bb 58 insn 376) }

( 58 )->[59]->( 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u526(11){ }u527(13){ }u528(25){ }u529(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 153 270
;; lr  def 	 153 251 252
;; live  in  	 139 152 153 270
;; live  gen 	 153 251 252
;; live  kill	
;; rd  in  	(73)
5, 84, 495, 496, 497, 499, 500, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
521, 557, 558
;; rd  kill	(4)
520, 521, 557, 558
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;; rd  out 	(72)
5, 84, 495, 496, 497, 499, 500, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 483
;;      reg 270 { d565(bb 57 insn 379) }
;;   UD chains for insn luid 1 uid 380
;;      reg 153 { d521(bb 59 insn 382) d520(bb 57 insn 372) }
;;   UD chains for insn luid 2 uid 381
;;      reg 139 { d501(bb 60 insn 386) d500(bb 57 insn 373) }
;;      reg 252 { d558(bb 59 insn 380) }
;;      reg 270 { d565(bb 57 insn 379) }
;;   UD chains for insn luid 3 uid 382
;;      reg 153 { d521(bb 59 insn 382) d520(bb 57 insn 372) }

( 58 59 )->[60]->( 77 61 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152
;; lr  def 	 24 [cc] 139 152
;; live  in  	 139 152 153 270
;; live  gen 	 24 [cc] 139 152
;; live  kill	
;; rd  in  	(73)
5, 84, 495, 496, 497, 499, 500, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
85, 501, 519
;; rd  kill	(31)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 500, 501, 518, 519
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;; rd  out 	(71)
5, 85, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 385
;;      reg 152 { d519(bb 60 insn 385) d518(bb 54 insn 352) }
;;   UD chains for insn luid 1 uid 386
;;      reg 139 { d501(bb 60 insn 386) d500(bb 57 insn 373) }
;;   UD chains for insn luid 2 uid 388
;;      reg 152 { d519(bb 60 insn 385) }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { d85(bb 60 insn 388) }

( 60 )->[61]->( 65 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u544(11){ }u545(13){ }u546(25){ }u547(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	
;; live  in  	 153
;; live  gen 	
;; live  kill	
;; rd  in  	(71)
5, 85, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
5, 85, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 25 { }
;;      reg 153 { d521(bb 59 insn 382) d520(bb 57 insn 372) }

( 53 )->[62]->( 63 64 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u550(11){ }u551(13){ }u552(25){ }u553(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
1, 80, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
86
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 86, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 396
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 397
;;      reg 24 { d86(bb 62 insn 396) }

( 62 )->[63]->( 65 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154 253 254 255 256 257
;; live  in  	
;; live  gen 	 0 [r0] 154 253 254 255 256 257
;; live  kill	 14 [lr]
;; rd  in  	(71)
1, 86, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(7)
7, 522, 559, 560, 561, 562, 563
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 24, 25, 26, 27, 522, 559, 560, 561, 562, 563
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
7, 86, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 399
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 400
;;      reg 253 { d559(bb 63 insn 399) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 401
;;      reg 13 { }
;;      reg 0 { d6(bb 63 insn 400) }
;;   UD chains for insn luid 3 uid 402
;;      reg 0 { d7(bb 63 insn 401) }
;;   UD chains for insn luid 4 uid 403
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 404
;;      reg 255 { d561(bb 63 insn 403) }
;;   UD chains for insn luid 6 uid 405
;;      reg 154 { d522(bb 63 insn 402) }
;;   UD chains for insn luid 7 uid 406
;;      reg 254 { d560(bb 63 insn 404) }
;;      reg 256 { d562(bb 63 insn 405) }
;;   UD chains for insn luid 8 uid 407
;;      reg 25 { }
;;      reg 257 { d563(bb 63 insn 406) }

( 27 29 61 37 38 41 48 52 63 )->[65]->( 72 66 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u582(11){ }u583(13){ }u584(25){ }u585(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 167
;; live  in  	
;; live  gen 	 24 [cc] 167
;; live  kill	
;; rd  in  	(81)
1, 3, 5, 7, 65, 66, 72, 74, 77, 79, 85, 86, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
88, 523
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 523
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167
;; live  out 	 167
;; rd  out 	(74)
1, 3, 5, 7, 88, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 421
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 422
;;      reg 165 { }
;;      reg 167 { d523(bb 65 insn 421) }
;;   UD chains for insn luid 2 uid 423
;;      reg 24 { d88(bb 65 insn 422) }

( 65 )->[66]->( 72 75 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u590(11){ }u591(13){ }u592(25){ }u593(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 167
;; lr  def 	 24 [cc]
;; live  in  	 167
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(74)
1, 3, 5, 7, 88, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
89
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(74)
1, 3, 5, 7, 89, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 425
;;      reg 166 { }
;;      reg 167 { d523(bb 65 insn 421) }
;;   UD chains for insn luid 1 uid 426
;;      reg 24 { d89(bb 66 insn 425) }

( 67 75 )->[74]->( 26 68 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 259
;; live  in  	
;; live  gen 	 24 [cc] 259
;; live  kill	
;; rd  in  	(74)
1, 3, 5, 7, 89, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
90, 564
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 564
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(74)
1, 3, 5, 7, 90, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 430
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 431
;;      reg 259 { d564(bb 74 insn 430) }
;;   UD chains for insn luid 2 uid 432
;;      reg 24 { d90(bb 74 insn 431) }

( 66 )->[75]->( 74 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(74)
1, 3, 5, 7, 89, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(74)
1, 3, 5, 7, 89, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

( 36 )->[76]->( 34 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 140 147 148 149
;; live  gen 	
;; live  kill	
;; rd  in  	(71)
3, 71, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;; rd  out 	(71)
3, 71, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

( 60 )->[77]->( 58 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 139 152 153 270
;; live  gen 	
;; live  kill	
;; rd  in  	(71)
5, 85, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;; rd  out 	(71)
5, 85, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

*****starting processing of loop  ******


unwind_frame

Dataflow summary:
def_info->table_size = 569, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,121u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,3u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d} r240={1d} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r270={1d,2u} r271={1d,2u} r272={1d,2u} r273={1d,2u} 
;;    total ref usage 2741{2083d,648u,10e} in 288{272 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494
0[0,8] 1[8,4] 2[12,4] 3[16,4] 12[20,4] 14[24,4] 15[28,4] 16[32,4] 17[36,4] 18[40,4] 19[44,4] 20[48,4] 21[52,4] 22[56,4] 23[60,4] 24[64,27] 27[91,4] 28[95,4] 29[99,4] 30[103,4] 31[107,4] 32[111,4] 33[115,4] 34[119,4] 35[123,4] 36[127,4] 37[131,4] 38[135,4] 39[139,4] 40[143,4] 41[147,4] 42[151,4] 43[155,4] 44[159,4] 45[163,4] 46[167,4] 47[171,4] 48[175,4] 49[179,4] 50[183,4] 51[187,4] 52[191,4] 53[195,4] 54[199,4] 55[203,4] 56[207,4] 57[211,4] 58[215,4] 59[219,4] 60[223,4] 61[227,4] 62[231,4] 63[235,4] 64[239,4] 65[243,4] 66[247,4] 67[251,4] 68[255,4] 69[259,4] 70[263,4] 71[267,4] 72[271,4] 73[275,4] 74[279,4] 75[283,4] 76[287,4] 77[291,4] 78[295,4] 79[299,4] 80[303,4] 81[307,4] 82[311,4] 83[315,4] 84[319,4] 85[323,4] 86[327,4] 87[331,4] 88[335,4] 89[339,4] 90[343,4] 91[347,4] 92[351,4] 93[355,4] 94[359,4] 95[363,4] 96[367,4] 97[371,4] 98[375,4] 99[379,4] 100[383,4] 101[387,4] 102[391,4] 103[395,4] 104[399,4] 105[403,4] 106[407,4] 107[411,4] 108[415,4] 109[419,4] 110[423,4] 111[427,4] 112[431,4] 113[435,4] 114[439,4] 115[443,4] 116[447,4] 117[451,4] 118[455,4] 119[459,4] 120[463,4] 121[467,4] 122[471,4] 123[475,4] 124[479,4] 125[483,4] 126[487,4] 127[491,4] 134[495,1] 135[496,1] 136[497,1] 138[498,2] 139[500,2] 140[502,2] 141[504,1] 142[505,1] 143[506,1] 144[507,1] 146[508,1] 147[509,2] 148[511,2] 149[513,1] 150[514,2] 151[516,2] 152[518,2] 153[520,2] 154[522,1] 167[523,1] 213[524,1] 214[525,1] 215[526,1] 216[527,1] 217[528,1] 218[529,1] 219[530,1] 220[531,1] 221[532,1] 222[533,1] 223[534,1] 225[535,1] 227[536,1] 228[537,1] 229[538,1] 230[539,1] 232[540,1] 233[541,1] 234[542,1] 235[543,1] 236[544,1] 237[545,1] 238[546,1] 239[547,1] 240[548,1] 241[549,1] 242[550,1] 243[551,1] 244[552,1] 245[553,1] 246[554,1] 247[555,1] 250[556,1] 251[557,1] 252[558,1] 253[559,1] 254[560,1] 255[561,1] 256[562,1] 257[563,1] 259[564,1] 270[565,1] 271[566,1] 272[567,1] 273[568,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 173 175 176 177 178
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 165 166 173 175 176 177 178
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/unwind.c:275 (set (reg/v/f:SI 175 [ frame ])
        (reg:SI 0 r0 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ frame ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/unwind.c:281 (set (reg/v:SI 165 [ low ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 177)
        (plus:SI (reg/v:SI 165 [ low ])
            (const_int 8128 [0x1fc0]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 176)
        (plus:SI (reg:SI 177)
            (const_int 63 [0x3f]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 165 [ low ])
                (const_int 8191 [0x1fff]))
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 178)
        (and:SI (reg:SI 176)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/unwind.c:282 (set (reg/v:SI 166 [ high ])
        (and:SI (reg:SI 178)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (and:SI (reg:SI 176)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 12 11 13 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 13 12 14 2 arch/arm/kernel/unwind.c:287 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_text_address") [flags 0x41] <function_decl 0x10a58300 kernel_text_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 173 [ D.15618 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/unwind.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173 [ D.15618 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 173 [ D.15618 ])
        (nil)))

(jump_insn 16 15 17 2 arch/arm/kernel/unwind.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 72 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 165 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 177 { }
;;   eq_note reg 165 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 176 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 178 { }
;;   eq_note reg 176 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 0 { }
;;   UD chains for insn luid 9 uid 15
;;      reg 173 { }
;;   UD chains for insn luid 10 uid 16
;;      reg 24 { }


;; Succ edge  72 [61.0%] 
;; Succ edge  3 [39.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 137 155
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/kernel/unwind.c:290 (set (reg:SI 137 [ temp.525 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 21 3 arch/arm/kernel/unwind.c:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_kernel_text") [flags 0x41] <function_decl 0x10a58180 core_kernel_text>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 21 20 22 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 155 [ D.15905 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 22 21 23 3 arch/arm/kernel/unwind.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155 [ D.15905 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.15905 ])
        (nil)))

(jump_insn 23 22 24 3 arch/arm/kernel/unwind.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 18
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 19
;;      reg 137 { }
;;   UD chains for insn luid 2 uid 20
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 21
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 22
;;      reg 155 { }
;;   UD chains for insn luid 5 uid 23
;;      reg 24 { }


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 164
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%]  (fallthru)
(note 24 23 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 27 24 28 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 28 27 29 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 1 r1)
        (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 2 r2)
        (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))
        (nil)))

(call_insn 30 29 31 4 arch/arm/kernel/unwind.c:137 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 31 30 34 4 arch/arm/kernel/unwind.c:137 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 4 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 27
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 30
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 31
;;      reg 0 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 158 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 157 158 182
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%] 
(code_label 34 31 35 5 46 "" [1 uses])

(note 35 34 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 5 arch/arm/kernel/unwind.c:143 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(call_insn 38 37 39 5 arch/arm/kernel/unwind.c:143 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10ad9d00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 39 38 40 5 arch/arm/kernel/unwind.c:143 (set (reg/v:SI 157 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 40 39 41 5 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 81 5 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j/c:SI (reg/f:SI 182) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
            (nil))))
;; End of basic block 5 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 38
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 39
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 41
;;      reg 182 { }


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 24 [cc] 183
;; live  kill	

;; Pred edge  10 [95.5%] 
(code_label 81 41 44 6 51 "" [1 uses])

(note 44 81 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 6 arch/arm/kernel/unwind.c:145 (set (reg:SI 183 [ <variable>.begin_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 16 [0x10])) [0 <variable>.begin_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 6 arch/arm/kernel/unwind.c:145 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 183 [ <variable>.begin_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183 [ <variable>.begin_addr ])
        (nil)))

(jump_insn 47 46 48 6 arch/arm/kernel/unwind.c:145 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 45
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 46
;;      reg 137 { }
;;      reg 183 { }
;;   UD chains for insn luid 2 uid 47
;;      reg 24 { }


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 24 [cc] 184
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 7 arch/arm/kernel/unwind.c:146 (set (reg:SI 184 [ <variable>.end_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 20 [0x14])) [0 <variable>.end_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 7 arch/arm/kernel/unwind.c:146 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 184 [ <variable>.end_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184 [ <variable>.end_addr ])
        (nil)))

(jump_insn 51 50 52 7 arch/arm/kernel/unwind.c:146 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 49
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 50
;;      reg 137 { }
;;      reg 184 { }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { }


;; Succ edge  8 [4.5%]  (fallthru,loop_exit)
;; Succ edge  9 [95.5%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158 190
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 161 162 164 185 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 160 161 162 164 185 186
;; live  kill	 14 [lr]

;; Pred edge  7 [4.5%]  (fallthru,loop_exit)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 186 [ <variable>.stop ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 12 [0xc])) [0 <variable>.stop+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 185)
        (plus:SI (reg/f:SI 186 [ <variable>.stop ])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 186 [ <variable>.stop ])
        (nil)))

(insn 55 54 56 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 56 55 57 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 8 [0x8])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 2 r2)
        (reg/f:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 185)
        (nil)))

(call_insn 58 57 59 8 arch/arm/kernel/unwind.c:147 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 59 58 60 8 arch/arm/kernel/unwind.c:147 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 60 59 61 8 include/linux/list.h:101 (set (reg/f:SI 161 [ D.15897 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 8 include/linux/list.h:101 (set (reg/f:SI 162 [ D.15896 ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 8 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ D.15896 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 161 [ D.15897 ])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 65 8 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 161 [ D.15897 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 162 [ D.15896 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 162 [ D.15896 ])
        (expr_list:REG_DEAD (reg/f:SI 161 [ D.15897 ])
            (nil))))

(insn 65 63 66 8 include/linux/list.h:62 (set (reg/f:SI 160 [ D.15898 ])
        (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
        (nil)))

(insn 66 65 67 8 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 160 [ D.15898 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 69 8 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])
        (reg/f:SI 160 [ D.15898 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 160 [ D.15898 ])
        (nil)))

(insn 69 67 71 8 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/f:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 71 69 74 8 include/linux/list.h:44 (set (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v/f:SI 158 [ table ])
            (nil))))
;; End of basic block 8 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 53
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 54
;;      reg 186 { }
;;   UD chains for insn luid 2 uid 55
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 56
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 57
;;      reg 185 { }
;;   UD chains for insn luid 5 uid 58
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 59
;;      reg 0 { }
;;   UD chains for insn luid 7 uid 60
;;      reg 158 { }
;;   UD chains for insn luid 8 uid 61
;;      reg 158 { }
;;   UD chains for insn luid 9 uid 62
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 10 uid 63
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 11 uid 65
;;      reg 190 { }
;;   UD chains for insn luid 12 uid 66
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 13 uid 67
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 14 uid 69
;;      reg 158 { }
;;      reg 190 { }
;;   UD chains for insn luid 15 uid 71
;;      reg 158 { }
;;      reg 190 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  gen 	 158
;; live  kill	

;; Pred edge  6 [50.0%] 
;; Pred edge  7 [95.5%] 
(code_label 74 71 75 9 49 "" [2 uses])

(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 78 9 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 76
;;      reg 158 { }


;; Succ edge  10 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  gen 	 24 [cc] 190
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru,dfs_back)
(code_label 78 76 79 10 48 "" [0 uses])

(note 79 78 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 79 83 10 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 10 arch/arm/kernel/unwind.c:144 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 158 [ table ])
            (reg/f:SI 190))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 158 [ table ])
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
        (nil)))

(jump_insn 84 83 85 10 arch/arm/kernel/unwind.c:144 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 10 -> ( 6 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 83
;;      reg 158 { }
;;      reg 190 { }
;;   eq_note reg 158 { }
;;   UD chains for insn luid 2 uid 84
;;      reg 24 { }


;; Succ edge  6 [95.5%] 
;; Succ edge  11 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; live  gen 	 164
;; live  kill	

;; Pred edge  10 [4.5%]  (fallthru,loop_exit)
(note 85 84 86 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 11 arch/arm/kernel/unwind.c:130 (set (reg/v/f:SI 164 [ idx ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 87 86 88 12 50 "" [0 uses])

(note 88 87 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 88 91 12 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 91 90 92 12 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 157 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ flags ])
        (nil)))

(call_insn 92 91 93 12 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10aef080 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 91
;;      reg 157 { }
;;   UD chains for insn luid 2 uid 92
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 4 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 93 92 94 13 47 "" [0 uses])

(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 13 arch/arm/kernel/unwind.c:291 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 164 [ idx ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 96 95 97 13 arch/arm/kernel/unwind.c:291 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 105)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 95
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 96
;;      reg 24 { }


;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  15 [100.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  13 [0.0%]  (fallthru)
(note 97 96 99 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 99 97 100 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)
        (nil)))

(insn 100 99 101 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
        (nil)))

(call_insn 101 100 102 14 arch/arm/kernel/unwind.c:292 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 102 101 105 14 arch/arm/kernel/unwind.c:293 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 100
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 101
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 175
;; lr  def 	 24 [cc] 172 193 194 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc] 172 193 194 195 196
;; live  kill	

;; Pred edge  13 [100.0%] 
(code_label 105 102 106 15 52 "" [1 uses])

(note 106 105 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 15 arch/arm/kernel/unwind.c:296 (set (reg:SI 193 [ <variable>.fp ])
        (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 15 arch/arm/kernel/unwind.c:296 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])
        (reg:SI 193 [ <variable>.fp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ <variable>.fp ])
        (nil)))

(insn 109 108 110 15 arch/arm/kernel/unwind.c:297 (set (reg:SI 194 [ <variable>.sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 15 arch/arm/kernel/unwind.c:297 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 194 [ <variable>.sp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 194 [ <variable>.sp ])
        (nil)))

(insn 111 110 112 15 arch/arm/kernel/unwind.c:298 (set (reg:SI 195 [ <variable>.lr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 15 arch/arm/kernel/unwind.c:298 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 195 [ <variable>.lr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 195 [ <variable>.lr ])
        (nil)))

(insn 113 112 114 15 arch/arm/kernel/unwind.c:299 (set (reg:SI 196)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 15 arch/arm/kernel/unwind.c:299 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 115 114 116 15 arch/arm/kernel/unwind.c:301 (set (reg:SI 172 [ D.15626 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 164 [ idx ])
                (const_int 4 [0x4])) [0 <variable>.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 15 arch/arm/kernel/unwind.c:301 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 117 116 118 15 arch/arm/kernel/unwind.c:301 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 15 -> ( 72 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 107
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 108
;;      reg 25 { }
;;      reg 193 { }
;;   UD chains for insn luid 2 uid 109
;;      reg 175 { }
;;   UD chains for insn luid 3 uid 110
;;      reg 25 { }
;;      reg 194 { }
;;   UD chains for insn luid 4 uid 111
;;      reg 175 { }
;;   UD chains for insn luid 5 uid 112
;;      reg 25 { }
;;      reg 195 { }
;;   UD chains for insn luid 7 uid 114
;;      reg 25 { }
;;      reg 196 { }
;;   UD chains for insn luid 8 uid 115
;;      reg 164 { }
;;   UD chains for insn luid 9 uid 116
;;      reg 172 { }
;;   UD chains for insn luid 10 uid 117
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  16 [80.1%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u158(11){ }u159(13){ }u160(25){ }u161(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  15 [80.1%]  (fallthru)
(note 118 117 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 120 118 121 16 arch/arm/kernel/unwind.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 16 arch/arm/kernel/unwind.c:304 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 130)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 120
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 24 { }


;; Succ edge  17 [73.0%]  (fallthru)
;; Succ edge  18 [27.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 197 198 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 197 198 199 200
;; live  kill	

;; Pred edge  16 [73.0%]  (fallthru)
(note 122 121 123 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 197)
        (ashift:SI (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 124 123 125 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 198)
        (ashiftrt:SI (reg:SI 197)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 125 124 126 17 arch/arm/kernel/unwind.c:306 (set (reg/f:SI 199)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 126 125 127 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 200)
        (plus:SI (reg:SI 198)
            (reg/f:SI 199))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_DEAD (reg:SI 198)
            (nil))))

(insn 127 126 130 17 arch/arm/kernel/unwind.c:306 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 123
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 124
;;      reg 197 { }
;;   UD chains for insn luid 2 uid 125
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 126
;;      reg 198 { }
;;      reg 199 { }
;;   UD chains for insn luid 4 uid 127
;;      reg 25 { }
;;      reg 200 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc] 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc] 201
;; live  kill	

;; Pred edge  16 [27.0%] 
(code_label 130 127 131 18 54 "" [1 uses])

(note 131 130 132 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 18 arch/arm/kernel/unwind.c:307 (set (reg:SI 201)
        (and:SI (reg:SI 172 [ D.15626 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 133 132 134 18 arch/arm/kernel/unwind.c:307 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 134 133 135 18 arch/arm/kernel/unwind.c:307 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 132
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 133
;;      reg 201 { }
;;   UD chains for insn luid 2 uid 134
;;      reg 24 { }


;; Succ edge  19 [100.0%]  (fallthru)
;; Succ edge  20 [0.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 202
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
(note 135 134 136 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 19 arch/arm/kernel/unwind.c:309 (set (reg/f:SI 202)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 137 136 140 19 arch/arm/kernel/unwind.c:309 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 202)
        (nil)))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 136
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 137
;;      reg 25 { }
;;      reg 202 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  18 [0.0%] 
(code_label 140 137 141 20 56 "" [1 uses])

(note 141 140 143 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 143 141 144 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)
        (nil)))

(insn 144 143 145 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 1 r1)
        (reg:SI 172 [ D.15626 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 145 144 146 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 2 r2)
        (reg/v/f:SI 164 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(call_insn 146 145 147 20 arch/arm/kernel/unwind.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 147 146 150 20 arch/arm/kernel/unwind.c:313 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 144
;;      reg 172 { }
;;   UD chains for insn luid 2 uid 145
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 17 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 168 169 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 168 169 170
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 150 147 151 21 55 "" [0 uses])

(note 151 150 152 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 21 arch/arm/kernel/unwind.c:317 (set (reg/f:SI 170 [ D.15643 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 169 [ D.15644 ])
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 168 [ D.15645 ])
        (and:SI (reg:SI 169 [ D.15644 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 155 154 156 21 arch/arm/kernel/unwind.c:317 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 156 155 157 21 arch/arm/kernel/unwind.c:317 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 152
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 153
;;      reg 170 { }
;;   UD chains for insn luid 2 uid 154
;;      reg 169 { }
;;   UD chains for insn luid 3 uid 155
;;      reg 168 { }
;;   UD chains for insn luid 4 uid 156
;;      reg 24 { }


;; Succ edge  22 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 204 205
;; live  kill	

;; Pred edge  21 [28.0%]  (fallthru)
(note 157 156 158 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 22 arch/arm/kernel/unwind.c:318 (set (reg:SI 204)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 22 arch/arm/kernel/unwind.c:318 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 160 159 161 22 arch/arm/kernel/unwind.c:319 (set (reg:SI 205)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 164 22 arch/arm/kernel/unwind.c:319 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 205)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
;; End of basic block 22 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 159
;;      reg 25 { }
;;      reg 204 { }
;;   UD chains for insn luid 3 uid 161
;;      reg 25 { }
;;      reg 205 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [72.0%] 
(code_label 164 161 165 23 57 "" [1 uses])

(note 165 164 166 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 23 arch/arm/kernel/unwind.c:320 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2130706432 [0xffffffff81000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ D.15645 ])
        (nil)))

(jump_insn 167 166 168 23 arch/arm/kernel/unwind.c:320 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 166
;;      reg 168 { }
;;   UD chains for insn luid 1 uid 167
;;      reg 24 { }


;; Succ edge  24 [100.0%]  (fallthru)
;; Succ edge  25 [0.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  def 	 206 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 170 175
;; live  gen 	 206 208 209 210 211
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
(note 168 167 169 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 24 arch/arm/kernel/unwind.c:321 (set (reg:SI 206)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 172 24 arch/arm/kernel/unwind.c:321 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 172 170 173 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 209)
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(insn 173 172 174 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 208)
        (and:SI (reg:SI 209)
            (const_int 16711680 [0xff0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))

(insn 174 173 175 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 208)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 175 174 176 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 211)
        (plus:SI (reg:SI 210)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 176 175 179 24 arch/arm/kernel/unwind.c:322 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
;; End of basic block 24 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 170
;;      reg 25 { }
;;      reg 206 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 208 { }
;;   UD chains for insn luid 5 uid 175
;;      reg 210 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 25 { }
;;      reg 211 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u237(11){ }u238(13){ }u239(25){ }u240(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  23 [0.0%] 
(code_label 179 176 180 25 59 "" [1 uses])

(note 180 179 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 180 183 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)
        (nil)))

(insn 183 182 184 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 1 r1)
        (reg:SI 169 [ D.15644 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ D.15644 ])
        (nil)))

(insn 184 183 185 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 2 r2)
        (reg/f:SI 170 [ D.15643 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(call_insn 185 184 186 25 arch/arm/kernel/unwind.c:324 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 186 185 429 25 arch/arm/kernel/unwind.c:326 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 183
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 184
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 185
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 74) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u248(11){ }u249(13){ }u250(25){ }u251(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 146 213
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 141 146 213
;; live  kill	 14 [lr]
;; rd  in  	(74)
1, 3, 5, 7, 90, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
1, 65, 504, 508, 524
;; rd  kill	(42)
0, 1, 2, 3, 4, 5, 6, 7, 24, 25, 26, 27, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 504, 508, 524

;; Pred edge  74 [97.8%] 
(code_label 429 186 189 26 80 "" [1 uses])

(note 189 429 190 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 191 26 arch/arm/kernel/unwind.c:187 (set (reg/f:SI 213)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 191 190 192 26 arch/arm/kernel/unwind.c:187 (set (reg:SI 0 r0)
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 192 191 193 26 arch/arm/kernel/unwind.c:187 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 193 192 194 26 arch/arm/kernel/unwind.c:187 (set (reg/v:SI 146 [ insn ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 194 193 195 26 arch/arm/kernel/unwind.c:191 (set (reg:SI 141 [ D.15954 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 192 [0xc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 195 194 196 26 arch/arm/kernel/unwind.c:191 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 196 195 197 26 arch/arm/kernel/unwind.c:191 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 213
;; live  out 	 141 146 213
;; rd  out 	(71)
1, 65, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 190
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 191
;;      reg 213 { d524(bb 26 insn 190) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 192
;;      reg 13 { }
;;      reg 0 { d0(bb 26 insn 191) }
;;   UD chains for insn luid 3 uid 193
;;      reg 0 { d1(bb 26 insn 192) }
;;   UD chains for insn luid 4 uid 194
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 5 uid 195
;;      reg 141 { d504(bb 26 insn 194) }
;;   UD chains for insn luid 6 uid 196
;;      reg 24 { d65(bb 26 insn 195) }


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 214 215 216 217 218
;; live  in  	 146
;; live  gen 	 214 215 216 217 218
;; live  kill	
;; rd  in  	(71)
1, 65, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
525, 526, 527, 528, 529
;; rd  kill	(5)
525, 526, 527, 528, 529

;; Pred edge  26 [50.0%]  (fallthru)
(note 197 196 198 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 199 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 215 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 214)
        (plus:SI (reg:SI 215 [ ctrl.vrs+52 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 215 [ ctrl.vrs+52 ])
        (nil)))

(insn 200 199 201 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 216)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 201 200 202 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 202 201 203 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 218)
        (plus:SI (reg:SI 214)
            (reg:SI 217))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg:SI 214)
            (nil))))

(insn 203 202 206 27 arch/arm/kernel/unwind.c:192 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 218)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
;; End of basic block 27 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 65, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 198
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 199
;;      reg 215 { d526(bb 27 insn 198) }
;;   UD chains for insn luid 2 uid 200
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 3 uid 201
;;      reg 216 { d527(bb 27 insn 200) }
;;   UD chains for insn luid 4 uid 202
;;      reg 214 { d525(bb 27 insn 199) }
;;      reg 217 { d528(bb 27 insn 201) }
;;   UD chains for insn luid 5 uid 203
;;      reg 25 { }
;;      reg 218 { d529(bb 27 insn 202) }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u273(11){ }u274(13){ }u275(25){ }u276(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 141 146 213
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
1, 65, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
66
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90

;; Pred edge  26 [50.0%] 
(code_label 206 203 207 28 60 "" [1 uses])

(note 207 206 208 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 28 arch/arm/kernel/unwind.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 64 [0x40]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.15954 ])
        (nil)))

(jump_insn 209 208 210 28 arch/arm/kernel/unwind.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; live  out 	 146 213
;; rd  out 	(71)
1, 66, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 208
;;      reg 141 { d504(bb 26 insn 194) }
;;   UD chains for insn luid 1 uid 209
;;      reg 24 { d66(bb 28 insn 208) }


;; Succ edge  29 [28.0%]  (fallthru)
;; Succ edge  30 [72.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 219 220 221 222 223
;; live  in  	 146
;; live  gen 	 219 220 221 222 223
;; live  kill	
;; rd  in  	(71)
1, 66, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
530, 531, 532, 533, 534
;; rd  kill	(5)
530, 531, 532, 533, 534

;; Pred edge  28 [28.0%]  (fallthru)
(note 210 209 211 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 220 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 219)
        (plus:SI (reg:SI 220 [ ctrl.vrs+52 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 220 [ ctrl.vrs+52 ])
        (nil)))

(insn 213 212 214 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 221)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 214 213 215 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 222)
        (and:SI (reg:SI 221)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(insn 215 214 216 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 223)
        (minus:SI (reg:SI 219)
            (reg:SI 222))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_DEAD (reg:SI 219)
            (nil))))

(insn 216 215 219 29 arch/arm/kernel/unwind.c:194 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 223)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
;; End of basic block 29 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 66, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 211
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 212
;;      reg 220 { d531(bb 29 insn 211) }
;;   UD chains for insn luid 2 uid 213
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 3 uid 214
;;      reg 221 { d532(bb 29 insn 213) }
;;   UD chains for insn luid 4 uid 215
;;      reg 219 { d530(bb 29 insn 212) }
;;      reg 222 { d533(bb 29 insn 214) }
;;   UD chains for insn luid 5 uid 216
;;      reg 25 { }
;;      reg 223 { d534(bb 29 insn 215) }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u291(11){ }u292(13){ }u293(25){ }u294(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 142
;; live  in  	 146 213
;; live  gen 	 24 [cc] 142
;; live  kill	
;; rd  in  	(71)
1, 66, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
67, 505
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 505

;; Pred edge  28 [72.0%] 
(code_label 219 216 220 30 62 "" [1 uses])

(note 220 219 221 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 30 arch/arm/kernel/unwind.c:195 (set (reg:SI 142 [ D.15946 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 222 221 223 30 arch/arm/kernel/unwind.c:195 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 128 [0x80]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 223 222 224 30 arch/arm/kernel/unwind.c:195 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 271)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 30 -> ( 31 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 213
;; live  out 	 142 146 213
;; rd  out 	(71)
1, 67, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 221
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 222
;;      reg 142 { d505(bb 30 insn 221) }
;;   UD chains for insn luid 2 uid 223
;;      reg 24 { d67(bb 30 insn 222) }


;; Succ edge  31 [13.7%]  (fallthru)
;; Succ edge  39 [86.3%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u298(11){ }u299(13){ }u300(25){ }u301(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 213
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 143 144 147 225
;; live  in  	 146 213
;; live  gen 	 0 [r0] 24 [cc] 135 136 143 144 147 225
;; live  kill	 14 [lr]
;; rd  in  	(71)
1, 67, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(8)
3, 69, 496, 497, 506, 507, 509, 535
;; rd  kill	(46)
0, 1, 2, 3, 4, 5, 6, 7, 24, 25, 26, 27, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 496, 497, 506, 507, 509, 510, 535

;; Pred edge  30 [13.7%]  (fallthru)
(note 224 223 225 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 31 arch/arm/kernel/unwind.c:197 (set (reg:SI 136 [ temp.538 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 228 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 143 [ D.15945 ])
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 228 226 229 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 0 r0)
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 229 228 230 31 arch/arm/kernel/unwind.c:200 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 230 229 231 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 144 [ D.15944 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 231 230 232 31 arch/arm/kernel/unwind.c:200 (set (reg/v:SI 135 [ insn.539 ])
        (ior:SI (reg:SI 144 [ D.15944 ])
            (reg:SI 143 [ D.15945 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 144 [ D.15944 ])
        (expr_list:REG_DEAD (reg:SI 143 [ D.15945 ])
            (nil))))

(insn 232 231 233 31 arch/arm/kernel/unwind.c:201 (set (reg:SI 225)
        (ashift:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 233 232 234 31 arch/arm/kernel/unwind.c:201 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg:SI 225)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 135 [ insn.539 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 234 233 235 31 arch/arm/kernel/unwind.c:202 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 235 234 236 31 arch/arm/kernel/unwind.c:202 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 213
;; live  out 	 135 136 147 213
;; rd  out 	(71)
3, 69, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 509, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 225
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 226
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 2 uid 228
;;      reg 213 { d524(bb 26 insn 190) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 229
;;      reg 13 { }
;;      reg 0 { d2(bb 31 insn 228) }
;;   UD chains for insn luid 4 uid 230
;;      reg 0 { d3(bb 31 insn 229) }
;;   UD chains for insn luid 5 uid 231
;;      reg 143 { d506(bb 31 insn 226) }
;;      reg 144 { d507(bb 31 insn 230) }
;;   UD chains for insn luid 6 uid 232
;;      reg 135 { d496(bb 31 insn 231) }
;;   UD chains for insn luid 7 uid 233
;;      reg 225 { d535(bb 31 insn 232) }
;;   eq_note reg 135 { d496(bb 31 insn 231) }
;;   UD chains for insn luid 8 uid 234
;;      reg 147 { d509(bb 31 insn 233) }
;;   UD chains for insn luid 9 uid 235
;;      reg 24 { d69(bb 31 insn 234) }


;; Succ edge  32 [0.0%]  (fallthru,loop_exit)
;; Succ edge  33 [100.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u318(11){ }u319(13){ }u320(25){ }u321(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  31 [0.0%]  (fallthru,loop_exit)
(note 236 235 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 238 236 239 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)
        (nil)))

(insn 239 238 240 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ insn.539 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(call_insn 240 239 241 32 arch/arm/kernel/unwind.c:203 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 241 240 244 32 arch/arm/kernel/unwind.c:203 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 239
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 240
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u327(11){ }u328(13){ }u329(25){ }u330(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 213
;; lr  def 	 140 148 149
;; live  in  	 135 136 147 213
;; live  gen 	 140 148 149
;; live  kill	
;; rd  in  	(71)
3, 69, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 509, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
502, 511, 513
;; rd  kill	(5)
502, 503, 511, 512, 513

;; Pred edge  31 [100.0%] 
(code_label 244 241 245 33 64 "" [1 uses])

(note 245 244 246 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 33 arch/arm/kernel/unwind.c:197 (set (reg/v/f:SI 148 [ vsp ])
        (reg:SI 136 [ temp.538 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ temp.538 ])
        (nil)))

(insn 247 246 248 33 arch/arm/kernel/unwind.c:209 (set (reg/v:SI 149 [ load_sp ])
        (and:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(insn 248 247 261 33 arch/arm/kernel/unwind.c:209 (set (reg:SI 140 [ ivtmp.497 ])
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;; rd  out 	(70)
3, 69, 495, 496, 497, 499, 501, 502, 504, 505, 506, 507, 508, 509, 511, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 246
;;      reg 136 { d497(bb 31 insn 225) }
;;   UD chains for insn luid 1 uid 247
;;      reg 135 { d496(bb 31 insn 231) }
;;   UD chains for insn luid 2 uid 248
;;      reg 213 { d524(bb 26 insn 190) }
;;   eq_note reg 25 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 76 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 227
;; live  in  	 140 147 148 149
;; live  gen 	 24 [cc] 227
;; live  kill	
;; rd  in  	(74)
3, 69, 71, 495, 496, 497, 499, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
70, 536
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 536

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 261 248 249 34 66 "" [0 uses])

(note 249 261 250 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 34 arch/arm/kernel/unwind.c:211 (set (reg:SI 227)
        (and:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 251 250 252 34 arch/arm/kernel/unwind.c:211 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 227)
        (nil)))

(jump_insn 252 251 253 34 arch/arm/kernel/unwind.c:211 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;; rd  out 	(73)
3, 70, 495, 496, 497, 499, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 250
;;      reg 147 { d510(bb 36 insn 259) d509(bb 31 insn 233) }
;;   UD chains for insn luid 1 uid 251
;;      reg 227 { d536(bb 34 insn 250) }
;;   UD chains for insn luid 2 uid 252
;;      reg 24 { d70(bb 34 insn 251) }


;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148
;; lr  def 	 148 228
;; live  in  	 140 147 148 149
;; live  gen 	 148 228
;; live  kill	
;; rd  in  	(73)
3, 70, 495, 496, 497, 499, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
512, 537
;; rd  kill	(3)
511, 512, 537

;; Pred edge  34 [50.0%]  (fallthru)
(note 253 252 254 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 255 35 arch/arm/kernel/unwind.c:212 (set (reg:SI 228)
        (mem:SI (reg/v/f:SI 148 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 35 arch/arm/kernel/unwind.c:212 (set (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.497 ])
                (const_int 16 [0x10])) [0 ctrl.vrs S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(insn 256 255 257 35 arch/arm/kernel/unwind.c:212 (set (reg/v/f:SI 148 [ vsp ])
        (plus:SI (reg/v/f:SI 148 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 35 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;; rd  out 	(72)
3, 70, 495, 496, 497, 499, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 254
;;      reg 148 { d512(bb 35 insn 256) d511(bb 33 insn 246) }
;;   UD chains for insn luid 1 uid 255
;;      reg 140 { d503(bb 36 insn 260) d502(bb 33 insn 248) }
;;      reg 228 { d537(bb 35 insn 254) }
;;   UD chains for insn luid 2 uid 256
;;      reg 148 { d512(bb 35 insn 256) d511(bb 33 insn 246) }


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 34 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  def 	 24 [cc] 140 147
;; live  in  	 140 147 148 149
;; live  gen 	 24 [cc] 140 147
;; live  kill	
;; rd  in  	(73)
3, 70, 495, 496, 497, 499, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
71, 503, 510
;; rd  kill	(31)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 502, 503, 509, 510

;; Pred edge  34 [50.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
(code_label 257 256 258 36 65 "" [1 uses])

(note 258 257 259 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 36 arch/arm/kernel/unwind.c:213 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 260 259 262 36 arch/arm/kernel/unwind.c:213 (set (reg:SI 140 [ ivtmp.497 ])
        (plus:SI (reg:SI 140 [ ivtmp.497 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 262 260 263 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 263 262 480 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 480)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 36 -> ( 76 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;; rd  out 	(71)
3, 71, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 259
;;      reg 147 { d510(bb 36 insn 259) d509(bb 31 insn 233) }
;;   UD chains for insn luid 1 uid 260
;;      reg 140 { d503(bb 36 insn 260) d502(bb 33 insn 248) }
;;   UD chains for insn luid 2 uid 262
;;      reg 147 { d510(bb 36 insn 259) }
;;   UD chains for insn luid 3 uid 263
;;      reg 24 { d71(bb 36 insn 262) }


;; Succ edge  76 [91.7%]  (dfs_back)
;; Succ edge  37 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 36) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 140 147 148 149
;; live  gen 	
;; live  kill	
;; rd  in  	(71)
3, 71, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  36 [91.7%]  (dfs_back)
(code_label 480 263 479 76 83 "" [1 uses])

(note 479 480 264 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 76 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;; rd  out 	(71)
3, 71, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u358(11){ }u359(13){ }u360(25){ }u361(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc]
;; live  in  	 148 149
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
3, 71, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
72
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90

;; Pred edge  36 [8.3%]  (fallthru,loop_exit)
(note 264 479 265 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 265 264 266 37 arch/arm/kernel/unwind.c:216 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ load_sp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ load_sp ])
        (nil)))

(jump_insn 266 265 267 37 arch/arm/kernel/unwind.c:216 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 419)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 37 -> ( 38 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166
;; live  out 	 148
;; rd  out 	(71)
3, 72, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 265
;;      reg 149 { d513(bb 33 insn 247) }
;;   UD chains for insn luid 1 uid 266
;;      reg 24 { d72(bb 37 insn 265) }


;; Succ edge  38 [50.0%]  (fallthru)
;; Succ edge  65 [50.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u364(11){ }u365(13){ }u366(25){ }u367(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 148
;; live  gen 	
;; live  kill	
;; rd  in  	(71)
3, 72, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  37 [50.0%]  (fallthru)
(note 267 266 268 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 271 38 arch/arm/kernel/unwind.c:217 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 148 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 148 [ vsp ])
        (nil)))
;; End of basic block 38 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
3, 72, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 268
;;      reg 25 { }
;;      reg 148 { d512(bb 35 insn 256) d511(bb 33 insn 246) }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 142 146
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
1, 67, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
73
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90

;; Pred edge  30 [86.3%] 
(code_label 271 268 272 39 63 "" [1 uses])

(note 272 271 273 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 273 272 274 39 arch/arm/kernel/unwind.c:218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 144 [0x90]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 274 273 275 39 arch/arm/kernel/unwind.c:218 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 39 -> ( 40 42)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; live  out 	 142 146
;; rd  out 	(71)
1, 73, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 273
;;      reg 142 { d505(bb 30 insn 221) }
;;   UD chains for insn luid 1 uid 274
;;      reg 24 { d73(bb 39 insn 273) }


;; Succ edge  40 [28.0%]  (fallthru)
;; Succ edge  42 [72.0%] 

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u376(11){ }u377(13){ }u378(25){ }u379(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 229
;; live  in  	 146
;; live  gen 	 24 [cc] 229
;; live  kill	
;; rd  in  	(71)
1, 73, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
74, 538
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 538

;; Pred edge  39 [28.0%]  (fallthru)
(note 275 274 276 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 276 275 277 40 arch/arm/kernel/unwind.c:219 (set (reg:SI 229)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 13 [0xd]))) 67 {*arm_andsi3_insn} (nil))

(insn 277 276 278 40 arch/arm/kernel/unwind.c:219 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 13 [0xd]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 229)
        (nil)))

(jump_insn 278 277 279 40 arch/arm/kernel/unwind.c:219 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 40 -> ( 41 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;; rd  out 	(71)
1, 74, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 276
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 277
;;      reg 229 { d538(bb 40 insn 276) }
;;   UD chains for insn luid 2 uid 278
;;      reg 24 { d74(bb 40 insn 277) }


;; Succ edge  41 [72.0%]  (fallthru)
;; Succ edge  49 [28.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u383(11){ }u384(13){ }u385(25){ }u386(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 230 232 233 234 235
;; live  in  	 146
;; live  gen 	 230 232 233 234 235
;; live  kill	
;; rd  in  	(71)
1, 74, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
539, 540, 541, 542, 543
;; rd  kill	(5)
539, 540, 541, 542, 543

;; Pred edge  40 [72.0%]  (fallthru)
(note 279 278 280 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 282 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 230)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 282 280 283 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 232)
        (ashift:SI (reg:SI 230)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 230)
        (nil)))

(insn 283 282 284 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 233)
        (plus:SI (reg/f:SI 25 sfp)
            (reg:SI 232))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 284 283 285 41 arch/arm/kernel/unwind.c:220 (set (reg/f:SI 234)
        (plus:SI (reg:SI 233)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 233)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(insn 285 284 286 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 235)
        (mem/s/j:SI (reg/f:SI 234) [0 ctrl.vrs S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))

(insn 286 285 289 41 arch/arm/kernel/unwind.c:220 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 235)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
;; End of basic block 41 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 74, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 280
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 282
;;      reg 230 { d539(bb 41 insn 280) }
;;   UD chains for insn luid 2 uid 283
;;      reg 25 { }
;;      reg 232 { d540(bb 41 insn 282) }
;;   UD chains for insn luid 3 uid 284
;;      reg 233 { d541(bb 41 insn 283) }
;;   eq_note reg 233 { d541(bb 41 insn 283) }
;;   UD chains for insn luid 4 uid 285
;;      reg 234 { d542(bb 41 insn 284) }
;;   UD chains for insn luid 5 uid 286
;;      reg 25 { }
;;      reg 235 { d543(bb 41 insn 285) }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u396(11){ }u397(13){ }u398(25){ }u399(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 142 146
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
1, 73, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
75
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90

;; Pred edge  39 [72.0%] 
(code_label 289 286 290 42 67 "" [1 uses])

(note 290 289 291 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 291 290 292 42 arch/arm/kernel/unwind.c:221 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 160 [0xa0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.15946 ])
        (nil)))

(jump_insn 292 291 293 42 arch/arm/kernel/unwind.c:221 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6895 [0x1aef])
            (nil))))
;; End of basic block 42 -> ( 43 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;; rd  out 	(71)
1, 75, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 291
;;      reg 142 { d505(bb 30 insn 221) }
;;   UD chains for insn luid 1 uid 292
;;      reg 24 { d75(bb 42 insn 291) }


;; Succ edge  43 [31.1%]  (fallthru)
;; Succ edge  49 [69.0%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u402(11){ }u403(13){ }u404(25){ }u405(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 138 151 271 272 273
;; live  in  	 146
;; live  gen 	 138 151 271 272 273
;; live  kill	
;; rd  in  	(71)
1, 75, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
498, 516, 566, 567, 568
;; rd  kill	(7)
498, 499, 516, 517, 566, 567, 568

;; Pred edge  42 [31.1%]  (fallthru)
(note 293 292 294 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 43 arch/arm/kernel/unwind.c:222 (set (reg:SI 138 [ ivtmp.511 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 309 43 arch/arm/kernel/unwind.c:226 (set (reg/v:SI 151 [ reg ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 309 295 310 43 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 271)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 310 309 299 43 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 272)
        (plus:SI (reg:SI 271)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 239)
        (nil)))

(insn 299 310 308 43 arch/arm/kernel/unwind.c:227 (set (reg/f:SI 273)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 43 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;; rd  out 	(70)
1, 75, 495, 496, 497, 498, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 294
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 309
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 3 uid 310
;;      reg 271 { d566(bb 43 insn 309) }
;;   UD chains for insn luid 4 uid 299
;;      reg 25 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 45) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u407(11){ }u408(13){ }u409(25){ }u410(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 273
;; lr  def 	 151 236 237 238
;; live  in  	 138 146 151 271 272 273
;; live  gen 	 151 236 237 238
;; live  kill	
;; rd  in  	(71)
1, 76, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(4)
517, 544, 545, 546
;; rd  kill	(5)
516, 517, 544, 545, 546

;; Pred edge  45 [92.3%] 
(code_label 308 299 298 44 70 "" [1 uses])

(note 298 308 486 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 486 298 300 44 arch/arm/kernel/unwind.c:227 (set (reg/f:SI 236)
        (reg/f:SI 273)) -1 (nil))

(insn 300 486 301 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 237)
        (ashift:SI (reg/v:SI 151 [ reg ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 301 300 302 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 238)
        (mem:SI (plus:SI (reg:SI 138 [ ivtmp.511 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 44 arch/arm/kernel/unwind.c:227 (set (mem/s/j:SI (plus:SI (reg/f:SI 273)
                (reg:SI 237)) [0 ctrl.vrs S4 A32])
        (reg:SI 238)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_DEAD (reg:SI 237)
            (expr_list:REG_DEAD (reg/f:SI 236)
                (nil)))))

(insn 303 302 304 44 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg/v:SI 151 [ reg ])
        (plus:SI (reg/v:SI 151 [ reg ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;; rd  out 	(70)
1, 76, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 486
;;      reg 273 { d568(bb 43 insn 299) }
;;   UD chains for insn luid 1 uid 300
;;      reg 151 { d517(bb 44 insn 303) d516(bb 43 insn 295) }
;;   UD chains for insn luid 2 uid 301
;;      reg 138 { d499(bb 45 insn 307) }
;;   UD chains for insn luid 3 uid 302
;;      reg 237 { d545(bb 44 insn 300) }
;;      reg 238 { d546(bb 44 insn 301) }
;;      reg 273 { d568(bb 43 insn 299) }
;;   UD chains for insn luid 4 uid 303
;;      reg 151 { d517(bb 44 insn 303) d516(bb 43 insn 295) }


;; Succ edge  45 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 271 272
;; lr  def 	 24 [cc] 138 239 240
;; live  in  	 138 146 151 271 272 273
;; live  gen 	 24 [cc] 138 239 240
;; live  kill	
;; rd  in  	(73)
1, 75, 76, 495, 496, 497, 498, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(4)
76, 499, 547, 548
;; rd  kill	(31)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 498, 499, 547, 548

;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru,dfs_back)
(code_label 304 303 305 45 69 "" [0 uses])

(note 305 304 307 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 307 305 484 45 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg:SI 138 [ ivtmp.511 ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 484 307 485 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 239)
        (reg:SI 271)) -1 (nil))

(insn 485 484 311 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 240)
        (reg:SI 272)) -1 (nil))

(insn 311 485 312 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ reg ])
            (reg:SI 272))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(jump_insn 312 311 313 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 308)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9231 [0x240f])
            (nil))))
;; End of basic block 45 -> ( 44 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;; rd  out 	(71)
1, 76, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 307
;;      reg 138 { d499(bb 45 insn 307) d498(bb 43 insn 294) }
;;   UD chains for insn luid 1 uid 484
;;      reg 271 { d566(bb 43 insn 309) }
;;   UD chains for insn luid 2 uid 485
;;      reg 272 { d567(bb 43 insn 310) }
;;   UD chains for insn luid 3 uid 311
;;      reg 151 { d517(bb 44 insn 303) d516(bb 43 insn 295) }
;;      reg 272 { d567(bb 43 insn 310) }
;;   UD chains for insn luid 4 uid 312
;;      reg 24 { d76(bb 45 insn 311) }


;; Succ edge  44 [92.3%] 
;; Succ edge  46 [7.7%]  (fallthru,loop_exit)

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u429(11){ }u430(13){ }u431(25){ }u432(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146
;; lr  def 	 24 [cc] 150 241
;; live  in  	 138 146
;; live  gen 	 24 [cc] 150 241
;; live  kill	
;; rd  in  	(71)
1, 76, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
77, 514, 549
;; rd  kill	(30)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 514, 515, 549

;; Pred edge  45 [7.7%]  (fallthru,loop_exit)
(note 313 312 314 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 314 313 315 46 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg/v/f:SI 150 [ vsp ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 315 314 316 46 arch/arm/kernel/unwind.c:228 (set (reg:SI 241)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 316 315 317 46 arch/arm/kernel/unwind.c:228 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 241)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(jump_insn 317 316 318 46 arch/arm/kernel/unwind.c:228 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 322)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 46 -> ( 47 48)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166
;; live  out 	 138 150
;; rd  out 	(70)
1, 77, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 314
;;      reg 138 { d499(bb 45 insn 307) }
;;   UD chains for insn luid 1 uid 315
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 2 uid 316
;;      reg 241 { d549(bb 46 insn 315) }
;;   UD chains for insn luid 3 uid 317
;;      reg 24 { d77(bb 46 insn 316) }


;; Succ edge  47 [50.0%]  (fallthru)
;; Succ edge  48 [50.0%] 

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u437(11){ }u438(13){ }u439(25){ }u440(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150
;; lr  def 	 150 242
;; live  in  	 138 150
;; live  gen 	 150 242
;; live  kill	
;; rd  in  	(70)
1, 77, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
515, 550
;; rd  kill	(3)
514, 515, 550

;; Pred edge  46 [50.0%]  (fallthru)
(note 318 317 319 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 319 318 320 47 arch/arm/kernel/unwind.c:229 (set (reg:SI 242)
        (mem:SI (reg/v/f:SI 150 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))

(insn 320 319 321 47 arch/arm/kernel/unwind.c:229 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 242)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 242)
        (nil)))

(insn 321 320 322 47 arch/arm/kernel/unwind.c:229 (set (reg/v/f:SI 150 [ vsp ])
        (reg:SI 138 [ ivtmp.511 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ ivtmp.511 ])
        (nil)))
;; End of basic block 47 -> ( 48)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166
;; live  out 	 150
;; rd  out 	(70)
1, 77, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 319
;;      reg 150 { d514(bb 46 insn 314) }
;;   UD chains for insn luid 1 uid 320
;;      reg 25 { }
;;      reg 242 { d550(bb 47 insn 319) }
;;   UD chains for insn luid 2 uid 321
;;      reg 138 { d499(bb 45 insn 307) }


;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 46 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u445(11){ }u446(13){ }u447(25){ }u448(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	
;; live  in  	 150
;; live  gen 	
;; live  kill	
;; rd  in  	(71)
1, 77, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  46 [50.0%] 
;; Pred edge  47 [100.0%]  (fallthru)
(code_label 322 321 323 48 71 "" [1 uses])

(note 323 322 324 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 324 323 327 48 arch/arm/kernel/unwind.c:230 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 150 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))
;; End of basic block 48 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 77, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 324
;;      reg 25 { }
;;      reg 150 { d515(bb 47 insn 321) d514(bb 46 insn 314) }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 42 40) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u451(11){ }u452(13){ }u453(25){ }u454(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(72)
1, 74, 75, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
78
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90

;; Pred edge  42 [69.0%] 
;; Pred edge  40 [28.0%] 
(code_label 327 324 328 49 68 "" [2 uses])

(note 328 327 329 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 49 arch/arm/kernel/unwind.c:231 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 176 [0xb0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 330 329 331 49 arch/arm/kernel/unwind.c:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 344)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 49 -> ( 50 53)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;; rd  out 	(71)
1, 78, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 329
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 330
;;      reg 24 { d78(bb 49 insn 329) }


;; Succ edge  50 [28.0%]  (fallthru)
;; Succ edge  53 [72.0%] 

;; Start of basic block ( 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u457(11){ }u458(13){ }u459(25){ }u460(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 243
;; live  in  	
;; live  gen 	 24 [cc] 243
;; live  kill	
;; rd  in  	(71)
1, 78, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
79, 551
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 551

;; Pred edge  49 [28.0%]  (fallthru)
(note 331 330 332 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 332 331 333 50 arch/arm/kernel/unwind.c:232 (set (reg:SI 243 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 333 332 334 50 arch/arm/kernel/unwind.c:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 243 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 243 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 334 333 335 50 arch/arm/kernel/unwind.c:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 338)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 50 -> ( 51 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 79, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 332
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 333
;;      reg 243 { d551(bb 50 insn 332) }
;;   UD chains for insn luid 2 uid 334
;;      reg 24 { d79(bb 50 insn 333) }


;; Succ edge  51 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 50) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u464(11){ }u465(13){ }u466(25){ }u467(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 244
;; live  in  	
;; live  gen 	 244
;; live  kill	
;; rd  in  	(71)
1, 79, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
552
;; rd  kill	(1)
552

;; Pred edge  50 [50.0%]  (fallthru)
(note 335 334 336 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 336 335 337 51 arch/arm/kernel/unwind.c:233 (set (reg:SI 244 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 337 336 338 51 arch/arm/kernel/unwind.c:233 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 244 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 51 -> ( 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 79, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 336
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 337
;;      reg 25 { }
;;      reg 244 { d552(bb 51 insn 336) }


;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 50 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u471(11){ }u472(13){ }u473(25){ }u474(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 245
;; live  in  	
;; live  gen 	 245
;; live  kill	
;; rd  in  	(71)
1, 79, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
553
;; rd  kill	(1)
553

;; Pred edge  50 [50.0%] 
;; Pred edge  51 [100.0%]  (fallthru)
(code_label 338 337 339 52 73 "" [1 uses])

(note 339 338 340 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 340 339 341 52 arch/arm/kernel/unwind.c:235 (set (reg:SI 245)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 341 340 344 52 arch/arm/kernel/unwind.c:235 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 52 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 79, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 341
;;      reg 25 { }
;;      reg 245 { d553(bb 52 insn 340) }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 49) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
1, 78, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
80
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90

;; Pred edge  49 [72.0%] 
(code_label 344 341 345 53 72 "" [1 uses])

(note 345 344 346 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 346 345 347 53 arch/arm/kernel/unwind.c:236 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 177 [0xb1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 347 346 348 53 arch/arm/kernel/unwind.c:236 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 394)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 53 -> ( 54 62)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;; rd  out 	(71)
1, 80, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 346
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 347
;;      reg 24 { d80(bb 53 insn 346) }


;; Succ edge  54 [13.7%]  (fallthru)
;; Succ edge  62 [86.3%] 

;; Start of basic block ( 53) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u483(11){ }u484(13){ }u485(25){ }u486(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 152 246
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 134 152 246
;; live  kill	 14 [lr]
;; rd  in  	(71)
1, 80, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(5)
5, 82, 495, 518, 554
;; rd  kill	(43)
0, 1, 2, 3, 4, 5, 6, 7, 24, 25, 26, 27, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 495, 518, 519, 554

;; Pred edge  53 [13.7%]  (fallthru)
(note 348 347 349 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 349 348 350 54 arch/arm/kernel/unwind.c:237 (set (reg/f:SI 246)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 350 349 351 54 arch/arm/kernel/unwind.c:237 (set (reg:SI 0 r0)
        (reg/f:SI 246)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 246)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 351 350 352 54 arch/arm/kernel/unwind.c:237 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 352 351 353 54 arch/arm/kernel/unwind.c:237 (set (reg/v:SI 152 [ mask ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 353 352 354 54 arch/arm/kernel/unwind.c:238 (set (reg:SI 134 [ temp.542 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 354 353 355 54 arch/arm/kernel/unwind.c:241 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 355 354 356 54 arch/arm/kernel/unwind.c:241 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 360)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 54 -> ( 56 55)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166
;; live  out 	 134 152
;; rd  out 	(71)
5, 82, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 349
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 350
;;      reg 246 { d554(bb 54 insn 349) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 351
;;      reg 13 { }
;;      reg 0 { d4(bb 54 insn 350) }
;;   UD chains for insn luid 3 uid 352
;;      reg 0 { d5(bb 54 insn 351) }
;;   UD chains for insn luid 4 uid 353
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 354
;;      reg 152 { d518(bb 54 insn 352) }
;;   UD chains for insn luid 6 uid 355
;;      reg 24 { d82(bb 54 insn 354) }


;; Succ edge  56 [0.0%]  (loop_exit)
;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u496(11){ }u497(13){ }u498(25){ }u499(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 247
;; live  in  	 134 152
;; live  gen 	 24 [cc] 247
;; live  kill	
;; rd  in  	(71)
5, 82, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
83, 555
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 555

;; Pred edge  54 [100.0%]  (fallthru)
(note 356 355 357 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 357 356 358 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:SI 247)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 358 357 359 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 247)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 359 358 360 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 55 -> ( 56 57)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 247
;; live  out 	 134 152 247
;; rd  out 	(71)
5, 83, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 357
;;      reg 152 { d518(bb 54 insn 352) }
;;   UD chains for insn luid 1 uid 358
;;      reg 247 { d555(bb 55 insn 357) }
;;   UD chains for insn luid 2 uid 359
;;      reg 24 { d83(bb 55 insn 358) }


;; Succ edge  56 [0.0%]  (fallthru,loop_exit)
;; Succ edge  57 [100.0%] 

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1] 163 249
;; live  kill	 14 [lr]

;; Pred edge  54 [0.0%]  (loop_exit)
;; Pred edge  55 [0.0%]  (fallthru,loop_exit)
(code_label 360 359 361 56 75 "" [1 uses])

(note 361 360 363 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 363 361 364 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 249)
        (ior:SI (reg/v:SI 152 [ mask ])
            (const_int 45312 [0xb100]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ mask ])
        (nil)))

(insn 364 363 365 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)
        (nil)))

(insn 365 364 366 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 1 r1)
        (reg:SI 249)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(call_insn 366 365 367 56 arch/arm/kernel/unwind.c:242 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 367 366 370 56 arch/arm/kernel/unwind.c:242 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 363
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 365
;;      reg 249 { }
;;   UD chains for insn luid 3 uid 366
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 55) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u513(11){ }u514(13){ }u515(25){ }u516(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 247
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 247
;; lr  def 	 139 153 270
;; live  in  	 134 152 247
;; live  gen 	 139 153 270
;; live  kill	
;; rd  in  	(71)
5, 83, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
500, 520, 565
;; rd  kill	(5)
500, 501, 520, 521, 565

;; Pred edge  55 [100.0%] 
(code_label 370 367 371 57 76 "" [1 uses])

(note 371 370 372 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 372 371 373 57 arch/arm/kernel/unwind.c:238 (set (reg/v/f:SI 153 [ vsp ])
        (reg:SI 134 [ temp.542 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ temp.542 ])
        (nil)))

(insn 373 372 379 57 arch/arm/kernel/unwind.c:238 (set (reg:SI 139 [ ivtmp.505 ])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 379 373 387 57 arch/arm/kernel/unwind.c:250 (set (reg/f:SI 270)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 57 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;; rd  out 	(70)
5, 83, 495, 496, 497, 499, 500, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 520, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 372
;;      reg 134 { d495(bb 54 insn 353) }
;;   UD chains for insn luid 1 uid 373
;;      reg 247 { d555(bb 55 insn 357) }
;;   UD chains for insn luid 2 uid 379
;;      reg 25 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 77 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u519(11){ }u520(13){ }u521(25){ }u522(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 250
;; live  in  	 139 152 153 270
;; live  gen 	 24 [cc] 250
;; live  kill	
;; rd  in  	(74)
5, 83, 85, 495, 496, 497, 499, 500, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
84, 556
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 556

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%]  (fallthru)
(code_label 387 379 374 58 78 "" [0 uses])

(note 374 387 375 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 375 374 376 58 arch/arm/kernel/unwind.c:249 (set (reg:SI 250)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 376 375 377 58 arch/arm/kernel/unwind.c:249 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 377 376 378 58 arch/arm/kernel/unwind.c:249 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 383)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;; rd  out 	(73)
5, 84, 495, 496, 497, 499, 500, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 375
;;      reg 152 { d519(bb 60 insn 385) d518(bb 54 insn 352) }
;;   UD chains for insn luid 1 uid 376
;;      reg 250 { d556(bb 58 insn 375) }
;;   UD chains for insn luid 2 uid 377
;;      reg 24 { d84(bb 58 insn 376) }


;; Succ edge  59 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u526(11){ }u527(13){ }u528(25){ }u529(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 153 270
;; lr  def 	 153 251 252
;; live  in  	 139 152 153 270
;; live  gen 	 153 251 252
;; live  kill	
;; rd  in  	(73)
5, 84, 495, 496, 497, 499, 500, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
521, 557, 558
;; rd  kill	(4)
520, 521, 557, 558

;; Pred edge  58 [50.0%]  (fallthru)
(note 378 377 483 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 483 378 380 59 arch/arm/kernel/unwind.c:250 (set (reg/f:SI 251)
        (reg/f:SI 270)) -1 (nil))

(insn 380 483 381 59 arch/arm/kernel/unwind.c:250 (set (reg:SI 252)
        (mem:SI (reg/v/f:SI 153 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 381 380 382 59 arch/arm/kernel/unwind.c:250 (set (mem/s/j:SI (plus:SI (reg/f:SI 270)
                (reg:SI 139 [ ivtmp.505 ])) [0 ctrl.vrs S4 A32])
        (reg:SI 252)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_DEAD (reg/f:SI 251)
            (nil))))

(insn 382 381 383 59 arch/arm/kernel/unwind.c:250 (set (reg/v/f:SI 153 [ vsp ])
        (plus:SI (reg/v/f:SI 153 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;; rd  out 	(72)
5, 84, 495, 496, 497, 499, 500, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 483
;;      reg 270 { d565(bb 57 insn 379) }
;;   UD chains for insn luid 1 uid 380
;;      reg 153 { d521(bb 59 insn 382) d520(bb 57 insn 372) }
;;   UD chains for insn luid 2 uid 381
;;      reg 139 { d501(bb 60 insn 386) d500(bb 57 insn 373) }
;;      reg 252 { d558(bb 59 insn 380) }
;;      reg 270 { d565(bb 57 insn 379) }
;;   UD chains for insn luid 3 uid 382
;;      reg 153 { d521(bb 59 insn 382) d520(bb 57 insn 372) }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152
;; lr  def 	 24 [cc] 139 152
;; live  in  	 139 152 153 270
;; live  gen 	 24 [cc] 139 152
;; live  kill	
;; rd  in  	(73)
5, 84, 495, 496, 497, 499, 500, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(3)
85, 501, 519
;; rd  kill	(31)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 500, 501, 518, 519

;; Pred edge  58 [50.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 383 382 384 60 77 "" [1 uses])

(note 384 383 385 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 385 384 386 60 arch/arm/kernel/unwind.c:251 (set (reg/v:SI 152 [ mask ])
        (lshiftrt:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 386 385 388 60 arch/arm/kernel/unwind.c:251 (set (reg:SI 139 [ ivtmp.505 ])
        (plus:SI (reg:SI 139 [ ivtmp.505 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 388 386 389 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 389 388 482 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 482)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9375 [0x249f])
            (nil))))
;; End of basic block 60 -> ( 77 61)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;; rd  out 	(71)
5, 85, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 385
;;      reg 152 { d519(bb 60 insn 385) d518(bb 54 insn 352) }
;;   UD chains for insn luid 1 uid 386
;;      reg 139 { d501(bb 60 insn 386) d500(bb 57 insn 373) }
;;   UD chains for insn luid 2 uid 388
;;      reg 152 { d519(bb 60 insn 385) }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { d85(bb 60 insn 388) }


;; Succ edge  77 [93.8%]  (dfs_back)
;; Succ edge  61 [6.2%]  (fallthru,loop_exit)

;; Start of basic block ( 60) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 139 152 153 270
;; live  gen 	
;; live  kill	
;; rd  in  	(71)
5, 85, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  60 [93.8%]  (dfs_back)
(code_label 482 389 481 77 84 "" [1 uses])

(note 481 482 390 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 77 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;; rd  out 	(71)
5, 85, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u544(11){ }u545(13){ }u546(25){ }u547(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	
;; live  in  	 153
;; live  gen 	
;; live  kill	
;; rd  in  	(71)
5, 85, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  60 [6.2%]  (fallthru,loop_exit)
(note 390 481 391 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 394 61 arch/arm/kernel/unwind.c:254 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 153 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 153 [ vsp ])
        (nil)))
;; End of basic block 61 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
5, 85, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 25 { }
;;      reg 153 { d521(bb 59 insn 382) d520(bb 57 insn 372) }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 53) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u550(11){ }u551(13){ }u552(25){ }u553(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(71)
1, 80, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
86
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90

;; Pred edge  53 [86.3%] 
(code_label 394 391 395 62 74 "" [1 uses])

(note 395 394 396 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 396 395 397 62 arch/arm/kernel/unwind.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 178 [0xb2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 397 396 398 62 arch/arm/kernel/unwind.c:255 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 410)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 62 -> ( 63 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
1, 86, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 396
;;      reg 146 { d508(bb 26 insn 193) }
;;   UD chains for insn luid 1 uid 397
;;      reg 24 { d86(bb 62 insn 396) }


;; Succ edge  63 [100.0%]  (fallthru)
;; Succ edge  64 [0.0%]  (loop_exit)

;; Start of basic block ( 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154 253 254 255 256 257
;; live  in  	
;; live  gen 	 0 [r0] 154 253 254 255 256 257
;; live  kill	 14 [lr]
;; rd  in  	(71)
1, 86, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(7)
7, 522, 559, 560, 561, 562, 563
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 24, 25, 26, 27, 522, 559, 560, 561, 562, 563

;; Pred edge  62 [100.0%]  (fallthru)
(note 398 397 399 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 399 398 400 63 arch/arm/kernel/unwind.c:256 (set (reg/f:SI 253)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 400 399 401 63 arch/arm/kernel/unwind.c:256 (set (reg:SI 0 r0)
        (reg/f:SI 253)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 401 400 402 63 arch/arm/kernel/unwind.c:256 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 402 401 403 63 arch/arm/kernel/unwind.c:256 (set (reg/v:SI 154 [ uleb128 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 403 402 404 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 255 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 404 403 405 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 254)
        (plus:SI (reg:SI 255 [ ctrl.vrs+52 ])
            (const_int 516 [0x204]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 255 [ ctrl.vrs+52 ])
        (nil)))

(insn 405 404 406 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 256)
        (ashift:SI (reg/v:SI 154 [ uleb128 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 154 [ uleb128 ])
        (nil)))

(insn 406 405 407 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 257)
        (plus:SI (reg:SI 254)
            (reg:SI 256))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 256)
        (expr_list:REG_DEAD (reg:SI 254)
            (nil))))

(insn 407 406 410 63 arch/arm/kernel/unwind.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 257)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
;; End of basic block 63 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(71)
7, 86, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 399
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 400
;;      reg 253 { d559(bb 63 insn 399) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 401
;;      reg 13 { }
;;      reg 0 { d6(bb 63 insn 400) }
;;   UD chains for insn luid 3 uid 402
;;      reg 0 { d7(bb 63 insn 401) }
;;   UD chains for insn luid 4 uid 403
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 404
;;      reg 255 { d561(bb 63 insn 403) }
;;   UD chains for insn luid 6 uid 405
;;      reg 154 { d522(bb 63 insn 402) }
;;   UD chains for insn luid 7 uid 406
;;      reg 254 { d560(bb 63 insn 404) }
;;      reg 256 { d562(bb 63 insn 405) }
;;   UD chains for insn luid 8 uid 407
;;      reg 25 { }
;;      reg 257 { d563(bb 63 insn 406) }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 62) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u573(11){ }u574(13){ }u575(25){ }u576(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  62 [0.0%]  (loop_exit)
(code_label 410 407 411 64 79 "" [1 uses])

(note 411 410 413 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 413 411 414 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)
        (nil)))

(insn 414 413 415 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ insn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(call_insn 415 414 416 64 arch/arm/kernel/unwind.c:260 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 416 415 419 64 arch/arm/kernel/unwind.c:260 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 64 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 414
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 415
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 27 29 61 37 38 41 48 52 63) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u582(11){ }u583(13){ }u584(25){ }u585(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 167
;; live  in  	
;; live  gen 	 24 [cc] 167
;; live  kill	
;; rd  in  	(81)
1, 3, 5, 7, 65, 66, 72, 74, 77, 79, 85, 86, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
88, 523
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 523

;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  37 [50.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru)
(code_label 419 416 420 65 61 "" [1 uses])

(note 420 419 421 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 421 420 422 65 arch/arm/kernel/unwind.c:333 (set (reg:SI 167 [ D.15661 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 422 421 423 65 arch/arm/kernel/unwind.c:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 165 [ low ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 423 422 424 65 arch/arm/kernel/unwind.c:333 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil))))
;; End of basic block 65 -> ( 72 66)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167
;; live  out 	 167
;; rd  out 	(74)
1, 3, 5, 7, 88, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 421
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 422
;;      reg 165 { }
;;      reg 167 { d523(bb 65 insn 421) }
;;   UD chains for insn luid 2 uid 423
;;      reg 24 { d88(bb 65 insn 422) }


;; Succ edge  72 [2.2%]  (loop_exit)
;; Succ edge  66 [97.8%]  (fallthru)

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u590(11){ }u591(13){ }u592(25){ }u593(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 167
;; lr  def 	 24 [cc]
;; live  in  	 167
;; live  gen 	 24 [cc]
;; live  kill	
;; rd  in  	(74)
1, 3, 5, 7, 88, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(1)
89
;; rd  kill	(27)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90

;; Pred edge  65 [97.8%]  (fallthru)
(note 424 423 425 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 425 424 426 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 166 [ high ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 167 [ D.15661 ])
        (nil)))

(jump_insn 426 425 478 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1400 [0x578])
            (nil))))
;; End of basic block 66 -> ( 72 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(74)
1, 3, 5, 7, 89, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 425
;;      reg 166 { }
;;      reg 167 { d523(bb 65 insn 421) }
;;   UD chains for insn luid 1 uid 426
;;      reg 24 { d89(bb 66 insn 425) }


;; Succ edge  72 [14.0%]  (loop_exit)
;; Succ edge  75 [86.0%]  (fallthru,dfs_back)

;; Start of basic block ( 66) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(74)
1, 3, 5, 7, 89, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  66 [86.0%]  (fallthru,dfs_back)
(note 478 426 427 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 75 -> ( 74)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(74)
1, 3, 5, 7, 89, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 24 22) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u597(11){ }u598(13){ }u599(25){ }u600(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 427 478 428 67 58 "" [0 uses])

(note 428 427 477 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 67 -> ( 74)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 67 75) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 259
;; live  in  	
;; live  gen 	 24 [cc] 259
;; live  kill	
;; rd  in  	(74)
1, 3, 5, 7, 89, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;; rd  gen 	(2)
90, 564
;; rd  kill	(28)
64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 564

;; Pred edge  67 [100.0%]  (fallthru)
;; Pred edge  75 [100.0%]  (fallthru)
(note 477 428 430 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 430 477 431 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:SI 259 [ ctrl.entries ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 431 430 432 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 259 [ ctrl.entries ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ ctrl.entries ])
        (nil)))

(jump_insn 432 431 433 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 429)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil))))
;; End of basic block 74 -> ( 26 68)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;; rd  out 	(74)
1, 3, 5, 7, 90, 495, 496, 497, 499, 501, 503, 504, 505, 506, 507, 508, 510, 511, 512, 513, 514, 515, 516, 517, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 430
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 431
;;      reg 259 { d564(bb 74 insn 430) }
;;   UD chains for insn luid 2 uid 432
;;      reg 24 { d90(bb 74 insn 431) }


;; Succ edge  26 [97.8%] 
;; Succ edge  68 [2.2%]  (fallthru,loop_exit)

;; Start of basic block ( 74) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u604(11){ }u605(13){ }u606(25){ }u607(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 260
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 260
;; live  kill	

;; Pred edge  74 [2.2%]  (fallthru,loop_exit)
(note 433 432 434 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 434 433 435 68 arch/arm/kernel/unwind.c:337 (set (reg:SI 260 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 435 434 436 68 arch/arm/kernel/unwind.c:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 260 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 260 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 436 435 437 68 arch/arm/kernel/unwind.c:337 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 440)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 68 -> ( 69 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 434
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 435
;;      reg 260 { }
;;   UD chains for insn luid 2 uid 436
;;      reg 24 { }


;; Succ edge  69 [50.0%]  (fallthru)
;; Succ edge  70 [50.0%] 

;; Start of basic block ( 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u611(11){ }u612(13){ }u613(25){ }u614(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 261
;; live  kill	

;; Pred edge  68 [50.0%]  (fallthru)
(note 437 436 438 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 438 437 439 69 arch/arm/kernel/unwind.c:338 (set (reg:SI 261 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 439 438 440 69 arch/arm/kernel/unwind.c:338 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 261 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 261 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 69 -> ( 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 438
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 439
;;      reg 25 { }
;;      reg 261 { }


;; Succ edge  70 [100.0%]  (fallthru)

;; Start of basic block ( 68 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u618(11){ }u619(13){ }u620(25){ }u621(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 24 [cc] 262 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 262 263
;; live  kill	

;; Pred edge  68 [50.0%] 
;; Pred edge  69 [100.0%]  (fallthru)
(code_label 440 439 441 70 81 "" [1 uses])

(note 441 440 442 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 442 441 443 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 262 [ <variable>.pc ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 443 442 444 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 263 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 444 443 445 70 arch/arm/kernel/unwind.c:341 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 262 [ <variable>.pc ])
            (reg:SI 263 [ ctrl.vrs+60 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 262 [ <variable>.pc ])
        (nil)))

(jump_insn 445 444 446 70 arch/arm/kernel/unwind.c:341 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 70 -> ( 72 71)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 442
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 443
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 444
;;      reg 262 { }
;;      reg 263 { }
;;   UD chains for insn luid 3 uid 445
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  71 [80.1%]  (fallthru)

;; Start of basic block ( 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u627(11){ }u628(13){ }u629(25){ }u630(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; lr  def 	 163 264 265 266
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; live  gen 	 163 264 265 266
;; live  kill	

;; Pred edge  70 [80.1%]  (fallthru)
(note 446 445 447 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 71 arch/arm/kernel/unwind.c:344 (set (reg:SI 264 [ ctrl.vrs+44 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 71 arch/arm/kernel/unwind.c:344 (set (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])
        (reg:SI 264 [ ctrl.vrs+44 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 264 [ ctrl.vrs+44 ])
        (nil)))

(insn 449 448 450 71 arch/arm/kernel/unwind.c:345 (set (reg:SI 265 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 450 449 451 71 arch/arm/kernel/unwind.c:345 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])
        (reg:SI 265 [ ctrl.vrs+52 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 265 [ ctrl.vrs+52 ])
        (nil)))

(insn 451 450 452 71 arch/arm/kernel/unwind.c:346 (set (reg:SI 266 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 71 arch/arm/kernel/unwind.c:346 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])
        (reg:SI 266 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 266 [ ctrl.vrs+56 ])
        (nil)))

(insn 454 452 455 71 arch/arm/kernel/unwind.c:347 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])
        (reg:SI 263 [ ctrl.vrs+60 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 263 [ ctrl.vrs+60 ])
        (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
            (nil))))

(insn 455 454 458 71 arch/arm/kernel/unwind.c:349 (set (reg/v:SI 163 [ urc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 71 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 447
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 448
;;      reg 175 { }
;;      reg 264 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 450
;;      reg 175 { }
;;      reg 265 { }
;;   UD chains for insn luid 4 uid 451
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 452
;;      reg 175 { }
;;      reg 266 { }
;;   UD chains for insn luid 6 uid 454
;;      reg 175 { }
;;      reg 263 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 2 65 15 70 66) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u643(11){ }u644(13){ }u645(25){ }u646(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 163
;; live  kill	

;; Pred edge  2 [61.0%] 
;; Pred edge  65 [2.2%]  (loop_exit)
;; Pred edge  15 [19.9%] 
;; Pred edge  70 [19.9%] 
;; Pred edge  66 [14.0%]  (loop_exit)
(code_label 458 455 459 72 45 "" [5 uses])

(note 459 458 460 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 460 459 461 72 arch/arm/kernel/unwind.c:288 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 72 14 32 64 20 71 25 56) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  72 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  64 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  71 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  56 [100.0%]  (fallthru)
(code_label 461 460 462 73 53 "" [0 uses])

(note 462 461 467 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 467 462 473 73 arch/arm/kernel/unwind.c:350 (set (reg/i:SI 0 r0)
        (reg/v:SI 163 [ urc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ urc ])
        (nil)))

(insn 473 467 0 73 arch/arm/kernel/unwind.c:350 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 73 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 467
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 473
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 190 is invariant (0), cost 24, depends on 
Set in insn 191 is invariant (1), cost 0, depends on 0
Set in insn 399 is invariant (2), cost 24, depends on 
Set in insn 400 is invariant (3), cost 0, depends on 2
Set in insn 349 is invariant (4), cost 24, depends on 
Set in insn 350 is invariant (5), cost 0, depends on 4
Set in insn 379 is invariant (6), cost 24, depends on 
Set in insn 483 is invariant (7), cost 16, depends on 6
Set in insn 340 is invariant (8), cost 20, depends on 
Set in insn 341 is invariant (9), cost 0, depends on 8
Set in insn 295 is invariant (10), cost 20, depends on 
Set in insn 299 is invariant (11), cost 24, depends on 
Set in insn 486 is invariant (12), cost 16, depends on 11
Set in insn 228 is invariant (13), cost 0, depends on 0
Set in insn 248 is invariant (14), cost 16, depends on 0
Invariant 2 is equivalent to invariant 0.
Invariant 3 is equivalent to invariant 1.
Invariant 4 is equivalent to invariant 0.
Invariant 5 is equivalent to invariant 1.
Invariant 6 is equivalent to invariant 0.
Invariant 7 is equivalent to invariant 1.
Invariant 11 is equivalent to invariant 0.
Invariant 12 is equivalent to invariant 1.
Invariant 13 is equivalent to invariant 1.
Invariant 14 is equivalent to invariant 1.
Decided to move invariant 0
Decided to move invariant 8
Decided to move invariant 10
deferring rescan insn with uid = 190.
deferring rescan insn with uid = 190.
deferring rescan insn with uid = 487.
changing bb of uid 190
  from 26 to 67
deferring rescan insn with uid = 248.
deferring rescan insn with uid = 228.
deferring rescan insn with uid = 191.
deferring rescan insn with uid = 488.
deferring deletion of insn with uid = 399.
deferring rescan insn with uid = 400.
deferring rescan insn with uid = 489.
deferring deletion of insn with uid = 349.
deferring rescan insn with uid = 350.
deferring rescan insn with uid = 490.
deferring deletion of insn with uid = 379.
deferring rescan insn with uid = 381.
deferring rescan insn with uid = 483.
deferring rescan insn with uid = 340.
deferring rescan insn with uid = 340.
deferring rescan insn with uid = 491.
changing bb of uid 340
  from 52 to 67
deferring rescan insn with uid = 341.
deferring rescan insn with uid = 295.
deferring rescan insn with uid = 295.
deferring rescan insn with uid = 492.
changing bb of uid 295
  from 43 to 67
deferring rescan insn with uid = 493.
deferring deletion of insn with uid = 299.
deferring rescan insn with uid = 302.
deferring rescan insn with uid = 486.
starting the processing of deferred insns
deleting insn with uid = 299.
deleting insn with uid = 349.
deleting insn with uid = 379.
deleting insn with uid = 399.
rescanning insn with uid = 190.
deleting insn with uid = 190.
rescanning insn with uid = 191.
deleting insn with uid = 191.
rescanning insn with uid = 228.
deleting insn with uid = 228.
rescanning insn with uid = 248.
deleting insn with uid = 248.
rescanning insn with uid = 295.
deleting insn with uid = 295.
rescanning insn with uid = 302.
deleting insn with uid = 302.
rescanning insn with uid = 340.
deleting insn with uid = 340.
rescanning insn with uid = 341.
deleting insn with uid = 341.
rescanning insn with uid = 350.
deleting insn with uid = 350.
rescanning insn with uid = 381.
deleting insn with uid = 381.
rescanning insn with uid = 400.
deleting insn with uid = 400.
rescanning insn with uid = 483.
deleting insn with uid = 483.
rescanning insn with uid = 486.
deleting insn with uid = 486.
rescanning insn with uid = 487.
deleting insn with uid = 487.
rescanning insn with uid = 488.
deleting insn with uid = 488.
rescanning insn with uid = 489.
deleting insn with uid = 489.
rescanning insn with uid = 490.
deleting insn with uid = 490.
rescanning insn with uid = 491.
deleting insn with uid = 491.
rescanning insn with uid = 492.
deleting insn with uid = 492.
rescanning insn with uid = 493.
deleting insn with uid = 493.
ending the processing of deferred insns
setting blocks to analyze 6, 7, 9, 10
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 7 ( 0.09)
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 7 ( 0.09)
df_worklist_dataflow_doublequeue:n_basic_blocks 78 n_edges 113 count 9 ( 0.12)


starting region dump


unwind_frame

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,117u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d} r240={1d} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d} r246={1d} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d} r252={1d,1u} r253={1d} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r270={1d} r271={1d,2u} r272={1d,2u} r273={1d} r274={1d,14u} r275={1d,2u} r276={1d,1u} 
;;    total ref usage 2747{2086d,651u,10e} in 291{275 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2
24[0,3] 158[3,1] 183[4,1] 184[5,1] 190[6,1] 

( 10 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 183
;; live  in  	 158
;; live  gen 	 24 [cc] 183
;; live  kill	
;; rd  in  	(5)
2, 3, 4, 5, 6
;; rd  gen 	(2)
0, 4
;; rd  kill	(4)
0, 1, 2, 4
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(5)
0, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 45
;;      reg 158 { d3(bb 9 insn 76) }
;;   UD chains for insn luid 1 uid 46
;;      reg 137 { }
;;      reg 183 { d4(bb 6 insn 45) }
;;   UD chains for insn luid 2 uid 47
;;      reg 24 { d0(bb 6 insn 46) }

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 184
;; live  in  	 158
;; live  gen 	 24 [cc] 184
;; live  kill	
;; rd  in  	(5)
0, 3, 4, 5, 6
;; rd  gen 	(2)
1, 5
;; rd  kill	(4)
0, 1, 2, 5
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(5)
1, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 49
;;      reg 158 { d3(bb 9 insn 76) }
;;   UD chains for insn luid 1 uid 50
;;      reg 137 { }
;;      reg 184 { d5(bb 7 insn 49) }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { d1(bb 7 insn 50) }

( 6 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 158
;; live  in  	 158
;; live  gen 	 158
;; live  kill	
;; rd  in  	(6)
0, 1, 3, 4, 5, 6
;; rd  gen 	(1)
3
;; rd  kill	(1)
3
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(6)
0, 1, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 76
;;      reg 158 { d3(bb 9 insn 76) }

( 5 9 )->[10]->( 6 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 190
;; live  in  	 158
;; live  gen 	 24 [cc] 190
;; live  kill	
;; rd  in  	(6)
0, 1, 3, 4, 5, 6
;; rd  gen 	(2)
2, 6
;; rd  kill	(4)
0, 1, 2, 6
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(5)
2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 83
;;      reg 158 { d3(bb 9 insn 76) }
;;      reg 190 { d6(bb 10 insn 82) }
;;   eq_note reg 158 { d3(bb 9 insn 76) }
;;   UD chains for insn luid 2 uid 84
;;      reg 24 { d2(bb 10 insn 83) }

*****starting processing of loop  ******


unwind_frame

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,117u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d} r240={1d} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d} r246={1d} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d} r252={1d,1u} r253={1d} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r270={1d} r271={1d,2u} r272={1d,2u} r273={1d} r274={1d,14u} r275={1d,2u} r276={1d,1u} 
;;    total ref usage 2747{2086d,651u,10e} in 291{275 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2
24[0,3] 158[3,1] 183[4,1] 184[5,1] 190[6,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 173 175 176 177 178
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 165 166 173 175 176 177 178
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/unwind.c:275 (set (reg/v/f:SI 175 [ frame ])
        (reg:SI 0 r0 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ frame ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/unwind.c:281 (set (reg/v:SI 165 [ low ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 177)
        (plus:SI (reg/v:SI 165 [ low ])
            (const_int 8128 [0x1fc0]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 176)
        (plus:SI (reg:SI 177)
            (const_int 63 [0x3f]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 165 [ low ])
                (const_int 8191 [0x1fff]))
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 178)
        (and:SI (reg:SI 176)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/unwind.c:282 (set (reg/v:SI 166 [ high ])
        (and:SI (reg:SI 178)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (and:SI (reg:SI 176)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 12 11 13 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 13 12 14 2 arch/arm/kernel/unwind.c:287 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_text_address") [flags 0x41] <function_decl 0x10a58300 kernel_text_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 173 [ D.15618 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/unwind.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173 [ D.15618 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 173 [ D.15618 ])
        (nil)))

(jump_insn 16 15 17 2 arch/arm/kernel/unwind.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 72 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 165 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 177 { }
;;   eq_note reg 165 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 176 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 178 { }
;;   eq_note reg 176 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 0 { }
;;   UD chains for insn luid 9 uid 15
;;      reg 173 { }
;;   UD chains for insn luid 10 uid 16
;;      reg 24 { }


;; Succ edge  72 [61.0%] 
;; Succ edge  3 [39.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 137 155
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/kernel/unwind.c:290 (set (reg:SI 137 [ temp.525 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 21 3 arch/arm/kernel/unwind.c:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_kernel_text") [flags 0x41] <function_decl 0x10a58180 core_kernel_text>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 21 20 22 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 155 [ D.15905 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 22 21 23 3 arch/arm/kernel/unwind.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155 [ D.15905 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.15905 ])
        (nil)))

(jump_insn 23 22 24 3 arch/arm/kernel/unwind.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 18
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 19
;;      reg 137 { }
;;   UD chains for insn luid 2 uid 20
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 21
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 22
;;      reg 155 { }
;;   UD chains for insn luid 5 uid 23
;;      reg 24 { }


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 164
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%]  (fallthru)
(note 24 23 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 27 24 28 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 28 27 29 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 1 r1)
        (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 2 r2)
        (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))
        (nil)))

(call_insn 30 29 31 4 arch/arm/kernel/unwind.c:137 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 31 30 34 4 arch/arm/kernel/unwind.c:137 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 4 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 27
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 30
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 31
;;      reg 0 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 158 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 157 158 182
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%] 
(code_label 34 31 35 5 46 "" [1 uses])

(note 35 34 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 5 arch/arm/kernel/unwind.c:143 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(call_insn 38 37 39 5 arch/arm/kernel/unwind.c:143 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10ad9d00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 39 38 40 5 arch/arm/kernel/unwind.c:143 (set (reg/v:SI 157 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 40 39 41 5 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 81 5 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j/c:SI (reg/f:SI 182) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
            (nil))))
;; End of basic block 5 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 38
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 39
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 41
;;      reg 182 { }


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 183
;; live  in  	 158
;; live  gen 	 24 [cc] 183
;; live  kill	
;; rd  in  	(5)
2, 3, 4, 5, 6
;; rd  gen 	(2)
0, 4
;; rd  kill	(4)
0, 1, 2, 4

;; Pred edge  10 [95.5%] 
(code_label 81 41 44 6 51 "" [1 uses])

(note 44 81 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 6 arch/arm/kernel/unwind.c:145 (set (reg:SI 183 [ <variable>.begin_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 16 [0x10])) [0 <variable>.begin_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 6 arch/arm/kernel/unwind.c:145 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 183 [ <variable>.begin_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183 [ <variable>.begin_addr ])
        (nil)))

(jump_insn 47 46 48 6 arch/arm/kernel/unwind.c:145 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(5)
0, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 45
;;      reg 158 { d3(bb 9 insn 76) }
;;   UD chains for insn luid 1 uid 46
;;      reg 137 { }
;;      reg 183 { d4(bb 6 insn 45) }
;;   UD chains for insn luid 2 uid 47
;;      reg 24 { d0(bb 6 insn 46) }


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 184
;; live  in  	 158
;; live  gen 	 24 [cc] 184
;; live  kill	
;; rd  in  	(5)
0, 3, 4, 5, 6
;; rd  gen 	(2)
1, 5
;; rd  kill	(4)
0, 1, 2, 5

;; Pred edge  6 [50.0%]  (fallthru)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 7 arch/arm/kernel/unwind.c:146 (set (reg:SI 184 [ <variable>.end_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 20 [0x14])) [0 <variable>.end_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 7 arch/arm/kernel/unwind.c:146 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 184 [ <variable>.end_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184 [ <variable>.end_addr ])
        (nil)))

(jump_insn 51 50 52 7 arch/arm/kernel/unwind.c:146 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(5)
1, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 49
;;      reg 158 { d3(bb 9 insn 76) }
;;   UD chains for insn luid 1 uid 50
;;      reg 137 { }
;;      reg 184 { d5(bb 7 insn 49) }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { d1(bb 7 insn 50) }


;; Succ edge  8 [4.5%]  (fallthru,loop_exit)
;; Succ edge  9 [95.5%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158 190
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 161 162 164 185 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 160 161 162 164 185 186
;; live  kill	 14 [lr]

;; Pred edge  7 [4.5%]  (fallthru,loop_exit)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 186 [ <variable>.stop ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 12 [0xc])) [0 <variable>.stop+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 185)
        (plus:SI (reg/f:SI 186 [ <variable>.stop ])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 186 [ <variable>.stop ])
        (nil)))

(insn 55 54 56 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 56 55 57 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 8 [0x8])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 2 r2)
        (reg/f:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 185)
        (nil)))

(call_insn 58 57 59 8 arch/arm/kernel/unwind.c:147 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 59 58 60 8 arch/arm/kernel/unwind.c:147 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 60 59 61 8 include/linux/list.h:101 (set (reg/f:SI 161 [ D.15897 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 8 include/linux/list.h:101 (set (reg/f:SI 162 [ D.15896 ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 8 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ D.15896 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 161 [ D.15897 ])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 65 8 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 161 [ D.15897 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 162 [ D.15896 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 162 [ D.15896 ])
        (expr_list:REG_DEAD (reg/f:SI 161 [ D.15897 ])
            (nil))))

(insn 65 63 66 8 include/linux/list.h:62 (set (reg/f:SI 160 [ D.15898 ])
        (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
        (nil)))

(insn 66 65 67 8 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 160 [ D.15898 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 69 8 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])
        (reg/f:SI 160 [ D.15898 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 160 [ D.15898 ])
        (nil)))

(insn 69 67 71 8 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/f:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 71 69 74 8 include/linux/list.h:44 (set (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v/f:SI 158 [ table ])
            (nil))))
;; End of basic block 8 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 53
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 54
;;      reg 186 { }
;;   UD chains for insn luid 2 uid 55
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 56
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 57
;;      reg 185 { }
;;   UD chains for insn luid 5 uid 58
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 59
;;      reg 0 { }
;;   UD chains for insn luid 7 uid 60
;;      reg 158 { }
;;   UD chains for insn luid 8 uid 61
;;      reg 158 { }
;;   UD chains for insn luid 9 uid 62
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 10 uid 63
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 11 uid 65
;;      reg 190 { }
;;   UD chains for insn luid 12 uid 66
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 13 uid 67
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 14 uid 69
;;      reg 158 { }
;;      reg 190 { }
;;   UD chains for insn luid 15 uid 71
;;      reg 158 { }
;;      reg 190 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 158
;; live  in  	 158
;; live  gen 	 158
;; live  kill	
;; rd  in  	(6)
0, 1, 3, 4, 5, 6
;; rd  gen 	(1)
3
;; rd  kill	(1)
3

;; Pred edge  6 [50.0%] 
;; Pred edge  7 [95.5%] 
(code_label 74 71 75 9 49 "" [2 uses])

(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 78 9 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(6)
0, 1, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 76
;;      reg 158 { d3(bb 9 insn 76) }


;; Succ edge  10 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 190
;; live  in  	 158
;; live  gen 	 24 [cc] 190
;; live  kill	
;; rd  in  	(6)
0, 1, 3, 4, 5, 6
;; rd  gen 	(2)
2, 6
;; rd  kill	(4)
0, 1, 2, 6

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru,dfs_back)
(code_label 78 76 79 10 48 "" [0 uses])

(note 79 78 82 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 82 79 83 10 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 83 82 84 10 arch/arm/kernel/unwind.c:144 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 158 [ table ])
            (reg/f:SI 190))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 158 [ table ])
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
        (nil)))

(jump_insn 84 83 85 10 arch/arm/kernel/unwind.c:144 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 10 -> ( 6 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(5)
2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 83
;;      reg 158 { d3(bb 9 insn 76) }
;;      reg 190 { d6(bb 10 insn 82) }
;;   eq_note reg 158 { d3(bb 9 insn 76) }
;;   UD chains for insn luid 2 uid 84
;;      reg 24 { d2(bb 10 insn 83) }


;; Succ edge  6 [95.5%] 
;; Succ edge  11 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; live  gen 	 164
;; live  kill	

;; Pred edge  10 [4.5%]  (fallthru,loop_exit)
(note 85 84 86 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 11 arch/arm/kernel/unwind.c:130 (set (reg/v/f:SI 164 [ idx ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 87 86 88 12 50 "" [0 uses])

(note 88 87 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 88 91 12 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 91 90 92 12 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 157 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ flags ])
        (nil)))

(call_insn 92 91 93 12 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10aef080 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 91
;;      reg 157 { }
;;   UD chains for insn luid 2 uid 92
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 4 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 93 92 94 13 47 "" [0 uses])

(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 13 arch/arm/kernel/unwind.c:291 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 164 [ idx ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 96 95 97 13 arch/arm/kernel/unwind.c:291 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 105)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 95
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 96
;;      reg 24 { }


;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  15 [100.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  13 [0.0%]  (fallthru)
(note 97 96 99 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 99 97 100 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)
        (nil)))

(insn 100 99 101 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
        (nil)))

(call_insn 101 100 102 14 arch/arm/kernel/unwind.c:292 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 102 101 105 14 arch/arm/kernel/unwind.c:293 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 100
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 101
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 175
;; lr  def 	 24 [cc] 172 193 194 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc] 172 193 194 195 196
;; live  kill	

;; Pred edge  13 [100.0%] 
(code_label 105 102 106 15 52 "" [1 uses])

(note 106 105 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 15 arch/arm/kernel/unwind.c:296 (set (reg:SI 193 [ <variable>.fp ])
        (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 15 arch/arm/kernel/unwind.c:296 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])
        (reg:SI 193 [ <variable>.fp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ <variable>.fp ])
        (nil)))

(insn 109 108 110 15 arch/arm/kernel/unwind.c:297 (set (reg:SI 194 [ <variable>.sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 15 arch/arm/kernel/unwind.c:297 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 194 [ <variable>.sp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 194 [ <variable>.sp ])
        (nil)))

(insn 111 110 112 15 arch/arm/kernel/unwind.c:298 (set (reg:SI 195 [ <variable>.lr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 15 arch/arm/kernel/unwind.c:298 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 195 [ <variable>.lr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 195 [ <variable>.lr ])
        (nil)))

(insn 113 112 114 15 arch/arm/kernel/unwind.c:299 (set (reg:SI 196)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 15 arch/arm/kernel/unwind.c:299 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 115 114 116 15 arch/arm/kernel/unwind.c:301 (set (reg:SI 172 [ D.15626 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 164 [ idx ])
                (const_int 4 [0x4])) [0 <variable>.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 15 arch/arm/kernel/unwind.c:301 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 117 116 118 15 arch/arm/kernel/unwind.c:301 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 15 -> ( 72 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 107
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 108
;;      reg 25 { }
;;      reg 193 { }
;;   UD chains for insn luid 2 uid 109
;;      reg 175 { }
;;   UD chains for insn luid 3 uid 110
;;      reg 25 { }
;;      reg 194 { }
;;   UD chains for insn luid 4 uid 111
;;      reg 175 { }
;;   UD chains for insn luid 5 uid 112
;;      reg 25 { }
;;      reg 195 { }
;;   UD chains for insn luid 7 uid 114
;;      reg 25 { }
;;      reg 196 { }
;;   UD chains for insn luid 8 uid 115
;;      reg 164 { }
;;   UD chains for insn luid 9 uid 116
;;      reg 172 { }
;;   UD chains for insn luid 10 uid 117
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  16 [80.1%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u158(11){ }u159(13){ }u160(25){ }u161(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  15 [80.1%]  (fallthru)
(note 118 117 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 120 118 121 16 arch/arm/kernel/unwind.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 16 arch/arm/kernel/unwind.c:304 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 130)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 120
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 24 { }


;; Succ edge  17 [73.0%]  (fallthru)
;; Succ edge  18 [27.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 197 198 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 197 198 199 200
;; live  kill	

;; Pred edge  16 [73.0%]  (fallthru)
(note 122 121 123 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 197)
        (ashift:SI (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 124 123 125 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 198)
        (ashiftrt:SI (reg:SI 197)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 125 124 126 17 arch/arm/kernel/unwind.c:306 (set (reg/f:SI 199)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 126 125 127 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 200)
        (plus:SI (reg:SI 198)
            (reg/f:SI 199))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_DEAD (reg:SI 198)
            (nil))))

(insn 127 126 130 17 arch/arm/kernel/unwind.c:306 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 123
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 124
;;      reg 197 { }
;;   UD chains for insn luid 2 uid 125
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 126
;;      reg 198 { }
;;      reg 199 { }
;;   UD chains for insn luid 4 uid 127
;;      reg 25 { }
;;      reg 200 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc] 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc] 201
;; live  kill	

;; Pred edge  16 [27.0%] 
(code_label 130 127 131 18 54 "" [1 uses])

(note 131 130 132 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 18 arch/arm/kernel/unwind.c:307 (set (reg:SI 201)
        (and:SI (reg:SI 172 [ D.15626 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 133 132 134 18 arch/arm/kernel/unwind.c:307 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 134 133 135 18 arch/arm/kernel/unwind.c:307 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 132
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 133
;;      reg 201 { }
;;   UD chains for insn luid 2 uid 134
;;      reg 24 { }


;; Succ edge  19 [100.0%]  (fallthru)
;; Succ edge  20 [0.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 202
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
(note 135 134 136 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 19 arch/arm/kernel/unwind.c:309 (set (reg/f:SI 202)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 137 136 140 19 arch/arm/kernel/unwind.c:309 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 202)
        (nil)))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 136
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 137
;;      reg 25 { }
;;      reg 202 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  18 [0.0%] 
(code_label 140 137 141 20 56 "" [1 uses])

(note 141 140 143 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 143 141 144 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)
        (nil)))

(insn 144 143 145 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 1 r1)
        (reg:SI 172 [ D.15626 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 145 144 146 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 2 r2)
        (reg/v/f:SI 164 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(call_insn 146 145 147 20 arch/arm/kernel/unwind.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 147 146 150 20 arch/arm/kernel/unwind.c:313 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 144
;;      reg 172 { }
;;   UD chains for insn luid 2 uid 145
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 17 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 168 169 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 168 169 170
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 150 147 151 21 55 "" [0 uses])

(note 151 150 152 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 21 arch/arm/kernel/unwind.c:317 (set (reg/f:SI 170 [ D.15643 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 169 [ D.15644 ])
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 168 [ D.15645 ])
        (and:SI (reg:SI 169 [ D.15644 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 155 154 156 21 arch/arm/kernel/unwind.c:317 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 156 155 157 21 arch/arm/kernel/unwind.c:317 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 152
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 153
;;      reg 170 { }
;;   UD chains for insn luid 2 uid 154
;;      reg 169 { }
;;   UD chains for insn luid 3 uid 155
;;      reg 168 { }
;;   UD chains for insn luid 4 uid 156
;;      reg 24 { }


;; Succ edge  22 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 204 205
;; live  kill	

;; Pred edge  21 [28.0%]  (fallthru)
(note 157 156 158 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 22 arch/arm/kernel/unwind.c:318 (set (reg:SI 204)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 22 arch/arm/kernel/unwind.c:318 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 160 159 161 22 arch/arm/kernel/unwind.c:319 (set (reg:SI 205)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 164 22 arch/arm/kernel/unwind.c:319 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 205)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
;; End of basic block 22 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 159
;;      reg 25 { }
;;      reg 204 { }
;;   UD chains for insn luid 3 uid 161
;;      reg 25 { }
;;      reg 205 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [72.0%] 
(code_label 164 161 165 23 57 "" [1 uses])

(note 165 164 166 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 23 arch/arm/kernel/unwind.c:320 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2130706432 [0xffffffff81000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ D.15645 ])
        (nil)))

(jump_insn 167 166 168 23 arch/arm/kernel/unwind.c:320 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 166
;;      reg 168 { }
;;   UD chains for insn luid 1 uid 167
;;      reg 24 { }


;; Succ edge  24 [100.0%]  (fallthru)
;; Succ edge  25 [0.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  def 	 206 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 170 175
;; live  gen 	 206 208 209 210 211
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
(note 168 167 169 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 24 arch/arm/kernel/unwind.c:321 (set (reg:SI 206)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 172 24 arch/arm/kernel/unwind.c:321 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 172 170 173 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 209)
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(insn 173 172 174 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 208)
        (and:SI (reg:SI 209)
            (const_int 16711680 [0xff0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))

(insn 174 173 175 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 208)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 175 174 176 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 211)
        (plus:SI (reg:SI 210)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 176 175 179 24 arch/arm/kernel/unwind.c:322 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
;; End of basic block 24 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 170
;;      reg 25 { }
;;      reg 206 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 208 { }
;;   UD chains for insn luid 5 uid 175
;;      reg 210 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 25 { }
;;      reg 211 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u237(11){ }u238(13){ }u239(25){ }u240(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  23 [0.0%] 
(code_label 179 176 180 25 59 "" [1 uses])

(note 180 179 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 180 183 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)
        (nil)))

(insn 183 182 184 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 1 r1)
        (reg:SI 169 [ D.15644 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ D.15644 ])
        (nil)))

(insn 184 183 185 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 2 r2)
        (reg/f:SI 170 [ D.15643 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(call_insn 185 184 186 25 arch/arm/kernel/unwind.c:324 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 186 185 429 25 arch/arm/kernel/unwind.c:326 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 183
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 184
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 185
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 74) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u248(11){ }u249(13){ }u250(25){ }u251(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 274
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 146 213
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 141 146 213
;; live  kill	 14 [lr]

;; Pred edge  74 [97.8%] 
(code_label 429 186 189 26 80 "" [1 uses])

(note 189 429 487 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 487 189 191 26 arch/arm/kernel/unwind.c:187 (set (reg/f:SI 213)
        (reg/f:SI 274)) -1 (nil))

(insn 191 487 192 26 arch/arm/kernel/unwind.c:187 (set (reg:SI 0 r0)
        (reg/f:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 192 191 193 26 arch/arm/kernel/unwind.c:187 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 193 192 194 26 arch/arm/kernel/unwind.c:187 (set (reg/v:SI 146 [ insn ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 194 193 195 26 arch/arm/kernel/unwind.c:191 (set (reg:SI 141 [ D.15954 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 192 [0xc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 195 194 196 26 arch/arm/kernel/unwind.c:191 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 196 195 197 26 arch/arm/kernel/unwind.c:191 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 213
;; live  out 	 141 146 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 487
;;      reg 274 { }
;;   UD chains for insn luid 1 uid 191
;;      reg 274 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 192
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 193
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 146 { }
;;   UD chains for insn luid 5 uid 195
;;      reg 141 { }
;;   UD chains for insn luid 6 uid 196
;;      reg 24 { }


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 214 215 216 217 218
;; live  in  	 146
;; live  gen 	 214 215 216 217 218
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 197 196 198 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 199 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 215 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 214)
        (plus:SI (reg:SI 215 [ ctrl.vrs+52 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 215 [ ctrl.vrs+52 ])
        (nil)))

(insn 200 199 201 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 216)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 201 200 202 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 202 201 203 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 218)
        (plus:SI (reg:SI 214)
            (reg:SI 217))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg:SI 214)
            (nil))))

(insn 203 202 206 27 arch/arm/kernel/unwind.c:192 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 218)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
;; End of basic block 27 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 198
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 199
;;      reg 215 { }
;;   UD chains for insn luid 2 uid 200
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 201
;;      reg 216 { }
;;   UD chains for insn luid 4 uid 202
;;      reg 214 { }
;;      reg 217 { }
;;   UD chains for insn luid 5 uid 203
;;      reg 25 { }
;;      reg 218 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u273(11){ }u274(13){ }u275(25){ }u276(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 141 146 213
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [50.0%] 
(code_label 206 203 207 28 60 "" [1 uses])

(note 207 206 208 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 28 arch/arm/kernel/unwind.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 64 [0x40]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.15954 ])
        (nil)))

(jump_insn 209 208 210 28 arch/arm/kernel/unwind.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; live  out 	 146 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 208
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 209
;;      reg 24 { }


;; Succ edge  29 [28.0%]  (fallthru)
;; Succ edge  30 [72.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 219 220 221 222 223
;; live  in  	 146
;; live  gen 	 219 220 221 222 223
;; live  kill	

;; Pred edge  28 [28.0%]  (fallthru)
(note 210 209 211 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 220 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 219)
        (plus:SI (reg:SI 220 [ ctrl.vrs+52 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 220 [ ctrl.vrs+52 ])
        (nil)))

(insn 213 212 214 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 221)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 214 213 215 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 222)
        (and:SI (reg:SI 221)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(insn 215 214 216 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 223)
        (minus:SI (reg:SI 219)
            (reg:SI 222))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_DEAD (reg:SI 219)
            (nil))))

(insn 216 215 219 29 arch/arm/kernel/unwind.c:194 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 223)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
;; End of basic block 29 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 211
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 212
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 213
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 214
;;      reg 221 { }
;;   UD chains for insn luid 4 uid 215
;;      reg 219 { }
;;      reg 222 { }
;;   UD chains for insn luid 5 uid 216
;;      reg 25 { }
;;      reg 223 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u291(11){ }u292(13){ }u293(25){ }u294(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 142
;; live  in  	 146 213
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  28 [72.0%] 
(code_label 219 216 220 30 62 "" [1 uses])

(note 220 219 221 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 30 arch/arm/kernel/unwind.c:195 (set (reg:SI 142 [ D.15946 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 222 221 223 30 arch/arm/kernel/unwind.c:195 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 128 [0x80]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 223 222 224 30 arch/arm/kernel/unwind.c:195 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 271)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 30 -> ( 31 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 213
;; live  out 	 142 146 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 221
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 222
;;      reg 142 { }
;;   UD chains for insn luid 2 uid 223
;;      reg 24 { }


;; Succ edge  31 [13.7%]  (fallthru)
;; Succ edge  39 [86.3%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u298(11){ }u299(13){ }u300(25){ }u301(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 274
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 143 144 147 225
;; live  in  	 146 213
;; live  gen 	 0 [r0] 24 [cc] 135 136 143 144 147 225
;; live  kill	 14 [lr]

;; Pred edge  30 [13.7%]  (fallthru)
(note 224 223 225 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 31 arch/arm/kernel/unwind.c:197 (set (reg:SI 136 [ temp.538 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 228 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 143 [ D.15945 ])
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 228 226 229 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 0 r0)
        (reg/f:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 229 228 230 31 arch/arm/kernel/unwind.c:200 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 230 229 231 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 144 [ D.15944 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 231 230 232 31 arch/arm/kernel/unwind.c:200 (set (reg/v:SI 135 [ insn.539 ])
        (ior:SI (reg:SI 144 [ D.15944 ])
            (reg:SI 143 [ D.15945 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 144 [ D.15944 ])
        (expr_list:REG_DEAD (reg:SI 143 [ D.15945 ])
            (nil))))

(insn 232 231 233 31 arch/arm/kernel/unwind.c:201 (set (reg:SI 225)
        (ashift:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 233 232 234 31 arch/arm/kernel/unwind.c:201 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg:SI 225)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 135 [ insn.539 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 234 233 235 31 arch/arm/kernel/unwind.c:202 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 235 234 236 31 arch/arm/kernel/unwind.c:202 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 213
;; live  out 	 135 136 147 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 225
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 226
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 228
;;      reg 274 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 229
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 230
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 231
;;      reg 143 { }
;;      reg 144 { }
;;   UD chains for insn luid 6 uid 232
;;      reg 135 { }
;;   UD chains for insn luid 7 uid 233
;;      reg 225 { }
;;   eq_note reg 135 { }
;;   UD chains for insn luid 8 uid 234
;;      reg 147 { }
;;   UD chains for insn luid 9 uid 235
;;      reg 24 { }


;; Succ edge  32 [0.0%]  (fallthru,loop_exit)
;; Succ edge  33 [100.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u318(11){ }u319(13){ }u320(25){ }u321(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  31 [0.0%]  (fallthru,loop_exit)
(note 236 235 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 238 236 239 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)
        (nil)))

(insn 239 238 240 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ insn.539 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(call_insn 240 239 241 32 arch/arm/kernel/unwind.c:203 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 241 240 244 32 arch/arm/kernel/unwind.c:203 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 239
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 240
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u327(11){ }u328(13){ }u329(25){ }u330(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 274
;; lr  def 	 140 148 149
;; live  in  	 135 136 147 213
;; live  gen 	 140 148 149
;; live  kill	

;; Pred edge  31 [100.0%] 
(code_label 244 241 245 33 64 "" [1 uses])

(note 245 244 246 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 33 arch/arm/kernel/unwind.c:197 (set (reg/v/f:SI 148 [ vsp ])
        (reg:SI 136 [ temp.538 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ temp.538 ])
        (nil)))

(insn 247 246 248 33 arch/arm/kernel/unwind.c:209 (set (reg/v:SI 149 [ load_sp ])
        (and:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(insn 248 247 261 33 arch/arm/kernel/unwind.c:209 (set (reg:SI 140 [ ivtmp.497 ])
        (reg/f:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 246
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 247
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 248
;;      reg 274 { }
;;   eq_note reg 25 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 76 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 227
;; live  in  	 140 147 148 149
;; live  gen 	 24 [cc] 227
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 261 248 249 34 66 "" [0 uses])

(note 249 261 250 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 34 arch/arm/kernel/unwind.c:211 (set (reg:SI 227)
        (and:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 251 250 252 34 arch/arm/kernel/unwind.c:211 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 227)
        (nil)))

(jump_insn 252 251 253 34 arch/arm/kernel/unwind.c:211 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 250
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 251
;;      reg 227 { }
;;   UD chains for insn luid 2 uid 252
;;      reg 24 { }


;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148
;; lr  def 	 148 228
;; live  in  	 140 147 148 149
;; live  gen 	 148 228
;; live  kill	

;; Pred edge  34 [50.0%]  (fallthru)
(note 253 252 254 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 255 35 arch/arm/kernel/unwind.c:212 (set (reg:SI 228)
        (mem:SI (reg/v/f:SI 148 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 35 arch/arm/kernel/unwind.c:212 (set (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.497 ])
                (const_int 16 [0x10])) [0 ctrl.vrs S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(insn 256 255 257 35 arch/arm/kernel/unwind.c:212 (set (reg/v/f:SI 148 [ vsp ])
        (plus:SI (reg/v/f:SI 148 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 35 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 254
;;      reg 148 { }
;;   UD chains for insn luid 1 uid 255
;;      reg 140 { }
;;      reg 228 { }
;;   UD chains for insn luid 2 uid 256
;;      reg 148 { }


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 34 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  def 	 24 [cc] 140 147
;; live  in  	 140 147 148 149
;; live  gen 	 24 [cc] 140 147
;; live  kill	

;; Pred edge  34 [50.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
(code_label 257 256 258 36 65 "" [1 uses])

(note 258 257 259 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 36 arch/arm/kernel/unwind.c:213 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 260 259 262 36 arch/arm/kernel/unwind.c:213 (set (reg:SI 140 [ ivtmp.497 ])
        (plus:SI (reg:SI 140 [ ivtmp.497 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 262 260 263 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 263 262 480 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 480)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 36 -> ( 76 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 259
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 260
;;      reg 140 { }
;;   UD chains for insn luid 2 uid 262
;;      reg 147 { }
;;   UD chains for insn luid 3 uid 263
;;      reg 24 { }


;; Succ edge  76 [91.7%]  (dfs_back)
;; Succ edge  37 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 36) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 140 147 148 149
;; live  gen 	
;; live  kill	

;; Pred edge  36 [91.7%]  (dfs_back)
(code_label 480 263 479 76 83 "" [1 uses])

(note 479 480 264 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 76 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u358(11){ }u359(13){ }u360(25){ }u361(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc]
;; live  in  	 148 149
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  36 [8.3%]  (fallthru,loop_exit)
(note 264 479 265 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 265 264 266 37 arch/arm/kernel/unwind.c:216 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ load_sp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ load_sp ])
        (nil)))

(jump_insn 266 265 267 37 arch/arm/kernel/unwind.c:216 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 419)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 37 -> ( 38 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166
;; live  out 	 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 265
;;      reg 149 { }
;;   UD chains for insn luid 1 uid 266
;;      reg 24 { }


;; Succ edge  38 [50.0%]  (fallthru)
;; Succ edge  65 [50.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u364(11){ }u365(13){ }u366(25){ }u367(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 148
;; live  gen 	
;; live  kill	

;; Pred edge  37 [50.0%]  (fallthru)
(note 267 266 268 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 271 38 arch/arm/kernel/unwind.c:217 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 148 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 148 [ vsp ])
        (nil)))
;; End of basic block 38 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 268
;;      reg 25 { }
;;      reg 148 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 142 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  30 [86.3%] 
(code_label 271 268 272 39 63 "" [1 uses])

(note 272 271 273 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 273 272 274 39 arch/arm/kernel/unwind.c:218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 144 [0x90]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 274 273 275 39 arch/arm/kernel/unwind.c:218 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 39 -> ( 40 42)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; live  out 	 142 146
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 273
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 274
;;      reg 24 { }


;; Succ edge  40 [28.0%]  (fallthru)
;; Succ edge  42 [72.0%] 

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u376(11){ }u377(13){ }u378(25){ }u379(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 229
;; live  in  	 146
;; live  gen 	 24 [cc] 229
;; live  kill	

;; Pred edge  39 [28.0%]  (fallthru)
(note 275 274 276 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 276 275 277 40 arch/arm/kernel/unwind.c:219 (set (reg:SI 229)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 13 [0xd]))) 67 {*arm_andsi3_insn} (nil))

(insn 277 276 278 40 arch/arm/kernel/unwind.c:219 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 13 [0xd]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 229)
        (nil)))

(jump_insn 278 277 279 40 arch/arm/kernel/unwind.c:219 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 40 -> ( 41 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 276
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 277
;;      reg 229 { }
;;   UD chains for insn luid 2 uid 278
;;      reg 24 { }


;; Succ edge  41 [72.0%]  (fallthru)
;; Succ edge  49 [28.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u383(11){ }u384(13){ }u385(25){ }u386(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 230 232 233 234 235
;; live  in  	 146
;; live  gen 	 230 232 233 234 235
;; live  kill	

;; Pred edge  40 [72.0%]  (fallthru)
(note 279 278 280 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 282 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 230)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 282 280 283 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 232)
        (ashift:SI (reg:SI 230)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 230)
        (nil)))

(insn 283 282 284 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 233)
        (plus:SI (reg/f:SI 25 sfp)
            (reg:SI 232))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 284 283 285 41 arch/arm/kernel/unwind.c:220 (set (reg/f:SI 234)
        (plus:SI (reg:SI 233)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 233)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(insn 285 284 286 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 235)
        (mem/s/j:SI (reg/f:SI 234) [0 ctrl.vrs S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))

(insn 286 285 289 41 arch/arm/kernel/unwind.c:220 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 235)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
;; End of basic block 41 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 280
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 230 { }
;;   UD chains for insn luid 2 uid 283
;;      reg 25 { }
;;      reg 232 { }
;;   UD chains for insn luid 3 uid 284
;;      reg 233 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 4 uid 285
;;      reg 234 { }
;;   UD chains for insn luid 5 uid 286
;;      reg 25 { }
;;      reg 235 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u396(11){ }u397(13){ }u398(25){ }u399(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 142 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  39 [72.0%] 
(code_label 289 286 290 42 67 "" [1 uses])

(note 290 289 291 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 291 290 292 42 arch/arm/kernel/unwind.c:221 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 160 [0xa0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.15946 ])
        (nil)))

(jump_insn 292 291 293 42 arch/arm/kernel/unwind.c:221 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6895 [0x1aef])
            (nil))))
;; End of basic block 42 -> ( 43 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 291
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 292
;;      reg 24 { }


;; Succ edge  43 [31.1%]  (fallthru)
;; Succ edge  49 [69.0%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u402(11){ }u403(13){ }u404(25){ }u405(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 274 276
;; lr  def 	 138 151 271 272 273
;; live  in  	 146
;; live  gen 	 138 151 271 272 273
;; live  kill	

;; Pred edge  42 [31.1%]  (fallthru)
(note 293 292 294 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 492 43 arch/arm/kernel/unwind.c:222 (set (reg:SI 138 [ ivtmp.511 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 492 294 309 43 arch/arm/kernel/unwind.c:226 (set (reg/v:SI 151 [ reg ])
        (reg:SI 276 [ reg ])) -1 (nil))

(insn 309 492 310 43 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 271)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 310 309 493 43 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 272)
        (plus:SI (reg:SI 271)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 239)
        (nil)))

(insn 493 310 308 43 arch/arm/kernel/unwind.c:227 (set (reg/f:SI 273)
        (reg/f:SI 274)) -1 (nil))
;; End of basic block 43 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 294
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 492
;;      reg 276 { }
;;   UD chains for insn luid 2 uid 309
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 310
;;      reg 271 { }
;;   UD chains for insn luid 4 uid 493
;;      reg 274 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 45) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u407(11){ }u408(13){ }u409(25){ }u410(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 274
;; lr  def 	 151 236 237 238
;; live  in  	 138 146 151 271 272 273
;; live  gen 	 151 236 237 238
;; live  kill	

;; Pred edge  45 [92.3%] 
(code_label 308 493 298 44 70 "" [1 uses])

(note 298 308 486 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 486 298 300 44 arch/arm/kernel/unwind.c:227 (set (reg/f:SI 236)
        (reg/f:SI 274)) -1 (nil))

(insn 300 486 301 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 237)
        (ashift:SI (reg/v:SI 151 [ reg ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 301 300 302 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 238)
        (mem:SI (plus:SI (reg:SI 138 [ ivtmp.511 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 44 arch/arm/kernel/unwind.c:227 (set (mem/s/j:SI (plus:SI (reg/f:SI 274)
                (reg:SI 237)) [0 ctrl.vrs S4 A32])
        (reg:SI 238)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_DEAD (reg:SI 237)
            (expr_list:REG_DEAD (reg/f:SI 236)
                (nil)))))

(insn 303 302 304 44 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg/v:SI 151 [ reg ])
        (plus:SI (reg/v:SI 151 [ reg ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 486
;;      reg 274 { }
;;   UD chains for insn luid 1 uid 300
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 301
;;      reg 138 { }
;;   UD chains for insn luid 3 uid 302
;;      reg 237 { }
;;      reg 238 { }
;;      reg 274 { }
;;   UD chains for insn luid 4 uid 303
;;      reg 151 { }


;; Succ edge  45 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 271 272
;; lr  def 	 24 [cc] 138 239 240
;; live  in  	 138 146 151 271 272 273
;; live  gen 	 24 [cc] 138 239 240
;; live  kill	

;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru,dfs_back)
(code_label 304 303 305 45 69 "" [0 uses])

(note 305 304 307 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 307 305 484 45 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg:SI 138 [ ivtmp.511 ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 484 307 485 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 239)
        (reg:SI 271)) -1 (nil))

(insn 485 484 311 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 240)
        (reg:SI 272)) -1 (nil))

(insn 311 485 312 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ reg ])
            (reg:SI 272))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(jump_insn 312 311 313 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 308)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9231 [0x240f])
            (nil))))
;; End of basic block 45 -> ( 44 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 307
;;      reg 138 { }
;;   UD chains for insn luid 1 uid 484
;;      reg 271 { }
;;   UD chains for insn luid 2 uid 485
;;      reg 272 { }
;;   UD chains for insn luid 3 uid 311
;;      reg 151 { }
;;      reg 272 { }
;;   UD chains for insn luid 4 uid 312
;;      reg 24 { }


;; Succ edge  44 [92.3%] 
;; Succ edge  46 [7.7%]  (fallthru,loop_exit)

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u429(11){ }u430(13){ }u431(25){ }u432(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146
;; lr  def 	 24 [cc] 150 241
;; live  in  	 138 146
;; live  gen 	 24 [cc] 150 241
;; live  kill	

;; Pred edge  45 [7.7%]  (fallthru,loop_exit)
(note 313 312 314 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 314 313 315 46 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg/v/f:SI 150 [ vsp ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 315 314 316 46 arch/arm/kernel/unwind.c:228 (set (reg:SI 241)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 316 315 317 46 arch/arm/kernel/unwind.c:228 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 241)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(jump_insn 317 316 318 46 arch/arm/kernel/unwind.c:228 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 322)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 46 -> ( 47 48)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166
;; live  out 	 138 150
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 314
;;      reg 138 { }
;;   UD chains for insn luid 1 uid 315
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 316
;;      reg 241 { }
;;   UD chains for insn luid 3 uid 317
;;      reg 24 { }


;; Succ edge  47 [50.0%]  (fallthru)
;; Succ edge  48 [50.0%] 

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u437(11){ }u438(13){ }u439(25){ }u440(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150
;; lr  def 	 150 242
;; live  in  	 138 150
;; live  gen 	 150 242
;; live  kill	

;; Pred edge  46 [50.0%]  (fallthru)
(note 318 317 319 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 319 318 320 47 arch/arm/kernel/unwind.c:229 (set (reg:SI 242)
        (mem:SI (reg/v/f:SI 150 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))

(insn 320 319 321 47 arch/arm/kernel/unwind.c:229 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 242)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 242)
        (nil)))

(insn 321 320 322 47 arch/arm/kernel/unwind.c:229 (set (reg/v/f:SI 150 [ vsp ])
        (reg:SI 138 [ ivtmp.511 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ ivtmp.511 ])
        (nil)))
;; End of basic block 47 -> ( 48)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166
;; live  out 	 150
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 319
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 320
;;      reg 25 { }
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 321
;;      reg 138 { }


;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 46 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u445(11){ }u446(13){ }u447(25){ }u448(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	
;; live  in  	 150
;; live  gen 	
;; live  kill	

;; Pred edge  46 [50.0%] 
;; Pred edge  47 [100.0%]  (fallthru)
(code_label 322 321 323 48 71 "" [1 uses])

(note 323 322 324 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 324 323 327 48 arch/arm/kernel/unwind.c:230 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 150 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))
;; End of basic block 48 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 324
;;      reg 25 { }
;;      reg 150 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 42 40) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u451(11){ }u452(13){ }u453(25){ }u454(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  42 [69.0%] 
;; Pred edge  40 [28.0%] 
(code_label 327 324 328 49 68 "" [2 uses])

(note 328 327 329 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 49 arch/arm/kernel/unwind.c:231 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 176 [0xb0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 330 329 331 49 arch/arm/kernel/unwind.c:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 344)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 49 -> ( 50 53)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 329
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 24 { }


;; Succ edge  50 [28.0%]  (fallthru)
;; Succ edge  53 [72.0%] 

;; Start of basic block ( 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u457(11){ }u458(13){ }u459(25){ }u460(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 243
;; live  in  	
;; live  gen 	 24 [cc] 243
;; live  kill	

;; Pred edge  49 [28.0%]  (fallthru)
(note 331 330 332 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 332 331 333 50 arch/arm/kernel/unwind.c:232 (set (reg:SI 243 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 333 332 334 50 arch/arm/kernel/unwind.c:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 243 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 243 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 334 333 335 50 arch/arm/kernel/unwind.c:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 338)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 50 -> ( 51 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 332
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 333
;;      reg 243 { }
;;   UD chains for insn luid 2 uid 334
;;      reg 24 { }


;; Succ edge  51 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 50) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u464(11){ }u465(13){ }u466(25){ }u467(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 244
;; live  in  	
;; live  gen 	 244
;; live  kill	

;; Pred edge  50 [50.0%]  (fallthru)
(note 335 334 336 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 336 335 337 51 arch/arm/kernel/unwind.c:233 (set (reg:SI 244 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 337 336 338 51 arch/arm/kernel/unwind.c:233 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 244 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 51 -> ( 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 336
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 337
;;      reg 25 { }
;;      reg 244 { }


;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 50 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u471(11){ }u472(13){ }u473(25){ }u474(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 275
;; lr  def 	 245
;; live  in  	
;; live  gen 	 245
;; live  kill	

;; Pred edge  50 [50.0%] 
;; Pred edge  51 [100.0%]  (fallthru)
(code_label 338 337 339 52 73 "" [1 uses])

(note 339 338 491 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 491 339 341 52 arch/arm/kernel/unwind.c:235 (set (reg:SI 245)
        (reg:SI 275)) -1 (nil))

(insn 341 491 344 52 arch/arm/kernel/unwind.c:235 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 275)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 52 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 491
;;      reg 275 { }
;;   UD chains for insn luid 1 uid 341
;;      reg 25 { }
;;      reg 275 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 49) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  49 [72.0%] 
(code_label 344 341 345 53 72 "" [1 uses])

(note 345 344 346 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 346 345 347 53 arch/arm/kernel/unwind.c:236 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 177 [0xb1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 347 346 348 53 arch/arm/kernel/unwind.c:236 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 394)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 53 -> ( 54 62)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 346
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 347
;;      reg 24 { }


;; Succ edge  54 [13.7%]  (fallthru)
;; Succ edge  62 [86.3%] 

;; Start of basic block ( 53) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u483(11){ }u484(13){ }u485(25){ }u486(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 274
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 152 246
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 134 152 246
;; live  kill	 14 [lr]

;; Pred edge  53 [13.7%]  (fallthru)
(note 348 347 489 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 489 348 350 54 arch/arm/kernel/unwind.c:237 (set (reg/f:SI 246)
        (reg/f:SI 274)) -1 (nil))

(insn 350 489 351 54 arch/arm/kernel/unwind.c:237 (set (reg:SI 0 r0)
        (reg/f:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 246)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 351 350 352 54 arch/arm/kernel/unwind.c:237 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 352 351 353 54 arch/arm/kernel/unwind.c:237 (set (reg/v:SI 152 [ mask ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 353 352 354 54 arch/arm/kernel/unwind.c:238 (set (reg:SI 134 [ temp.542 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 354 353 355 54 arch/arm/kernel/unwind.c:241 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 355 354 356 54 arch/arm/kernel/unwind.c:241 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 360)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 54 -> ( 56 55)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166
;; live  out 	 134 152
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 489
;;      reg 274 { }
;;   UD chains for insn luid 1 uid 350
;;      reg 274 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 351
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 352
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 353
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 354
;;      reg 152 { }
;;   UD chains for insn luid 6 uid 355
;;      reg 24 { }


;; Succ edge  56 [0.0%]  (loop_exit)
;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u496(11){ }u497(13){ }u498(25){ }u499(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 247
;; live  in  	 134 152
;; live  gen 	 24 [cc] 247
;; live  kill	

;; Pred edge  54 [100.0%]  (fallthru)
(note 356 355 357 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 357 356 358 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:SI 247)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 358 357 359 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 247)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 359 358 360 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 55 -> ( 56 57)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 247
;; live  out 	 134 152 247
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 357
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 358
;;      reg 247 { }
;;   UD chains for insn luid 2 uid 359
;;      reg 24 { }


;; Succ edge  56 [0.0%]  (fallthru,loop_exit)
;; Succ edge  57 [100.0%] 

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1] 163 249
;; live  kill	 14 [lr]

;; Pred edge  54 [0.0%]  (loop_exit)
;; Pred edge  55 [0.0%]  (fallthru,loop_exit)
(code_label 360 359 361 56 75 "" [1 uses])

(note 361 360 363 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 363 361 364 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 249)
        (ior:SI (reg/v:SI 152 [ mask ])
            (const_int 45312 [0xb100]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ mask ])
        (nil)))

(insn 364 363 365 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)
        (nil)))

(insn 365 364 366 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 1 r1)
        (reg:SI 249)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(call_insn 366 365 367 56 arch/arm/kernel/unwind.c:242 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 367 366 370 56 arch/arm/kernel/unwind.c:242 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 363
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 365
;;      reg 249 { }
;;   UD chains for insn luid 3 uid 366
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 55) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u513(11){ }u514(13){ }u515(25){ }u516(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 247
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 247 274
;; lr  def 	 139 153 270
;; live  in  	 134 152 247
;; live  gen 	 139 153 270
;; live  kill	

;; Pred edge  55 [100.0%] 
(code_label 370 367 371 57 76 "" [1 uses])

(note 371 370 372 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 372 371 373 57 arch/arm/kernel/unwind.c:238 (set (reg/v/f:SI 153 [ vsp ])
        (reg:SI 134 [ temp.542 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ temp.542 ])
        (nil)))

(insn 373 372 490 57 arch/arm/kernel/unwind.c:238 (set (reg:SI 139 [ ivtmp.505 ])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 490 373 387 57 arch/arm/kernel/unwind.c:250 (set (reg/f:SI 270)
        (reg/f:SI 274)) -1 (nil))
;; End of basic block 57 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 372
;;      reg 134 { }
;;   UD chains for insn luid 1 uid 373
;;      reg 247 { }
;;   UD chains for insn luid 2 uid 490
;;      reg 274 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 77 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u519(11){ }u520(13){ }u521(25){ }u522(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 250
;; live  in  	 139 152 153 270
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%]  (fallthru)
(code_label 387 490 374 58 78 "" [0 uses])

(note 374 387 375 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 375 374 376 58 arch/arm/kernel/unwind.c:249 (set (reg:SI 250)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 376 375 377 58 arch/arm/kernel/unwind.c:249 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 377 376 378 58 arch/arm/kernel/unwind.c:249 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 383)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 375
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 376
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 377
;;      reg 24 { }


;; Succ edge  59 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u526(11){ }u527(13){ }u528(25){ }u529(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 153 274
;; lr  def 	 153 251 252
;; live  in  	 139 152 153 270
;; live  gen 	 153 251 252
;; live  kill	

;; Pred edge  58 [50.0%]  (fallthru)
(note 378 377 483 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 483 378 380 59 arch/arm/kernel/unwind.c:250 (set (reg/f:SI 251)
        (reg/f:SI 274)) -1 (nil))

(insn 380 483 381 59 arch/arm/kernel/unwind.c:250 (set (reg:SI 252)
        (mem:SI (reg/v/f:SI 153 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 381 380 382 59 arch/arm/kernel/unwind.c:250 (set (mem/s/j:SI (plus:SI (reg/f:SI 274)
                (reg:SI 139 [ ivtmp.505 ])) [0 ctrl.vrs S4 A32])
        (reg:SI 252)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_DEAD (reg/f:SI 251)
            (nil))))

(insn 382 381 383 59 arch/arm/kernel/unwind.c:250 (set (reg/v/f:SI 153 [ vsp ])
        (plus:SI (reg/v/f:SI 153 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 483
;;      reg 274 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 153 { }
;;   UD chains for insn luid 2 uid 381
;;      reg 139 { }
;;      reg 252 { }
;;      reg 274 { }
;;   UD chains for insn luid 3 uid 382
;;      reg 153 { }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152
;; lr  def 	 24 [cc] 139 152
;; live  in  	 139 152 153 270
;; live  gen 	 24 [cc] 139 152
;; live  kill	

;; Pred edge  58 [50.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 383 382 384 60 77 "" [1 uses])

(note 384 383 385 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 385 384 386 60 arch/arm/kernel/unwind.c:251 (set (reg/v:SI 152 [ mask ])
        (lshiftrt:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 386 385 388 60 arch/arm/kernel/unwind.c:251 (set (reg:SI 139 [ ivtmp.505 ])
        (plus:SI (reg:SI 139 [ ivtmp.505 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 388 386 389 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 389 388 482 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 482)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9375 [0x249f])
            (nil))))
;; End of basic block 60 -> ( 77 61)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 385
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 386
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 388
;;      reg 152 { }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { }


;; Succ edge  77 [93.8%]  (dfs_back)
;; Succ edge  61 [6.2%]  (fallthru,loop_exit)

;; Start of basic block ( 60) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 139 152 153 270
;; live  gen 	
;; live  kill	

;; Pred edge  60 [93.8%]  (dfs_back)
(code_label 482 389 481 77 84 "" [1 uses])

(note 481 482 390 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 77 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u544(11){ }u545(13){ }u546(25){ }u547(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	
;; live  in  	 153
;; live  gen 	
;; live  kill	

;; Pred edge  60 [6.2%]  (fallthru,loop_exit)
(note 390 481 391 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 394 61 arch/arm/kernel/unwind.c:254 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 153 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 153 [ vsp ])
        (nil)))
;; End of basic block 61 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 25 { }
;;      reg 153 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 53) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u550(11){ }u551(13){ }u552(25){ }u553(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  53 [86.3%] 
(code_label 394 391 395 62 74 "" [1 uses])

(note 395 394 396 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 396 395 397 62 arch/arm/kernel/unwind.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 178 [0xb2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 397 396 398 62 arch/arm/kernel/unwind.c:255 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 410)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 62 -> ( 63 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 396
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 397
;;      reg 24 { }


;; Succ edge  63 [100.0%]  (fallthru)
;; Succ edge  64 [0.0%]  (loop_exit)

;; Start of basic block ( 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 274
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154 253 254 255 256 257
;; live  in  	
;; live  gen 	 0 [r0] 154 253 254 255 256 257
;; live  kill	 14 [lr]

;; Pred edge  62 [100.0%]  (fallthru)
(note 398 397 488 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 488 398 400 63 arch/arm/kernel/unwind.c:256 (set (reg/f:SI 253)
        (reg/f:SI 274)) -1 (nil))

(insn 400 488 401 63 arch/arm/kernel/unwind.c:256 (set (reg:SI 0 r0)
        (reg/f:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 401 400 402 63 arch/arm/kernel/unwind.c:256 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 402 401 403 63 arch/arm/kernel/unwind.c:256 (set (reg/v:SI 154 [ uleb128 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 403 402 404 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 255 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 404 403 405 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 254)
        (plus:SI (reg:SI 255 [ ctrl.vrs+52 ])
            (const_int 516 [0x204]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 255 [ ctrl.vrs+52 ])
        (nil)))

(insn 405 404 406 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 256)
        (ashift:SI (reg/v:SI 154 [ uleb128 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 154 [ uleb128 ])
        (nil)))

(insn 406 405 407 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 257)
        (plus:SI (reg:SI 254)
            (reg:SI 256))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 256)
        (expr_list:REG_DEAD (reg:SI 254)
            (nil))))

(insn 407 406 410 63 arch/arm/kernel/unwind.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 257)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
;; End of basic block 63 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 488
;;      reg 274 { }
;;   UD chains for insn luid 1 uid 400
;;      reg 274 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 401
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 402
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 403
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 404
;;      reg 255 { }
;;   UD chains for insn luid 6 uid 405
;;      reg 154 { }
;;   UD chains for insn luid 7 uid 406
;;      reg 254 { }
;;      reg 256 { }
;;   UD chains for insn luid 8 uid 407
;;      reg 25 { }
;;      reg 257 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 62) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u573(11){ }u574(13){ }u575(25){ }u576(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  62 [0.0%]  (loop_exit)
(code_label 410 407 411 64 79 "" [1 uses])

(note 411 410 413 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 413 411 414 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)
        (nil)))

(insn 414 413 415 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ insn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(call_insn 415 414 416 64 arch/arm/kernel/unwind.c:260 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 416 415 419 64 arch/arm/kernel/unwind.c:260 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 64 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 414
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 415
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 27 29 61 37 38 41 48 52 63) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u582(11){ }u583(13){ }u584(25){ }u585(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 167
;; live  in  	
;; live  gen 	 24 [cc] 167
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  37 [50.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru)
(code_label 419 416 420 65 61 "" [1 uses])

(note 420 419 421 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 421 420 422 65 arch/arm/kernel/unwind.c:333 (set (reg:SI 167 [ D.15661 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 422 421 423 65 arch/arm/kernel/unwind.c:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 165 [ low ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 423 422 424 65 arch/arm/kernel/unwind.c:333 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil))))
;; End of basic block 65 -> ( 72 66)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167
;; live  out 	 167
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 421
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 422
;;      reg 165 { }
;;      reg 167 { }
;;   UD chains for insn luid 2 uid 423
;;      reg 24 { }


;; Succ edge  72 [2.2%]  (loop_exit)
;; Succ edge  66 [97.8%]  (fallthru)

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u590(11){ }u591(13){ }u592(25){ }u593(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 167
;; lr  def 	 24 [cc]
;; live  in  	 167
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  65 [97.8%]  (fallthru)
(note 424 423 425 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 425 424 426 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 166 [ high ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 167 [ D.15661 ])
        (nil)))

(jump_insn 426 425 478 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1400 [0x578])
            (nil))))
;; End of basic block 66 -> ( 72 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 425
;;      reg 166 { }
;;      reg 167 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 24 { }


;; Succ edge  72 [14.0%]  (loop_exit)
;; Succ edge  75 [86.0%]  (fallthru,dfs_back)

;; Start of basic block ( 66) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  66 [86.0%]  (fallthru,dfs_back)
(note 478 426 427 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 75 -> ( 74)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 24 22) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u597(11){ }u598(13){ }u599(25){ }u600(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 274 275 276
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 274 275 276
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 427 478 428 67 58 "" [0 uses])

(note 428 427 190 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 190 428 340 67 arch/arm/kernel/unwind.c:187 (set (reg/f:SI 274)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 340 190 295 67 arch/arm/kernel/unwind.c:235 (set (reg:SI 275)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 295 340 477 67 arch/arm/kernel/unwind.c:226 (set (reg:SI 276 [ reg ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 67 -> ( 74)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 190
;;      reg 25 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 67 75) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 259
;; live  in  	
;; live  gen 	 24 [cc] 259
;; live  kill	

;; Pred edge  67 [100.0%]  (fallthru)
;; Pred edge  75 [100.0%]  (fallthru)
(note 477 295 430 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 430 477 431 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:SI 259 [ ctrl.entries ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 431 430 432 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 259 [ ctrl.entries ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ ctrl.entries ])
        (nil)))

(jump_insn 432 431 433 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 429)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil))))
;; End of basic block 74 -> ( 26 68)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 430
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 431
;;      reg 259 { }
;;   UD chains for insn luid 2 uid 432
;;      reg 24 { }


;; Succ edge  26 [97.8%] 
;; Succ edge  68 [2.2%]  (fallthru,loop_exit)

;; Start of basic block ( 74) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u604(11){ }u605(13){ }u606(25){ }u607(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 260
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 260
;; live  kill	

;; Pred edge  74 [2.2%]  (fallthru,loop_exit)
(note 433 432 434 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 434 433 435 68 arch/arm/kernel/unwind.c:337 (set (reg:SI 260 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 435 434 436 68 arch/arm/kernel/unwind.c:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 260 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 260 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 436 435 437 68 arch/arm/kernel/unwind.c:337 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 440)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 68 -> ( 69 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 434
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 435
;;      reg 260 { }
;;   UD chains for insn luid 2 uid 436
;;      reg 24 { }


;; Succ edge  69 [50.0%]  (fallthru)
;; Succ edge  70 [50.0%] 

;; Start of basic block ( 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u611(11){ }u612(13){ }u613(25){ }u614(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 261
;; live  kill	

;; Pred edge  68 [50.0%]  (fallthru)
(note 437 436 438 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 438 437 439 69 arch/arm/kernel/unwind.c:338 (set (reg:SI 261 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 439 438 440 69 arch/arm/kernel/unwind.c:338 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 261 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 261 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 69 -> ( 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 438
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 439
;;      reg 25 { }
;;      reg 261 { }


;; Succ edge  70 [100.0%]  (fallthru)

;; Start of basic block ( 68 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u618(11){ }u619(13){ }u620(25){ }u621(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 24 [cc] 262 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 262 263
;; live  kill	

;; Pred edge  68 [50.0%] 
;; Pred edge  69 [100.0%]  (fallthru)
(code_label 440 439 441 70 81 "" [1 uses])

(note 441 440 442 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 442 441 443 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 262 [ <variable>.pc ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 443 442 444 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 263 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 444 443 445 70 arch/arm/kernel/unwind.c:341 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 262 [ <variable>.pc ])
            (reg:SI 263 [ ctrl.vrs+60 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 262 [ <variable>.pc ])
        (nil)))

(jump_insn 445 444 446 70 arch/arm/kernel/unwind.c:341 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 70 -> ( 72 71)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 442
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 443
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 444
;;      reg 262 { }
;;      reg 263 { }
;;   UD chains for insn luid 3 uid 445
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  71 [80.1%]  (fallthru)

;; Start of basic block ( 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u627(11){ }u628(13){ }u629(25){ }u630(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; lr  def 	 163 264 265 266
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; live  gen 	 163 264 265 266
;; live  kill	

;; Pred edge  70 [80.1%]  (fallthru)
(note 446 445 447 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 71 arch/arm/kernel/unwind.c:344 (set (reg:SI 264 [ ctrl.vrs+44 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 71 arch/arm/kernel/unwind.c:344 (set (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])
        (reg:SI 264 [ ctrl.vrs+44 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 264 [ ctrl.vrs+44 ])
        (nil)))

(insn 449 448 450 71 arch/arm/kernel/unwind.c:345 (set (reg:SI 265 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 450 449 451 71 arch/arm/kernel/unwind.c:345 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])
        (reg:SI 265 [ ctrl.vrs+52 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 265 [ ctrl.vrs+52 ])
        (nil)))

(insn 451 450 452 71 arch/arm/kernel/unwind.c:346 (set (reg:SI 266 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 71 arch/arm/kernel/unwind.c:346 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])
        (reg:SI 266 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 266 [ ctrl.vrs+56 ])
        (nil)))

(insn 454 452 455 71 arch/arm/kernel/unwind.c:347 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])
        (reg:SI 263 [ ctrl.vrs+60 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 263 [ ctrl.vrs+60 ])
        (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
            (nil))))

(insn 455 454 458 71 arch/arm/kernel/unwind.c:349 (set (reg/v:SI 163 [ urc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 71 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 447
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 448
;;      reg 175 { }
;;      reg 264 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 450
;;      reg 175 { }
;;      reg 265 { }
;;   UD chains for insn luid 4 uid 451
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 452
;;      reg 175 { }
;;      reg 266 { }
;;   UD chains for insn luid 6 uid 454
;;      reg 175 { }
;;      reg 263 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 2 65 15 70 66) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u643(11){ }u644(13){ }u645(25){ }u646(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 163
;; live  kill	

;; Pred edge  2 [61.0%] 
;; Pred edge  65 [2.2%]  (loop_exit)
;; Pred edge  15 [19.9%] 
;; Pred edge  70 [19.9%] 
;; Pred edge  66 [14.0%]  (loop_exit)
(code_label 458 455 459 72 45 "" [5 uses])

(note 459 458 460 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 460 459 461 72 arch/arm/kernel/unwind.c:288 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 72 14 32 64 20 71 25 56) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  72 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  64 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  71 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  56 [100.0%]  (fallthru)
(code_label 461 460 462 73 53 "" [0 uses])

(note 462 461 467 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 467 462 473 73 arch/arm/kernel/unwind.c:350 (set (reg/i:SI 0 r0)
        (reg/v:SI 163 [ urc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ urc ])
        (nil)))

(insn 473 467 0 73 arch/arm/kernel/unwind.c:350 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 73 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 467
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 473
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 82 is invariant (0), cost 24, depends on 
Decided to move invariant 0
deferring rescan insn with uid = 82.
deferring rescan insn with uid = 82.
deferring rescan insn with uid = 494.
changing bb of uid 82
  from 10 to 5
deferring rescan insn with uid = 83.


unwind_frame

Dataflow summary:
def_info->table_size = 7, use_info->table_size = 659
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={34d,28u} r1={26d,9u} r2={21d,4u} r3={17d} r11={1d,77u} r12={17d} r13={1d,93u} r14={17d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={52d,36u} r25={1d,117u,5d} r26={1d,76u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,1u} r135={1d,3u,1d} r136={1d,1u} r137={1d,5u} r138={2d,4u} r139={2d,2u} r140={2d,2u} r141={1d,2u} r142={1d,3u} r143={1d,1u} r144={1d,1u} r146={1d,13u} r147={2d,4u} r148={2d,3u} r149={1d,1u} r150={2d,2u} r151={2d,3u} r152={2d,6u} r153={2d,3u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={2d,12u,1d} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={8d,1u} r164={3d,5u} r165={1d,2u,1d} r166={1d,1u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,3u} r172={1d,5u} r173={1d,1u} r175={1d,12u} r176={1d,1u,1d} r177={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r190={1d,4u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d} r237={1d,1u} r238={1d,1u} r239={1d} r240={1d} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d} r246={1d} r247={1d,2u} r249={1d,1u} r250={1d,1u} r251={1d} r252={1d,1u} r253={1d} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,2u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r270={1d} r271={1d,2u} r272={1d,2u} r273={1d} r274={1d,14u} r275={1d,2u} r276={1d,1u} 
;;    total ref usage 2747{2086d,651u,10e} in 292{276 regular + 16 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2
24[0,3] 158[3,1] 183[4,1] 184[5,1] 190[6,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 173 175 176 177 178
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 165 166 173 175 176 177 178
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/unwind.c:275 (set (reg/v/f:SI 175 [ frame ])
        (reg:SI 0 r0 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ frame ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/unwind.c:281 (set (reg/v:SI 165 [ low ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 177)
        (plus:SI (reg/v:SI 165 [ low ])
            (const_int 8128 [0x1fc0]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 176)
        (plus:SI (reg:SI 177)
            (const_int 63 [0x3f]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 165 [ low ])
                (const_int 8191 [0x1fff]))
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/unwind.c:282 (set (reg:SI 178)
        (and:SI (reg:SI 176)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/unwind.c:282 (set (reg/v:SI 166 [ high ])
        (and:SI (reg:SI 178)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (and:SI (reg:SI 176)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 12 11 13 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 13 12 14 2 arch/arm/kernel/unwind.c:287 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_text_address") [flags 0x41] <function_decl 0x10a58300 kernel_text_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/unwind.c:287 (set (reg:SI 173 [ D.15618 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/unwind.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173 [ D.15618 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 173 [ D.15618 ])
        (nil)))

(jump_insn 16 15 17 2 arch/arm/kernel/unwind.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 2 -> ( 72 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 8
;;      reg 165 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 177 { }
;;   eq_note reg 165 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 176 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 178 { }
;;   eq_note reg 176 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 14
;;      reg 0 { }
;;   UD chains for insn luid 9 uid 15
;;      reg 173 { }
;;   UD chains for insn luid 10 uid 16
;;      reg 24 { }


;; Succ edge  72 [61.0%] 
;; Succ edge  3 [39.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 0 [r0] 24 [cc] 137 155
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/kernel/unwind.c:290 (set (reg:SI 137 [ temp.525 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 21 3 arch/arm/kernel/unwind.c:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_kernel_text") [flags 0x41] <function_decl 0x10a58180 core_kernel_text>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 21 20 22 3 arch/arm/kernel/unwind.c:135 (set (reg:SI 155 [ D.15905 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 22 21 23 3 arch/arm/kernel/unwind.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155 [ D.15905 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ D.15905 ])
        (nil)))

(jump_insn 23 22 24 3 arch/arm/kernel/unwind.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 18
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 19
;;      reg 137 { }
;;   UD chains for insn luid 2 uid 20
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 21
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 22
;;      reg 155 { }
;;   UD chains for insn luid 5 uid 23
;;      reg 24 { }


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 164
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%]  (fallthru)
(note 24 23 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 27 24 28 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 28 27 29 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 1 r1)
        (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__start_unwind_idx") [flags 0xc0] <var_decl 0x11041000 __start_unwind_idx>)
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/unwind.c:137 (set (reg:SI 2 r2)
        (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("__stop_unwind_idx") [flags 0xc0] <var_decl 0x11041060 __stop_unwind_idx>)
                (const_int -8 [0xfffffffffffffff8])))
        (nil)))

(call_insn 30 29 31 4 arch/arm/kernel/unwind.c:137 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 31 30 34 4 arch/arm/kernel/unwind.c:137 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 4 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 27
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 30
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 31
;;      reg 0 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 158 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 165 166 175
;; live  gen 	 0 [r0] 157 158 182
;; live  kill	 14 [lr]

;; Pred edge  3 [50.0%] 
(code_label 34 31 35 5 46 "" [1 uses])

(note 35 34 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 5 arch/arm/kernel/unwind.c:143 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(call_insn 38 37 39 5 arch/arm/kernel/unwind.c:143 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10ad9d00 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 39 38 40 5 arch/arm/kernel/unwind.c:143 (set (reg/v:SI 157 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 40 39 41 5 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 82 5 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j/c:SI (reg/f:SI 182) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 182)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
            (nil))))

(insn 82 41 81 5 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 277)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 38
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 39
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 41
;;      reg 182 { }


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 183
;; live  in  	 158
;; live  gen 	 24 [cc] 183
;; live  kill	
;; rd  in  	(5)
2, 3, 4, 5, 6
;; rd  gen 	(2)
0, 4
;; rd  kill	(4)
0, 1, 2, 4

;; Pred edge  10 [95.5%] 
(code_label 81 82 44 6 51 "" [1 uses])

(note 44 81 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 6 arch/arm/kernel/unwind.c:145 (set (reg:SI 183 [ <variable>.begin_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 16 [0x10])) [0 <variable>.begin_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 6 arch/arm/kernel/unwind.c:145 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 183 [ <variable>.begin_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183 [ <variable>.begin_addr ])
        (nil)))

(jump_insn 47 46 48 6 arch/arm/kernel/unwind.c:145 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(5)
0, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 45
;;      reg 158 { d3(bb 9 insn 76) }
;;   UD chains for insn luid 1 uid 46
;;      reg 137 { }
;;      reg 183 { d4(bb 6 insn 45) }
;;   UD chains for insn luid 2 uid 47
;;      reg 24 { d0(bb 6 insn 46) }


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  def 	 24 [cc] 184
;; live  in  	 158
;; live  gen 	 24 [cc] 184
;; live  kill	
;; rd  in  	(5)
0, 3, 4, 5, 6
;; rd  gen 	(2)
1, 5
;; rd  kill	(4)
0, 1, 2, 5

;; Pred edge  6 [50.0%]  (fallthru)
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 7 arch/arm/kernel/unwind.c:146 (set (reg:SI 184 [ <variable>.end_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 20 [0x14])) [0 <variable>.end_addr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 7 arch/arm/kernel/unwind.c:146 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ temp.525 ])
            (reg:SI 184 [ <variable>.end_addr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 184 [ <variable>.end_addr ])
        (nil)))

(jump_insn 51 50 52 7 arch/arm/kernel/unwind.c:146 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(5)
1, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 49
;;      reg 158 { d3(bb 9 insn 76) }
;;   UD chains for insn luid 1 uid 50
;;      reg 137 { }
;;      reg 184 { d5(bb 7 insn 49) }
;;   UD chains for insn luid 2 uid 51
;;      reg 24 { d1(bb 7 insn 50) }


;; Succ edge  8 [4.5%]  (fallthru,loop_exit)
;; Succ edge  9 [95.5%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158 190
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 161 162 164 185 186
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 157 158 165 166 175 190
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 160 161 162 164 185 186
;; live  kill	 14 [lr]

;; Pred edge  7 [4.5%]  (fallthru,loop_exit)
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 186 [ <variable>.stop ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 12 [0xc])) [0 <variable>.stop+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 8 arch/arm/kernel/unwind.c:147 (set (reg/f:SI 185)
        (plus:SI (reg/f:SI 186 [ <variable>.stop ])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 186 [ <variable>.stop ])
        (nil)))

(insn 55 54 56 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 0 r0)
        (reg:SI 137 [ temp.525 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ temp.525 ])
        (nil)))

(insn 56 55 57 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 8 [0x8])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 8 arch/arm/kernel/unwind.c:147 (set (reg:SI 2 r2)
        (reg/f:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 185)
        (nil)))

(call_insn 58 57 59 8 arch/arm/kernel/unwind.c:147 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("search_index") [flags 0x3] <function_decl 0x11039a00 search_index>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 59 58 60 8 arch/arm/kernel/unwind.c:147 (set (reg/v/f:SI 164 [ idx ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 60 59 61 8 include/linux/list.h:101 (set (reg/f:SI 161 [ D.15897 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 8 include/linux/list.h:101 (set (reg/f:SI 162 [ D.15896 ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 8 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 162 [ D.15896 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 161 [ D.15897 ])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 65 8 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 161 [ D.15897 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 162 [ D.15896 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 162 [ D.15896 ])
        (expr_list:REG_DEAD (reg/f:SI 161 [ D.15897 ])
            (nil))))

(insn 65 63 66 8 include/linux/list.h:62 (set (reg/f:SI 160 [ D.15898 ])
        (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 unwind_tables.next+0 S4 A32])
        (nil)))

(insn 66 65 67 8 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 160 [ D.15898 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 69 8 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])
        (reg/f:SI 160 [ D.15898 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 160 [ D.15898 ])
        (nil)))

(insn 69 67 71 8 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 158 [ table ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/f:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 71 69 74 8 include/linux/list.h:44 (set (mem/s/f/j/c:SI (reg/f:SI 190) [0 unwind_tables.next+0 S4 A32])
        (reg/v/f:SI 158 [ table ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v/f:SI 158 [ table ])
            (nil))))
;; End of basic block 8 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 53
;;      reg 158 { }
;;   UD chains for insn luid 1 uid 54
;;      reg 186 { }
;;   UD chains for insn luid 2 uid 55
;;      reg 137 { }
;;   UD chains for insn luid 3 uid 56
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 57
;;      reg 185 { }
;;   UD chains for insn luid 5 uid 58
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 59
;;      reg 0 { }
;;   UD chains for insn luid 7 uid 60
;;      reg 158 { }
;;   UD chains for insn luid 8 uid 61
;;      reg 158 { }
;;   UD chains for insn luid 9 uid 62
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 10 uid 63
;;      reg 161 { }
;;      reg 162 { }
;;   UD chains for insn luid 11 uid 65
;;      reg 190 { }
;;   UD chains for insn luid 12 uid 66
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 13 uid 67
;;      reg 158 { }
;;      reg 160 { }
;;   UD chains for insn luid 14 uid 69
;;      reg 158 { }
;;      reg 190 { }
;;   UD chains for insn luid 15 uid 71
;;      reg 158 { }
;;      reg 190 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 158
;; live  in  	 158
;; live  gen 	 158
;; live  kill	
;; rd  in  	(6)
0, 1, 3, 4, 5, 6
;; rd  gen 	(1)
3
;; rd  kill	(1)
3

;; Pred edge  6 [50.0%] 
;; Pred edge  7 [95.5%] 
(code_label 74 71 75 9 49 "" [2 uses])

(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 78 9 arch/arm/kernel/unwind.c:144 (set (reg/v/f:SI 158 [ table ])
        (mem/s/f/j:SI (reg/v/f:SI 158 [ table ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(6)
0, 1, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 76
;;      reg 158 { d3(bb 9 insn 76) }


;; Succ edge  10 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(11){ }u105(13){ }u106(25){ }u107(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 190
;; live  in  	 158
;; live  gen 	 24 [cc] 190
;; live  kill	
;; rd  in  	(6)
0, 1, 3, 4, 5, 6
;; rd  gen 	(2)
2, 6
;; rd  kill	(4)
0, 1, 2, 6

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru,dfs_back)
(code_label 78 76 79 10 48 "" [0 uses])

(note 79 78 494 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 494 79 83 10 arch/arm/kernel/unwind.c:144 (set (reg/f:SI 190)
        (reg/f:SI 277)) -1 (nil))

(insn 83 494 84 10 arch/arm/kernel/unwind.c:144 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 158 [ table ])
            (reg/f:SI 277))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 158 [ table ])
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
        (nil)))

(jump_insn 84 83 85 10 arch/arm/kernel/unwind.c:144 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 10 -> ( 6 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 158
;; live  out 	 158
;; rd  out 	(5)
2, 3, 4, 5, 6
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 83
;;      reg 158 { d3(bb 9 insn 76) }
;;      reg 190 { d6(bb 5 insn 82) }
;;   eq_note reg 158 { d3(bb 9 insn 76) }
;;   UD chains for insn luid 2 uid 84
;;      reg 24 { d2(bb 10 insn 83) }


;; Succ edge  6 [95.5%] 
;; Succ edge  11 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(11){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 165 166 175
;; live  gen 	 164
;; live  kill	

;; Pred edge  10 [4.5%]  (fallthru,loop_exit)
(note 85 84 86 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 11 arch/arm/kernel/unwind.c:130 (set (reg/v/f:SI 164 [ idx ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(11){ }u117(13){ }u118(25){ }u119(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157 164 165 166 175
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 87 86 88 12 50 "" [0 uses])

(note 88 87 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 88 91 12 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 91 90 92 12 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 157 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ flags ])
        (nil)))

(call_insn 92 91 93 12 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10aef080 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 91
;;      reg 157 { }
;;   UD chains for insn luid 2 uid 92
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 4 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 93 92 94 13 47 "" [0 uses])

(note 94 93 95 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 13 arch/arm/kernel/unwind.c:291 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 164 [ idx ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 96 95 97 13 arch/arm/kernel/unwind.c:291 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 105)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 95
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 96
;;      reg 24 { }


;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  15 [100.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  13 [0.0%]  (fallthru)
(note 97 96 99 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 99 97 100 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x110ea840>)
        (nil)))

(insn 100 99 101 14 arch/arm/kernel/unwind.c:292 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
        (nil)))

(call_insn 101 100 102 14 arch/arm/kernel/unwind.c:292 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 102 101 105 14 arch/arm/kernel/unwind.c:293 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 100
;;      reg 175 { }
;;   UD chains for insn luid 2 uid 101
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 175
;; lr  def 	 24 [cc] 172 193 194 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 24 [cc] 172 193 194 195 196
;; live  kill	

;; Pred edge  13 [100.0%] 
(code_label 105 102 106 15 52 "" [1 uses])

(note 106 105 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 15 arch/arm/kernel/unwind.c:296 (set (reg:SI 193 [ <variable>.fp ])
        (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 109 15 arch/arm/kernel/unwind.c:296 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])
        (reg:SI 193 [ <variable>.fp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193 [ <variable>.fp ])
        (nil)))

(insn 109 108 110 15 arch/arm/kernel/unwind.c:297 (set (reg:SI 194 [ <variable>.sp ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 15 arch/arm/kernel/unwind.c:297 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 194 [ <variable>.sp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 194 [ <variable>.sp ])
        (nil)))

(insn 111 110 112 15 arch/arm/kernel/unwind.c:298 (set (reg:SI 195 [ <variable>.lr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 15 arch/arm/kernel/unwind.c:298 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 195 [ <variable>.lr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 195 [ <variable>.lr ])
        (nil)))

(insn 113 112 114 15 arch/arm/kernel/unwind.c:299 (set (reg:SI 196)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 15 arch/arm/kernel/unwind.c:299 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 196)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 115 114 116 15 arch/arm/kernel/unwind.c:301 (set (reg:SI 172 [ D.15626 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 164 [ idx ])
                (const_int 4 [0x4])) [0 <variable>.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 15 arch/arm/kernel/unwind.c:301 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 117 116 118 15 arch/arm/kernel/unwind.c:301 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 15 -> ( 72 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 107
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 108
;;      reg 25 { }
;;      reg 193 { }
;;   UD chains for insn luid 2 uid 109
;;      reg 175 { }
;;   UD chains for insn luid 3 uid 110
;;      reg 25 { }
;;      reg 194 { }
;;   UD chains for insn luid 4 uid 111
;;      reg 175 { }
;;   UD chains for insn luid 5 uid 112
;;      reg 25 { }
;;      reg 195 { }
;;   UD chains for insn luid 7 uid 114
;;      reg 25 { }
;;      reg 196 { }
;;   UD chains for insn luid 8 uid 115
;;      reg 164 { }
;;   UD chains for insn luid 9 uid 116
;;      reg 172 { }
;;   UD chains for insn luid 10 uid 117
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  16 [80.1%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u158(11){ }u159(13){ }u160(25){ }u161(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  15 [80.1%]  (fallthru)
(note 118 117 120 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 120 118 121 16 arch/arm/kernel/unwind.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.15626 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 16 arch/arm/kernel/unwind.c:304 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 130)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 120
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 121
;;      reg 24 { }


;; Succ edge  17 [73.0%]  (fallthru)
;; Succ edge  18 [27.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 197 198 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 197 198 199 200
;; live  kill	

;; Pred edge  16 [73.0%]  (fallthru)
(note 122 121 123 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 197)
        (ashift:SI (reg:SI 172 [ D.15626 ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 124 123 125 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 198)
        (ashiftrt:SI (reg:SI 197)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(insn 125 124 126 17 arch/arm/kernel/unwind.c:306 (set (reg/f:SI 199)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 126 125 127 17 arch/arm/kernel/unwind.c:306 (set (reg:SI 200)
        (plus:SI (reg:SI 198)
            (reg/f:SI 199))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_DEAD (reg:SI 198)
            (nil))))

(insn 127 126 130 17 arch/arm/kernel/unwind.c:306 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 123
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 124
;;      reg 197 { }
;;   UD chains for insn luid 2 uid 125
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 126
;;      reg 198 { }
;;      reg 199 { }
;;   UD chains for insn luid 4 uid 127
;;      reg 25 { }
;;      reg 200 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u176(11){ }u177(13){ }u178(25){ }u179(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172
;; lr  def 	 24 [cc] 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  gen 	 24 [cc] 201
;; live  kill	

;; Pred edge  16 [27.0%] 
(code_label 130 127 131 18 54 "" [1 uses])

(note 131 130 132 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 18 arch/arm/kernel/unwind.c:307 (set (reg:SI 201)
        (and:SI (reg:SI 172 [ D.15626 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 133 132 134 18 arch/arm/kernel/unwind.c:307 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(jump_insn 134 133 135 18 arch/arm/kernel/unwind.c:307 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 172 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 172 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 132
;;      reg 172 { }
;;   UD chains for insn luid 1 uid 133
;;      reg 201 { }
;;   UD chains for insn luid 2 uid 134
;;      reg 24 { }


;; Succ edge  19 [100.0%]  (fallthru)
;; Succ edge  20 [0.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 166 175
;; live  gen 	 202
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
(note 135 134 136 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 19 arch/arm/kernel/unwind.c:309 (set (reg/f:SI 202)
        (plus:SI (reg/v/f:SI 164 [ idx ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(insn 137 136 140 19 arch/arm/kernel/unwind.c:309 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])
        (reg/f:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 202)
        (nil)))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 136
;;      reg 164 { }
;;   UD chains for insn luid 1 uid 137
;;      reg 25 { }
;;      reg 202 { }


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 172
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  18 [0.0%] 
(code_label 140 137 141 20 56 "" [1 uses])

(note 141 140 143 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 143 141 144 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d655a0>)
        (nil)))

(insn 144 143 145 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 1 r1)
        (reg:SI 172 [ D.15626 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 172 [ D.15626 ])
        (nil)))

(insn 145 144 146 20 arch/arm/kernel/unwind.c:311 (set (reg:SI 2 r2)
        (reg/v/f:SI 164 [ idx ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 164 [ idx ])
        (nil)))

(call_insn 146 145 147 20 arch/arm/kernel/unwind.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 147 146 150 20 arch/arm/kernel/unwind.c:313 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 144
;;      reg 172 { }
;;   UD chains for insn luid 2 uid 145
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 17 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 168 169 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 168 169 170
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 150 147 151 21 55 "" [0 uses])

(note 151 150 152 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 152 151 153 21 arch/arm/kernel/unwind.c:317 (set (reg/f:SI 170 [ D.15643 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ctrl.insn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 169 [ D.15644 ])
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 21 arch/arm/kernel/unwind.c:317 (set (reg:SI 168 [ D.15645 ])
        (and:SI (reg:SI 169 [ D.15644 ])
            (const_int -16777216 [0xffffffffff000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 155 154 156 21 arch/arm/kernel/unwind.c:317 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 156 155 157 21 arch/arm/kernel/unwind.c:317 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 152
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 153
;;      reg 170 { }
;;   UD chains for insn luid 2 uid 154
;;      reg 169 { }
;;   UD chains for insn luid 3 uid 155
;;      reg 168 { }
;;   UD chains for insn luid 4 uid 156
;;      reg 24 { }


;; Succ edge  22 [28.0%]  (fallthru)
;; Succ edge  23 [72.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u210(11){ }u211(13){ }u212(25){ }u213(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 204 205
;; live  kill	

;; Pred edge  21 [28.0%]  (fallthru)
(note 157 156 158 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 22 arch/arm/kernel/unwind.c:318 (set (reg:SI 204)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 22 arch/arm/kernel/unwind.c:318 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 204)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 160 159 161 22 arch/arm/kernel/unwind.c:319 (set (reg:SI 205)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 164 22 arch/arm/kernel/unwind.c:319 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 205)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 205)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
;; End of basic block 22 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 159
;;      reg 25 { }
;;      reg 204 { }
;;   UD chains for insn luid 3 uid 161
;;      reg 25 { }
;;      reg 205 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 168 169 170 175
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [72.0%] 
(code_label 164 161 165 23 57 "" [1 uses])

(note 165 164 166 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 23 arch/arm/kernel/unwind.c:320 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ D.15645 ])
            (const_int -2130706432 [0xffffffff81000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ D.15645 ])
        (nil)))

(jump_insn 167 166 168 23 arch/arm/kernel/unwind.c:320 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 169 170 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 169 170 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 166
;;      reg 168 { }
;;   UD chains for insn luid 1 uid 167
;;      reg 24 { }


;; Succ edge  24 [100.0%]  (fallthru)
;; Succ edge  25 [0.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 170 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  def 	 206 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 170 175
;; live  gen 	 206 208 209 210 211
;; live  kill	

;; Pred edge  23 [100.0%]  (fallthru)
(note 168 167 169 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 24 arch/arm/kernel/unwind.c:321 (set (reg:SI 206)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 172 24 arch/arm/kernel/unwind.c:321 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ctrl.byte+0 S4 A32])
        (reg:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 172 170 173 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 209)
        (mem:SI (reg/f:SI 170 [ D.15643 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(insn 173 172 174 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 208)
        (and:SI (reg:SI 209)
            (const_int 16711680 [0xff0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))

(insn 174 173 175 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 208)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 175 174 176 24 arch/arm/kernel/unwind.c:322 (set (reg:SI 211)
        (plus:SI (reg:SI 210)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 176 175 179 24 arch/arm/kernel/unwind.c:322 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 211)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
;; End of basic block 24 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 170
;;      reg 25 { }
;;      reg 206 { }
;;   UD chains for insn luid 2 uid 172
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 173
;;      reg 209 { }
;;   UD chains for insn luid 4 uid 174
;;      reg 208 { }
;;   UD chains for insn luid 5 uid 175
;;      reg 210 { }
;;   UD chains for insn luid 6 uid 176
;;      reg 25 { }
;;      reg 211 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u237(11){ }u238(13){ }u239(25){ }u240(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 163
;; live  kill	 14 [lr]

;; Pred edge  23 [0.0%] 
(code_label 179 176 180 25 59 "" [1 uses])

(note 180 179 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 180 183 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d65600>)
        (nil)))

(insn 183 182 184 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 1 r1)
        (reg:SI 169 [ D.15644 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ D.15644 ])
        (nil)))

(insn 184 183 185 25 arch/arm/kernel/unwind.c:324 (set (reg:SI 2 r2)
        (reg/f:SI 170 [ D.15643 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.15643 ])
        (nil)))

(call_insn 185 184 186 25 arch/arm/kernel/unwind.c:324 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 186 185 429 25 arch/arm/kernel/unwind.c:326 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 183
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 184
;;      reg 170 { }
;;   UD chains for insn luid 3 uid 185
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 74) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u248(11){ }u249(13){ }u250(25){ }u251(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 274
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 146 213
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 141 146 213
;; live  kill	 14 [lr]

;; Pred edge  74 [97.8%] 
(code_label 429 186 189 26 80 "" [1 uses])

(note 189 429 487 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 487 189 191 26 arch/arm/kernel/unwind.c:187 (set (reg/f:SI 213)
        (reg/f:SI 274)) -1 (nil))

(insn 191 487 192 26 arch/arm/kernel/unwind.c:187 (set (reg:SI 0 r0)
        (reg/f:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 192 191 193 26 arch/arm/kernel/unwind.c:187 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 193 192 194 26 arch/arm/kernel/unwind.c:187 (set (reg/v:SI 146 [ insn ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 194 193 195 26 arch/arm/kernel/unwind.c:191 (set (reg:SI 141 [ D.15954 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 192 [0xc0]))) 67 {*arm_andsi3_insn} (nil))

(insn 195 194 196 26 arch/arm/kernel/unwind.c:191 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 196 195 197 26 arch/arm/kernel/unwind.c:191 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 213
;; live  out 	 141 146 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 487
;;      reg 274 { }
;;   UD chains for insn luid 1 uid 191
;;      reg 274 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 192
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 193
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 194
;;      reg 146 { }
;;   UD chains for insn luid 5 uid 195
;;      reg 141 { }
;;   UD chains for insn luid 6 uid 196
;;      reg 24 { }


;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  28 [50.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u261(11){ }u262(13){ }u263(25){ }u264(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 214 215 216 217 218
;; live  in  	 146
;; live  gen 	 214 215 216 217 218
;; live  kill	

;; Pred edge  26 [50.0%]  (fallthru)
(note 197 196 198 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 199 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 215 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 214)
        (plus:SI (reg:SI 215 [ ctrl.vrs+52 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 215 [ ctrl.vrs+52 ])
        (nil)))

(insn 200 199 201 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 216)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 201 200 202 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 202 201 203 27 arch/arm/kernel/unwind.c:192 (set (reg:SI 218)
        (plus:SI (reg:SI 214)
            (reg:SI 217))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg:SI 214)
            (nil))))

(insn 203 202 206 27 arch/arm/kernel/unwind.c:192 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 218)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
;; End of basic block 27 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 198
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 199
;;      reg 215 { }
;;   UD chains for insn luid 2 uid 200
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 201
;;      reg 216 { }
;;   UD chains for insn luid 4 uid 202
;;      reg 214 { }
;;      reg 217 { }
;;   UD chains for insn luid 5 uid 203
;;      reg 25 { }
;;      reg 218 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u273(11){ }u274(13){ }u275(25){ }u276(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 141 146 213
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [50.0%] 
(code_label 206 203 207 28 60 "" [1 uses])

(note 207 206 208 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 28 arch/arm/kernel/unwind.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.15954 ])
            (const_int 64 [0x40]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.15954 ])
        (nil)))

(jump_insn 209 208 210 28 arch/arm/kernel/unwind.c:193 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; live  out 	 146 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 208
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 209
;;      reg 24 { }


;; Succ edge  29 [28.0%]  (fallthru)
;; Succ edge  30 [72.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u279(11){ }u280(13){ }u281(25){ }u282(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 219 220 221 222 223
;; live  in  	 146
;; live  gen 	 219 220 221 222 223
;; live  kill	

;; Pred edge  28 [28.0%]  (fallthru)
(note 210 209 211 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 220 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 219)
        (plus:SI (reg:SI 220 [ ctrl.vrs+52 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 220 [ ctrl.vrs+52 ])
        (nil)))

(insn 213 212 214 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 221)
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 214 213 215 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 222)
        (and:SI (reg:SI 221)
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(insn 215 214 216 29 arch/arm/kernel/unwind.c:194 (set (reg:SI 223)
        (minus:SI (reg:SI 219)
            (reg:SI 222))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_DEAD (reg:SI 219)
            (nil))))

(insn 216 215 219 29 arch/arm/kernel/unwind.c:194 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 223)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
;; End of basic block 29 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 211
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 212
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 213
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 214
;;      reg 221 { }
;;   UD chains for insn luid 4 uid 215
;;      reg 219 { }
;;      reg 222 { }
;;   UD chains for insn luid 5 uid 216
;;      reg 25 { }
;;      reg 223 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u291(11){ }u292(13){ }u293(25){ }u294(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 142
;; live  in  	 146 213
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  28 [72.0%] 
(code_label 219 216 220 30 62 "" [1 uses])

(note 220 219 221 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 30 arch/arm/kernel/unwind.c:195 (set (reg:SI 142 [ D.15946 ])
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 222 221 223 30 arch/arm/kernel/unwind.c:195 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 128 [0x80]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 223 222 224 30 arch/arm/kernel/unwind.c:195 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 271)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 30 -> ( 31 39)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166 213
;; live  out 	 142 146 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 221
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 222
;;      reg 142 { }
;;   UD chains for insn luid 2 uid 223
;;      reg 24 { }


;; Succ edge  31 [13.7%]  (fallthru)
;; Succ edge  39 [86.3%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u298(11){ }u299(13){ }u300(25){ }u301(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 274
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 143 144 147 225
;; live  in  	 146 213
;; live  gen 	 0 [r0] 24 [cc] 135 136 143 144 147 225
;; live  kill	 14 [lr]

;; Pred edge  30 [13.7%]  (fallthru)
(note 224 223 225 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 31 arch/arm/kernel/unwind.c:197 (set (reg:SI 136 [ temp.538 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 228 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 143 [ D.15945 ])
        (ashift:SI (reg/v:SI 146 [ insn ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 228 226 229 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 0 r0)
        (reg/f:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))
        (nil)))

(call_insn 229 228 230 31 arch/arm/kernel/unwind.c:200 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 230 229 231 31 arch/arm/kernel/unwind.c:200 (set (reg:SI 144 [ D.15944 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 231 230 232 31 arch/arm/kernel/unwind.c:200 (set (reg/v:SI 135 [ insn.539 ])
        (ior:SI (reg:SI 144 [ D.15944 ])
            (reg:SI 143 [ D.15945 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 144 [ D.15944 ])
        (expr_list:REG_DEAD (reg:SI 143 [ D.15945 ])
            (nil))))

(insn 232 231 233 31 arch/arm/kernel/unwind.c:201 (set (reg:SI 225)
        (ashift:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(insn 233 232 234 31 arch/arm/kernel/unwind.c:201 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg:SI 225)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 135 [ insn.539 ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 234 233 235 31 arch/arm/kernel/unwind.c:202 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 235 234 236 31 arch/arm/kernel/unwind.c:202 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 213
;; live  out 	 135 136 147 213
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 225
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 226
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 228
;;      reg 274 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 229
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 230
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 231
;;      reg 143 { }
;;      reg 144 { }
;;   UD chains for insn luid 6 uid 232
;;      reg 135 { }
;;   UD chains for insn luid 7 uid 233
;;      reg 225 { }
;;   eq_note reg 135 { }
;;   UD chains for insn luid 8 uid 234
;;      reg 147 { }
;;   UD chains for insn luid 9 uid 235
;;      reg 24 { }


;; Succ edge  32 [0.0%]  (fallthru,loop_exit)
;; Succ edge  33 [100.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u318(11){ }u319(13){ }u320(25){ }u321(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  31 [0.0%]  (fallthru,loop_exit)
(note 236 235 238 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 238 236 239 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11075a50>)
        (nil)))

(insn 239 238 240 32 arch/arm/kernel/unwind.c:203 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ insn.539 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(call_insn 240 239 241 32 arch/arm/kernel/unwind.c:203 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 241 240 244 32 arch/arm/kernel/unwind.c:203 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 239
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 240
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u327(11){ }u328(13){ }u329(25){ }u330(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 147 165 166 213
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 274
;; lr  def 	 140 148 149
;; live  in  	 135 136 147 213
;; live  gen 	 140 148 149
;; live  kill	

;; Pred edge  31 [100.0%] 
(code_label 244 241 245 33 64 "" [1 uses])

(note 245 244 246 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 33 arch/arm/kernel/unwind.c:197 (set (reg/v/f:SI 148 [ vsp ])
        (reg:SI 136 [ temp.538 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ temp.538 ])
        (nil)))

(insn 247 246 248 33 arch/arm/kernel/unwind.c:209 (set (reg/v:SI 149 [ load_sp ])
        (and:SI (reg/v:SI 135 [ insn.539 ])
            (const_int 512 [0x200]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ insn.539 ])
        (nil)))

(insn 248 247 261 33 arch/arm/kernel/unwind.c:209 (set (reg:SI 140 [ ivtmp.497 ])
        (reg/f:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 246
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 247
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 248
;;      reg 274 { }
;;   eq_note reg 25 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 76 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u335(11){ }u336(13){ }u337(25){ }u338(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 227
;; live  in  	 140 147 148 149
;; live  gen 	 24 [cc] 227
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 261 248 249 34 66 "" [0 uses])

(note 249 261 250 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 34 arch/arm/kernel/unwind.c:211 (set (reg:SI 227)
        (and:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 251 250 252 34 arch/arm/kernel/unwind.c:211 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 227)
        (nil)))

(jump_insn 252 251 253 34 arch/arm/kernel/unwind.c:211 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 34 -> ( 35 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 250
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 251
;;      reg 227 { }
;;   UD chains for insn luid 2 uid 252
;;      reg 24 { }


;; Succ edge  35 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u342(11){ }u343(13){ }u344(25){ }u345(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148
;; lr  def 	 148 228
;; live  in  	 140 147 148 149
;; live  gen 	 148 228
;; live  kill	

;; Pred edge  34 [50.0%]  (fallthru)
(note 253 252 254 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 255 35 arch/arm/kernel/unwind.c:212 (set (reg:SI 228)
        (mem:SI (reg/v/f:SI 148 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 35 arch/arm/kernel/unwind.c:212 (set (mem/s/j:SI (plus:SI (reg:SI 140 [ ivtmp.497 ])
                (const_int 16 [0x10])) [0 ctrl.vrs S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(insn 256 255 257 35 arch/arm/kernel/unwind.c:212 (set (reg/v/f:SI 148 [ vsp ])
        (plus:SI (reg/v/f:SI 148 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 35 -> ( 36)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 254
;;      reg 148 { }
;;   UD chains for insn luid 1 uid 255
;;      reg 140 { }
;;      reg 228 { }
;;   UD chains for insn luid 2 uid 256
;;      reg 148 { }


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 34 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u350(11){ }u351(13){ }u352(25){ }u353(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147
;; lr  def 	 24 [cc] 140 147
;; live  in  	 140 147 148 149
;; live  gen 	 24 [cc] 140 147
;; live  kill	

;; Pred edge  34 [50.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
(code_label 257 256 258 36 65 "" [1 uses])

(note 258 257 259 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 36 arch/arm/kernel/unwind.c:213 (set (reg/v:SI 147 [ mask ])
        (lshiftrt:SI (reg/v:SI 147 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 260 259 262 36 arch/arm/kernel/unwind.c:213 (set (reg:SI 140 [ ivtmp.497 ])
        (plus:SI (reg:SI 140 [ ivtmp.497 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 262 260 263 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 263 262 480 36 arch/arm/kernel/unwind.c:210 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 480)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 36 -> ( 76 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 259
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 260
;;      reg 140 { }
;;   UD chains for insn luid 2 uid 262
;;      reg 147 { }
;;   UD chains for insn luid 3 uid 263
;;      reg 24 { }


;; Succ edge  76 [91.7%]  (dfs_back)
;; Succ edge  37 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 36) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 140 147 148 149
;; live  gen 	
;; live  kill	

;; Pred edge  36 [91.7%]  (dfs_back)
(code_label 480 263 479 76 83 "" [1 uses])

(note 479 480 264 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 76 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 165 166
;; live  out 	 140 147 148 149
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u358(11){ }u359(13){ }u360(25){ }u361(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc]
;; live  in  	 148 149
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  36 [8.3%]  (fallthru,loop_exit)
(note 264 479 265 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 265 264 266 37 arch/arm/kernel/unwind.c:216 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ load_sp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ load_sp ])
        (nil)))

(jump_insn 266 265 267 37 arch/arm/kernel/unwind.c:216 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 419)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 37 -> ( 38 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166
;; live  out 	 148
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 265
;;      reg 149 { }
;;   UD chains for insn luid 1 uid 266
;;      reg 24 { }


;; Succ edge  38 [50.0%]  (fallthru)
;; Succ edge  65 [50.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u364(11){ }u365(13){ }u366(25){ }u367(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	
;; live  in  	 148
;; live  gen 	
;; live  kill	

;; Pred edge  37 [50.0%]  (fallthru)
(note 267 266 268 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 271 38 arch/arm/kernel/unwind.c:217 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 148 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 148 [ vsp ])
        (nil)))
;; End of basic block 38 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 268
;;      reg 25 { }
;;      reg 148 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 30) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 142 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  30 [86.3%] 
(code_label 271 268 272 39 63 "" [1 uses])

(note 272 271 273 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 273 272 274 39 arch/arm/kernel/unwind.c:218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 144 [0x90]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 274 273 275 39 arch/arm/kernel/unwind.c:218 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 39 -> ( 40 42)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; live  out 	 142 146
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 273
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 274
;;      reg 24 { }


;; Succ edge  40 [28.0%]  (fallthru)
;; Succ edge  42 [72.0%] 

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u376(11){ }u377(13){ }u378(25){ }u379(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 229
;; live  in  	 146
;; live  gen 	 24 [cc] 229
;; live  kill	

;; Pred edge  39 [28.0%]  (fallthru)
(note 275 274 276 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 276 275 277 40 arch/arm/kernel/unwind.c:219 (set (reg:SI 229)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 13 [0xd]))) 67 {*arm_andsi3_insn} (nil))

(insn 277 276 278 40 arch/arm/kernel/unwind.c:219 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 229)
            (const_int 13 [0xd]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 229)
        (nil)))

(jump_insn 278 277 279 40 arch/arm/kernel/unwind.c:219 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 40 -> ( 41 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 276
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 277
;;      reg 229 { }
;;   UD chains for insn luid 2 uid 278
;;      reg 24 { }


;; Succ edge  41 [72.0%]  (fallthru)
;; Succ edge  49 [28.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u383(11){ }u384(13){ }u385(25){ }u386(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 230 232 233 234 235
;; live  in  	 146
;; live  gen 	 230 232 233 234 235
;; live  kill	

;; Pred edge  40 [72.0%]  (fallthru)
(note 279 278 280 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 282 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 230)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 282 280 283 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 232)
        (ashift:SI (reg:SI 230)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 230)
        (nil)))

(insn 283 282 284 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 233)
        (plus:SI (reg/f:SI 25 sfp)
            (reg:SI 232))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 284 283 285 41 arch/arm/kernel/unwind.c:220 (set (reg/f:SI 234)
        (plus:SI (reg:SI 233)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 233)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(insn 285 284 286 41 arch/arm/kernel/unwind.c:220 (set (reg:SI 235)
        (mem/s/j:SI (reg/f:SI 234) [0 ctrl.vrs S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 234)
        (nil)))

(insn 286 285 289 41 arch/arm/kernel/unwind.c:220 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 235)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
;; End of basic block 41 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 280
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 230 { }
;;   UD chains for insn luid 2 uid 283
;;      reg 25 { }
;;      reg 232 { }
;;   UD chains for insn luid 3 uid 284
;;      reg 233 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 4 uid 285
;;      reg 234 { }
;;   UD chains for insn luid 5 uid 286
;;      reg 25 { }
;;      reg 235 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u396(11){ }u397(13){ }u398(25){ }u399(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 142 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  39 [72.0%] 
(code_label 289 286 290 42 67 "" [1 uses])

(note 290 289 291 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 291 290 292 42 arch/arm/kernel/unwind.c:221 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.15946 ])
            (const_int 160 [0xa0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.15946 ])
        (nil)))

(jump_insn 292 291 293 42 arch/arm/kernel/unwind.c:221 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 327)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6895 [0x1aef])
            (nil))))
;; End of basic block 42 -> ( 43 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 291
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 292
;;      reg 24 { }


;; Succ edge  43 [31.1%]  (fallthru)
;; Succ edge  49 [69.0%] 

;; Start of basic block ( 42) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u402(11){ }u403(13){ }u404(25){ }u405(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 274 276
;; lr  def 	 138 151 271 272 273
;; live  in  	 146
;; live  gen 	 138 151 271 272 273
;; live  kill	

;; Pred edge  42 [31.1%]  (fallthru)
(note 293 292 294 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 492 43 arch/arm/kernel/unwind.c:222 (set (reg:SI 138 [ ivtmp.511 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 492 294 309 43 arch/arm/kernel/unwind.c:226 (set (reg/v:SI 151 [ reg ])
        (reg:SI 276 [ reg ])) -1 (nil))

(insn 309 492 310 43 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 271)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 310 309 493 43 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 272)
        (plus:SI (reg:SI 271)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 239)
        (nil)))

(insn 493 310 308 43 arch/arm/kernel/unwind.c:227 (set (reg/f:SI 273)
        (reg/f:SI 274)) -1 (nil))
;; End of basic block 43 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 294
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 492
;;      reg 276 { }
;;   UD chains for insn luid 2 uid 309
;;      reg 146 { }
;;   UD chains for insn luid 3 uid 310
;;      reg 271 { }
;;   UD chains for insn luid 4 uid 493
;;      reg 274 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 45) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u407(11){ }u408(13){ }u409(25){ }u410(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 274
;; lr  def 	 151 236 237 238
;; live  in  	 138 146 151 271 272 273
;; live  gen 	 151 236 237 238
;; live  kill	

;; Pred edge  45 [92.3%] 
(code_label 308 493 298 44 70 "" [1 uses])

(note 298 308 486 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 486 298 300 44 arch/arm/kernel/unwind.c:227 (set (reg/f:SI 236)
        (reg/f:SI 274)) -1 (nil))

(insn 300 486 301 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 237)
        (ashift:SI (reg/v:SI 151 [ reg ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 301 300 302 44 arch/arm/kernel/unwind.c:227 (set (reg:SI 238)
        (mem:SI (plus:SI (reg:SI 138 [ ivtmp.511 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 302 301 303 44 arch/arm/kernel/unwind.c:227 (set (mem/s/j:SI (plus:SI (reg/f:SI 274)
                (reg:SI 237)) [0 ctrl.vrs S4 A32])
        (reg:SI 238)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_DEAD (reg:SI 237)
            (expr_list:REG_DEAD (reg/f:SI 236)
                (nil)))))

(insn 303 302 304 44 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg/v:SI 151 [ reg ])
        (plus:SI (reg/v:SI 151 [ reg ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 486
;;      reg 274 { }
;;   UD chains for insn luid 1 uid 300
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 301
;;      reg 138 { }
;;   UD chains for insn luid 3 uid 302
;;      reg 237 { }
;;      reg 238 { }
;;      reg 274 { }
;;   UD chains for insn luid 4 uid 303
;;      reg 151 { }


;; Succ edge  45 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 151 271 272
;; lr  def 	 24 [cc] 138 239 240
;; live  in  	 138 146 151 271 272 273
;; live  gen 	 24 [cc] 138 239 240
;; live  kill	

;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru,dfs_back)
(code_label 304 303 305 45 69 "" [0 uses])

(note 305 304 307 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 307 305 484 45 arch/arm/kernel/unwind.c:226 discrim 2 (set (reg:SI 138 [ ivtmp.511 ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 484 307 485 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 239)
        (reg:SI 271)) -1 (nil))

(insn 485 484 311 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:SI 240)
        (reg:SI 272)) -1 (nil))

(insn 311 485 312 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ reg ])
            (reg:SI 272))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(jump_insn 312 311 313 45 arch/arm/kernel/unwind.c:226 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 308)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9231 [0x240f])
            (nil))))
;; End of basic block 45 -> ( 44 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 151 165 166 271 272 273
;; live  out 	 138 146 151 271 272 273
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 307
;;      reg 138 { }
;;   UD chains for insn luid 1 uid 484
;;      reg 271 { }
;;   UD chains for insn luid 2 uid 485
;;      reg 272 { }
;;   UD chains for insn luid 3 uid 311
;;      reg 151 { }
;;      reg 272 { }
;;   UD chains for insn luid 4 uid 312
;;      reg 24 { }


;; Succ edge  44 [92.3%] 
;; Succ edge  46 [7.7%]  (fallthru,loop_exit)

;; Start of basic block ( 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u429(11){ }u430(13){ }u431(25){ }u432(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 146
;; lr  def 	 24 [cc] 150 241
;; live  in  	 138 146
;; live  gen 	 24 [cc] 150 241
;; live  kill	

;; Pred edge  45 [7.7%]  (fallthru,loop_exit)
(note 313 312 314 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 314 313 315 46 arch/arm/kernel/unwind.c:226 discrim 1 (set (reg/v/f:SI 150 [ vsp ])
        (plus:SI (reg:SI 138 [ ivtmp.511 ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 315 314 316 46 arch/arm/kernel/unwind.c:228 (set (reg:SI 241)
        (and:SI (reg/v:SI 146 [ insn ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(insn 316 315 317 46 arch/arm/kernel/unwind.c:228 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 241)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(jump_insn 317 316 318 46 arch/arm/kernel/unwind.c:228 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 322)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 46 -> ( 47 48)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166
;; live  out 	 138 150
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 314
;;      reg 138 { }
;;   UD chains for insn luid 1 uid 315
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 316
;;      reg 241 { }
;;   UD chains for insn luid 3 uid 317
;;      reg 24 { }


;; Succ edge  47 [50.0%]  (fallthru)
;; Succ edge  48 [50.0%] 

;; Start of basic block ( 46) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u437(11){ }u438(13){ }u439(25){ }u440(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 150
;; lr  def 	 150 242
;; live  in  	 138 150
;; live  gen 	 150 242
;; live  kill	

;; Pred edge  46 [50.0%]  (fallthru)
(note 318 317 319 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 319 318 320 47 arch/arm/kernel/unwind.c:229 (set (reg:SI 242)
        (mem:SI (reg/v/f:SI 150 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))

(insn 320 319 321 47 arch/arm/kernel/unwind.c:229 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])
        (reg:SI 242)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 242)
        (nil)))

(insn 321 320 322 47 arch/arm/kernel/unwind.c:229 (set (reg/v/f:SI 150 [ vsp ])
        (reg:SI 138 [ ivtmp.511 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ ivtmp.511 ])
        (nil)))
;; End of basic block 47 -> ( 48)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166
;; live  out 	 150
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 319
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 320
;;      reg 25 { }
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 321
;;      reg 138 { }


;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 46 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u445(11){ }u446(13){ }u447(25){ }u448(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	
;; live  in  	 150
;; live  gen 	
;; live  kill	

;; Pred edge  46 [50.0%] 
;; Pred edge  47 [100.0%]  (fallthru)
(code_label 322 321 323 48 71 "" [1 uses])

(note 323 322 324 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 324 323 327 48 arch/arm/kernel/unwind.c:230 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 150 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ vsp ])
        (nil)))
;; End of basic block 48 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 324
;;      reg 25 { }
;;      reg 150 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 42 40) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u451(11){ }u452(13){ }u453(25){ }u454(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  42 [69.0%] 
;; Pred edge  40 [28.0%] 
(code_label 327 324 328 49 68 "" [2 uses])

(note 328 327 329 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 49 arch/arm/kernel/unwind.c:231 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 176 [0xb0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 330 329 331 49 arch/arm/kernel/unwind.c:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 344)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 49 -> ( 50 53)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 329
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 24 { }


;; Succ edge  50 [28.0%]  (fallthru)
;; Succ edge  53 [72.0%] 

;; Start of basic block ( 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u457(11){ }u458(13){ }u459(25){ }u460(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 243
;; live  in  	
;; live  gen 	 24 [cc] 243
;; live  kill	

;; Pred edge  49 [28.0%]  (fallthru)
(note 331 330 332 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 332 331 333 50 arch/arm/kernel/unwind.c:232 (set (reg:SI 243 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 333 332 334 50 arch/arm/kernel/unwind.c:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 243 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 243 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 334 333 335 50 arch/arm/kernel/unwind.c:232 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 338)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 50 -> ( 51 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 332
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 333
;;      reg 243 { }
;;   UD chains for insn luid 2 uid 334
;;      reg 24 { }


;; Succ edge  51 [50.0%]  (fallthru)
;; Succ edge  52 [50.0%] 

;; Start of basic block ( 50) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u464(11){ }u465(13){ }u466(25){ }u467(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 244
;; live  in  	
;; live  gen 	 244
;; live  kill	

;; Pred edge  50 [50.0%]  (fallthru)
(note 335 334 336 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 336 335 337 51 arch/arm/kernel/unwind.c:233 (set (reg:SI 244 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 337 336 338 51 arch/arm/kernel/unwind.c:233 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 244 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 51 -> ( 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 336
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 337
;;      reg 25 { }
;;      reg 244 { }


;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 50 51) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u471(11){ }u472(13){ }u473(25){ }u474(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 275
;; lr  def 	 245
;; live  in  	
;; live  gen 	 245
;; live  kill	

;; Pred edge  50 [50.0%] 
;; Pred edge  51 [100.0%]  (fallthru)
(code_label 338 337 339 52 73 "" [1 uses])

(note 339 338 491 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 491 339 341 52 arch/arm/kernel/unwind.c:235 (set (reg:SI 245)
        (reg:SI 275)) -1 (nil))

(insn 341 491 344 52 arch/arm/kernel/unwind.c:235 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])
        (reg:SI 275)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 52 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 491
;;      reg 275 { }
;;   UD chains for insn luid 1 uid 341
;;      reg 25 { }
;;      reg 275 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 49) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  49 [72.0%] 
(code_label 344 341 345 53 72 "" [1 uses])

(note 345 344 346 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 346 345 347 53 arch/arm/kernel/unwind.c:236 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 177 [0xb1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 347 346 348 53 arch/arm/kernel/unwind.c:236 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 394)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
            (nil))))
;; End of basic block 53 -> ( 54 62)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; live  out 	 146
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 346
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 347
;;      reg 24 { }


;; Succ edge  54 [13.7%]  (fallthru)
;; Succ edge  62 [86.3%] 

;; Start of basic block ( 53) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u483(11){ }u484(13){ }u485(25){ }u486(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 274
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 152 246
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 134 152 246
;; live  kill	 14 [lr]

;; Pred edge  53 [13.7%]  (fallthru)
(note 348 347 489 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 489 348 350 54 arch/arm/kernel/unwind.c:237 (set (reg/f:SI 246)
        (reg/f:SI 274)) -1 (nil))

(insn 350 489 351 54 arch/arm/kernel/unwind.c:237 (set (reg:SI 0 r0)
        (reg/f:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 246)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 351 350 352 54 arch/arm/kernel/unwind.c:237 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 352 351 353 54 arch/arm/kernel/unwind.c:237 (set (reg/v:SI 152 [ mask ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 353 352 354 54 arch/arm/kernel/unwind.c:238 (set (reg:SI 134 [ temp.542 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 354 353 355 54 arch/arm/kernel/unwind.c:241 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 355 354 356 54 arch/arm/kernel/unwind.c:241 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 360)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 54 -> ( 56 55)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166
;; live  out 	 134 152
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 489
;;      reg 274 { }
;;   UD chains for insn luid 1 uid 350
;;      reg 274 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 351
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 352
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 353
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 354
;;      reg 152 { }
;;   UD chains for insn luid 6 uid 355
;;      reg 24 { }


;; Succ edge  56 [0.0%]  (loop_exit)
;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u496(11){ }u497(13){ }u498(25){ }u499(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 247
;; live  in  	 134 152
;; live  gen 	 24 [cc] 247
;; live  kill	

;; Pred edge  54 [100.0%]  (fallthru)
(note 356 355 357 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 357 356 358 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:SI 247)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (nil))

(insn 358 357 359 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 247)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 359 358 360 55 arch/arm/kernel/unwind.c:241 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 370)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 55 -> ( 56 57)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 247
;; live  out 	 134 152 247
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 357
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 358
;;      reg 247 { }
;;   UD chains for insn luid 2 uid 359
;;      reg 24 { }


;; Succ edge  56 [0.0%]  (fallthru,loop_exit)
;; Succ edge  57 [100.0%] 

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1] 163 249
;; live  kill	 14 [lr]

;; Pred edge  54 [0.0%]  (loop_exit)
;; Pred edge  55 [0.0%]  (fallthru,loop_exit)
(code_label 360 359 361 56 75 "" [1 uses])

(note 361 360 363 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 363 361 364 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 249)
        (ior:SI (reg/v:SI 152 [ mask ])
            (const_int 45312 [0xb100]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ mask ])
        (nil)))

(insn 364 363 365 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x110a6480>)
        (nil)))

(insn 365 364 366 56 arch/arm/kernel/unwind.c:242 (set (reg:SI 1 r1)
        (reg:SI 249)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(call_insn 366 365 367 56 arch/arm/kernel/unwind.c:242 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 367 366 370 56 arch/arm/kernel/unwind.c:242 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 363
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 365
;;      reg 249 { }
;;   UD chains for insn luid 3 uid 366
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 55) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u513(11){ }u514(13){ }u515(25){ }u516(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 152 165 166 247
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 247 274
;; lr  def 	 139 153 270
;; live  in  	 134 152 247
;; live  gen 	 139 153 270
;; live  kill	

;; Pred edge  55 [100.0%] 
(code_label 370 367 371 57 76 "" [1 uses])

(note 371 370 372 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 372 371 373 57 arch/arm/kernel/unwind.c:238 (set (reg/v/f:SI 153 [ vsp ])
        (reg:SI 134 [ temp.542 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ temp.542 ])
        (nil)))

(insn 373 372 490 57 arch/arm/kernel/unwind.c:238 (set (reg:SI 139 [ ivtmp.505 ])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 490 373 387 57 arch/arm/kernel/unwind.c:250 (set (reg/f:SI 270)
        (reg/f:SI 274)) -1 (nil))
;; End of basic block 57 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 372
;;      reg 134 { }
;;   UD chains for insn luid 1 uid 373
;;      reg 247 { }
;;   UD chains for insn luid 2 uid 490
;;      reg 274 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 77 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u519(11){ }u520(13){ }u521(25){ }u522(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 250
;; live  in  	 139 152 153 270
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%]  (fallthru)
(code_label 387 490 374 58 78 "" [0 uses])

(note 374 387 375 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 375 374 376 58 arch/arm/kernel/unwind.c:249 (set (reg:SI 250)
        (and:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 376 375 377 58 arch/arm/kernel/unwind.c:249 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 377 376 378 58 arch/arm/kernel/unwind.c:249 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 383)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 375
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 376
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 377
;;      reg 24 { }


;; Succ edge  59 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u526(11){ }u527(13){ }u528(25){ }u529(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 153 274
;; lr  def 	 153 251 252
;; live  in  	 139 152 153 270
;; live  gen 	 153 251 252
;; live  kill	

;; Pred edge  58 [50.0%]  (fallthru)
(note 378 377 483 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 483 378 380 59 arch/arm/kernel/unwind.c:250 (set (reg/f:SI 251)
        (reg/f:SI 274)) -1 (nil))

(insn 380 483 381 59 arch/arm/kernel/unwind.c:250 (set (reg:SI 252)
        (mem:SI (reg/v/f:SI 153 [ vsp ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 381 380 382 59 arch/arm/kernel/unwind.c:250 (set (mem/s/j:SI (plus:SI (reg/f:SI 274)
                (reg:SI 139 [ ivtmp.505 ])) [0 ctrl.vrs S4 A32])
        (reg:SI 252)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 252)
        (expr_list:REG_DEAD (reg/f:SI 251)
            (nil))))

(insn 382 381 383 59 arch/arm/kernel/unwind.c:250 (set (reg/v/f:SI 153 [ vsp ])
        (plus:SI (reg/v/f:SI 153 [ vsp ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 483
;;      reg 274 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 153 { }
;;   UD chains for insn luid 2 uid 381
;;      reg 139 { }
;;      reg 252 { }
;;      reg 274 { }
;;   UD chains for insn luid 3 uid 382
;;      reg 153 { }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152
;; lr  def 	 24 [cc] 139 152
;; live  in  	 139 152 153 270
;; live  gen 	 24 [cc] 139 152
;; live  kill	

;; Pred edge  58 [50.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 383 382 384 60 77 "" [1 uses])

(note 384 383 385 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 385 384 386 60 arch/arm/kernel/unwind.c:251 (set (reg/v:SI 152 [ mask ])
        (lshiftrt:SI (reg/v:SI 152 [ mask ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 386 385 388 60 arch/arm/kernel/unwind.c:251 (set (reg:SI 139 [ ivtmp.505 ])
        (plus:SI (reg:SI 139 [ ivtmp.505 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 388 386 389 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 152 [ mask ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 389 388 482 60 arch/arm/kernel/unwind.c:248 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 482)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9375 [0x249f])
            (nil))))
;; End of basic block 60 -> ( 77 61)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 385
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 386
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 388
;;      reg 152 { }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { }


;; Succ edge  77 [93.8%]  (dfs_back)
;; Succ edge  61 [6.2%]  (fallthru,loop_exit)

;; Start of basic block ( 60) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 139 152 153 270
;; live  gen 	
;; live  kill	

;; Pred edge  60 [93.8%]  (dfs_back)
(code_label 482 389 481 77 84 "" [1 uses])

(note 481 482 390 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 77 -> ( 58)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 152 153 165 166 270
;; live  out 	 139 152 153 270
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u544(11){ }u545(13){ }u546(25){ }u547(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	
;; live  in  	 153
;; live  gen 	
;; live  kill	

;; Pred edge  60 [6.2%]  (fallthru,loop_exit)
(note 390 481 391 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 394 61 arch/arm/kernel/unwind.c:254 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg/v/f:SI 153 [ vsp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 153 [ vsp ])
        (nil)))
;; End of basic block 61 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 25 { }
;;      reg 153 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 53) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u550(11){ }u551(13){ }u552(25){ }u553(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc]
;; live  in  	 146
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  53 [86.3%] 
(code_label 394 391 395 62 74 "" [1 uses])

(note 395 394 396 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 396 395 397 62 arch/arm/kernel/unwind.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ insn ])
            (const_int 178 [0xb2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 397 396 398 62 arch/arm/kernel/unwind.c:255 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 410)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 62 -> ( 63 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 396
;;      reg 146 { }
;;   UD chains for insn luid 1 uid 397
;;      reg 24 { }


;; Succ edge  63 [100.0%]  (fallthru)
;; Succ edge  64 [0.0%]  (loop_exit)

;; Start of basic block ( 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 274
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154 253 254 255 256 257
;; live  in  	
;; live  gen 	 0 [r0] 154 253 254 255 256 257
;; live  kill	 14 [lr]

;; Pred edge  62 [100.0%]  (fallthru)
(note 398 397 488 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 488 398 400 63 arch/arm/kernel/unwind.c:256 (set (reg/f:SI 253)
        (reg/f:SI 274)) -1 (nil))

(insn 400 488 401 63 arch/arm/kernel/unwind.c:256 (set (reg:SI 0 r0)
        (reg/f:SI 274)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(call_insn 401 400 402 63 arch/arm/kernel/unwind.c:256 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_get_byte") [flags 0x3] <function_decl 0x11039c00 unwind_get_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 402 401 403 63 arch/arm/kernel/unwind.c:256 (set (reg/v:SI 154 [ uleb128 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 403 402 404 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 255 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 404 403 405 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 254)
        (plus:SI (reg:SI 255 [ ctrl.vrs+52 ])
            (const_int 516 [0x204]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 255 [ ctrl.vrs+52 ])
        (nil)))

(insn 405 404 406 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 256)
        (ashift:SI (reg/v:SI 154 [ uleb128 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 154 [ uleb128 ])
        (nil)))

(insn 406 405 407 63 arch/arm/kernel/unwind.c:258 (set (reg:SI 257)
        (plus:SI (reg:SI 254)
            (reg:SI 256))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 256)
        (expr_list:REG_DEAD (reg:SI 254)
            (nil))))

(insn 407 406 410 63 arch/arm/kernel/unwind.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])
        (reg:SI 257)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
;; End of basic block 63 -> ( 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 488
;;      reg 274 { }
;;   UD chains for insn luid 1 uid 400
;;      reg 274 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 2 uid 401
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 402
;;      reg 0 { }
;;   UD chains for insn luid 4 uid 403
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 404
;;      reg 255 { }
;;   UD chains for insn luid 6 uid 405
;;      reg 154 { }
;;   UD chains for insn luid 7 uid 406
;;      reg 254 { }
;;      reg 256 { }
;;   UD chains for insn luid 8 uid 407
;;      reg 25 { }
;;      reg 257 { }


;; Succ edge  65 [100.0%]  (fallthru)

;; Start of basic block ( 62) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u573(11){ }u574(13){ }u575(25){ }u576(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 0 [r0] 1 [r1] 163
;; live  kill	 14 [lr]

;; Pred edge  62 [0.0%]  (loop_exit)
(code_label 410 407 411 64 79 "" [1 uses])

(note 411 410 413 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 413 411 414 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11114000>)
        (nil)))

(insn 414 413 415 64 arch/arm/kernel/unwind.c:260 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ insn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ insn ])
        (nil)))

(call_insn 415 414 416 64 arch/arm/kernel/unwind.c:260 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 416 415 419 64 arch/arm/kernel/unwind.c:260 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 64 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 414
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 415
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 27 29 61 37 38 41 48 52 63) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u582(11){ }u583(13){ }u584(25){ }u585(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 24 [cc] 167
;; live  in  	
;; live  gen 	 24 [cc] 167
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  37 [50.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru)
(code_label 419 416 420 65 61 "" [1 uses])

(note 420 419 421 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 421 420 422 65 arch/arm/kernel/unwind.c:333 (set (reg:SI 167 [ D.15661 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 422 421 423 65 arch/arm/kernel/unwind.c:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 165 [ low ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 423 422 424 65 arch/arm/kernel/unwind.c:333 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil))))
;; End of basic block 65 -> ( 72 66)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167
;; live  out 	 167
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 421
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 422
;;      reg 165 { }
;;      reg 167 { }
;;   UD chains for insn luid 2 uid 423
;;      reg 24 { }


;; Succ edge  72 [2.2%]  (loop_exit)
;; Succ edge  66 [97.8%]  (fallthru)

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u590(11){ }u591(13){ }u592(25){ }u593(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 167
;; lr  def 	 24 [cc]
;; live  in  	 167
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  65 [97.8%]  (fallthru)
(note 424 423 425 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 425 424 426 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167 [ D.15661 ])
            (reg/v:SI 166 [ high ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 167 [ D.15661 ])
        (nil)))

(jump_insn 426 425 478 66 arch/arm/kernel/unwind.c:333 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1400 [0x578])
            (nil))))
;; End of basic block 66 -> ( 72 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 425
;;      reg 166 { }
;;      reg 167 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 24 { }


;; Succ edge  72 [14.0%]  (loop_exit)
;; Succ edge  75 [86.0%]  (fallthru,dfs_back)

;; Start of basic block ( 66) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  66 [86.0%]  (fallthru,dfs_back)
(note 478 426 427 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 75 -> ( 74)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 24 22) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u597(11){ }u598(13){ }u599(25){ }u600(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 274 275 276
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 274 275 276
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 427 478 428 67 58 "" [0 uses])

(note 428 427 190 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 190 428 340 67 arch/arm/kernel/unwind.c:187 (set (reg/f:SI 274)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -76 [0xffffffffffffffb4]))) 4 {*arm_addsi3} (nil))

(insn 340 190 295 67 arch/arm/kernel/unwind.c:235 (set (reg:SI 275)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 295 340 477 67 arch/arm/kernel/unwind.c:226 (set (reg:SI 276 [ reg ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 67 -> ( 74)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 190
;;      reg 25 { }


;; Succ edge  74 [100.0%]  (fallthru)

;; Start of basic block ( 67 75) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 259
;; live  in  	
;; live  gen 	 24 [cc] 259
;; live  kill	

;; Pred edge  67 [100.0%]  (fallthru)
;; Pred edge  75 [100.0%]  (fallthru)
(note 477 295 430 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 430 477 431 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:SI 259 [ ctrl.entries ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ctrl.entries+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 431 430 432 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 259 [ ctrl.entries ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ ctrl.entries ])
        (nil)))

(jump_insn 432 431 433 74 arch/arm/kernel/unwind.c:329 discrim 1 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 429)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil))))
;; End of basic block 74 -> ( 26 68)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 430
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 431
;;      reg 259 { }
;;   UD chains for insn luid 2 uid 432
;;      reg 24 { }


;; Succ edge  26 [97.8%] 
;; Succ edge  68 [2.2%]  (fallthru,loop_exit)

;; Start of basic block ( 74) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u604(11){ }u605(13){ }u606(25){ }u607(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 260
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 260
;; live  kill	

;; Pred edge  74 [2.2%]  (fallthru,loop_exit)
(note 433 432 434 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 434 433 435 68 arch/arm/kernel/unwind.c:337 (set (reg:SI 260 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 435 434 436 68 arch/arm/kernel/unwind.c:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 260 [ ctrl.vrs+60 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 260 [ ctrl.vrs+60 ])
        (nil)))

(jump_insn 436 435 437 68 arch/arm/kernel/unwind.c:337 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 440)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 68 -> ( 69 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 434
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 435
;;      reg 260 { }
;;   UD chains for insn luid 2 uid 436
;;      reg 24 { }


;; Succ edge  69 [50.0%]  (fallthru)
;; Succ edge  70 [50.0%] 

;; Start of basic block ( 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u611(11){ }u612(13){ }u613(25){ }u614(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 261
;; live  kill	

;; Pred edge  68 [50.0%]  (fallthru)
(note 437 436 438 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 438 437 439 69 arch/arm/kernel/unwind.c:338 (set (reg:SI 261 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 439 438 440 69 arch/arm/kernel/unwind.c:338 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])
        (reg:SI 261 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 261 [ ctrl.vrs+56 ])
        (nil)))
;; End of basic block 69 -> ( 70)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 438
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 439
;;      reg 25 { }
;;      reg 261 { }


;; Succ edge  70 [100.0%]  (fallthru)

;; Start of basic block ( 68 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u618(11){ }u619(13){ }u620(25){ }u621(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; lr  def 	 24 [cc] 262 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175
;; live  gen 	 24 [cc] 262 263
;; live  kill	

;; Pred edge  68 [50.0%] 
;; Pred edge  69 [100.0%]  (fallthru)
(code_label 440 439 441 70 81 "" [1 uses])

(note 441 440 442 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 442 441 443 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 262 [ <variable>.pc ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 443 442 444 70 arch/arm/kernel/unwind.c:341 (set (reg:SI 263 [ ctrl.vrs+60 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 ctrl.vrs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 444 443 445 70 arch/arm/kernel/unwind.c:341 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 262 [ <variable>.pc ])
            (reg:SI 263 [ ctrl.vrs+60 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 262 [ <variable>.pc ])
        (nil)))

(jump_insn 445 444 446 70 arch/arm/kernel/unwind.c:341 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 458)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 70 -> ( 72 71)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 442
;;      reg 175 { }
;;   UD chains for insn luid 1 uid 443
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 444
;;      reg 262 { }
;;      reg 263 { }
;;   UD chains for insn luid 3 uid 445
;;      reg 24 { }


;; Succ edge  72 [19.9%] 
;; Succ edge  71 [80.1%]  (fallthru)

;; Start of basic block ( 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u627(11){ }u628(13){ }u629(25){ }u630(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 175 263
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; lr  def 	 163 264 265 266
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 175 263
;; live  gen 	 163 264 265 266
;; live  kill	

;; Pred edge  70 [80.1%]  (fallthru)
(note 446 445 447 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 71 arch/arm/kernel/unwind.c:344 (set (reg:SI 264 [ ctrl.vrs+44 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 ctrl.vrs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 71 arch/arm/kernel/unwind.c:344 (set (mem/s/j:SI (reg/v/f:SI 175 [ frame ]) [0 <variable>.fp+0 S4 A32])
        (reg:SI 264 [ ctrl.vrs+44 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 264 [ ctrl.vrs+44 ])
        (nil)))

(insn 449 448 450 71 arch/arm/kernel/unwind.c:345 (set (reg:SI 265 [ ctrl.vrs+52 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 ctrl.vrs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 450 449 451 71 arch/arm/kernel/unwind.c:345 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 4 [0x4])) [0 <variable>.sp+0 S4 A32])
        (reg:SI 265 [ ctrl.vrs+52 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 265 [ ctrl.vrs+52 ])
        (nil)))

(insn 451 450 452 71 arch/arm/kernel/unwind.c:346 (set (reg:SI 266 [ ctrl.vrs+56 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 ctrl.vrs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 71 arch/arm/kernel/unwind.c:346 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 8 [0x8])) [0 <variable>.lr+0 S4 A32])
        (reg:SI 266 [ ctrl.vrs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 266 [ ctrl.vrs+56 ])
        (nil)))

(insn 454 452 455 71 arch/arm/kernel/unwind.c:347 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 175 [ frame ])
                (const_int 12 [0xc])) [0 <variable>.pc+0 S4 A32])
        (reg:SI 263 [ ctrl.vrs+60 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 263 [ ctrl.vrs+60 ])
        (expr_list:REG_DEAD (reg/v/f:SI 175 [ frame ])
            (nil))))

(insn 455 454 458 71 arch/arm/kernel/unwind.c:349 (set (reg/v:SI 163 [ urc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 71 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 447
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 448
;;      reg 175 { }
;;      reg 264 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 450
;;      reg 175 { }
;;      reg 265 { }
;;   UD chains for insn luid 4 uid 451
;;      reg 25 { }
;;   UD chains for insn luid 5 uid 452
;;      reg 175 { }
;;      reg 266 { }
;;   UD chains for insn luid 6 uid 454
;;      reg 175 { }
;;      reg 263 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 2 65 15 70 66) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u643(11){ }u644(13){ }u645(25){ }u646(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 163
;; live  kill	

;; Pred edge  2 [61.0%] 
;; Pred edge  65 [2.2%]  (loop_exit)
;; Pred edge  15 [19.9%] 
;; Pred edge  70 [19.9%] 
;; Pred edge  66 [14.0%]  (loop_exit)
(code_label 458 455 459 72 45 "" [5 uses])

(note 459 458 460 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 460 459 461 72 arch/arm/kernel/unwind.c:288 (set (reg/v:SI 163 [ urc ])
        (const_int -9 [0xfffffffffffffff7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 72 14 32 64 20 71 25 56) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  72 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  64 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  71 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  56 [100.0%]  (fallthru)
(code_label 461 460 462 73 53 "" [0 uses])

(note 462 461 467 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 467 462 473 73 arch/arm/kernel/unwind.c:350 (set (reg/i:SI 0 r0)
        (reg/v:SI 163 [ urc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ urc ])
        (nil)))

(insn 473 467 0 73 arch/arm/kernel/unwind.c:350 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 73 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 467
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 473
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 82.
deleting insn with uid = 82.
rescanning insn with uid = 83.
deleting insn with uid = 83.
rescanning insn with uid = 494.
deleting insn with uid = 494.
ending the processing of deferred insns

;; Function unwind_backtrace (unwind_backtrace)[0:859]

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 13, 15
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 20 count 2 ( 0.12)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 20 count 3 ( 0.19)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 20 count 4 ( 0.25)


starting region dump


unwind_backtrace

Dataflow summary:
def_info->table_size = 244, use_info->table_size = 139
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 11[fp] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,6u} r1={5d,2u} r2={5d,1u} r3={4d} r11={1d,16u} r12={4d} r13={1d,21u,2d} r14={4d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={8d,5u} r25={1d,31u,1d} r26={1d,14u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r135={1d,1u} r136={1d,1u} r140={1d,1u} r141={2d,1u} r142={1d,8u} r143={2d,5u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} 
;;    total ref usage 535{398d,134u,3e} in 57{54 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238
0[0,4] 1[4,3] 2[7,3] 3[10,2] 12[12,2] 14[14,2] 15[16,2] 16[18,2] 17[20,2] 18[22,2] 19[24,2] 20[26,2] 21[28,2] 22[30,2] 23[32,2] 24[34,3] 27[37,2] 28[39,2] 29[41,2] 30[43,2] 31[45,2] 32[47,2] 33[49,2] 34[51,2] 35[53,2] 36[55,2] 37[57,2] 38[59,2] 39[61,2] 40[63,2] 41[65,2] 42[67,2] 43[69,2] 44[71,2] 45[73,2] 46[75,2] 47[77,2] 48[79,2] 49[81,2] 50[83,2] 51[85,2] 52[87,2] 53[89,2] 54[91,2] 55[93,2] 56[95,2] 57[97,2] 58[99,2] 59[101,2] 60[103,2] 61[105,2] 62[107,2] 63[109,2] 64[111,2] 65[113,2] 66[115,2] 67[117,2] 68[119,2] 69[121,2] 70[123,2] 71[125,2] 72[127,2] 73[129,2] 74[131,2] 75[133,2] 76[135,2] 77[137,2] 78[139,2] 79[141,2] 80[143,2] 81[145,2] 82[147,2] 83[149,2] 84[151,2] 85[153,2] 86[155,2] 87[157,2] 88[159,2] 89[161,2] 90[163,2] 91[165,2] 92[167,2] 93[169,2] 94[171,2] 95[173,2] 96[175,2] 97[177,2] 98[179,2] 99[181,2] 100[183,2] 101[185,2] 102[187,2] 103[189,2] 104[191,2] 105[193,2] 106[195,2] 107[197,2] 108[199,2] 109[201,2] 110[203,2] 111[205,2] 112[207,2] 113[209,2] 114[211,2] 115[213,2] 116[215,2] 117[217,2] 118[219,2] 119[221,2] 120[223,2] 121[225,2] 122[227,2] 123[229,2] 124[231,2] 125[233,2] 126[235,2] 127[237,2] 135[239,1] 136[240,1] 161[241,1] 162[242,1] 163[243,1] 

( 15 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 162 163
;; live  in  	 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 162 163
;; live  kill	 14 [lr]
;; rd  in  	(7)
3, 36, 239, 240, 241, 242, 243
;; rd  gen 	(2)
242, 243
;; rd  kill	(4)
14, 15, 242, 243
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(7)
3, 36, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 84
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 85
;;      reg 163 { d243(bb 13 insn 84) }
;;   UD chains for insn luid 2 uid 86
;;      reg 135 { d239(bb 15 insn 76) }
;;   UD chains for insn luid 3 uid 87
;;      reg 25 { }
;;   UD chains for insn luid 4 uid 88
;;      reg 162 { d242(bb 13 insn 85) }
;;   UD chains for insn luid 5 uid 89
;;      reg 13 { }
;;      reg 0 { d0(bb 13 insn 86) }
;;      reg 1 { d4(bb 13 insn 87) }
;;      reg 2 { d7(bb 13 insn 88) }

( 12 13 )->[15]->( 14 13 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 161
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 135 136 161
;; live  kill	 14 [lr]
;; rd  in  	(7)
3, 36, 239, 240, 241, 242, 243
;; rd  gen 	(5)
3, 36, 239, 240, 241
;; rd  kill	(12)
0, 1, 2, 3, 14, 15, 34, 35, 36, 239, 240, 241
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(7)
3, 36, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 76
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 77
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 78
;;      reg 161 { d241(bb 15 insn 77) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 79
;;      reg 13 { }
;;      reg 0 { d2(bb 15 insn 78) }
;;   UD chains for insn luid 4 uid 80
;;      reg 0 { d3(bb 15 insn 79) }
;;   UD chains for insn luid 5 uid 81
;;      reg 136 { d240(bb 15 insn 80) }
;;   UD chains for insn luid 6 uid 82
;;      reg 24 { d36(bb 15 insn 81) }

*****starting processing of loop  ******


unwind_backtrace

Dataflow summary:
def_info->table_size = 244, use_info->table_size = 139
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 11[fp] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,6u} r1={5d,2u} r2={5d,1u} r3={4d} r11={1d,16u} r12={4d} r13={1d,21u,2d} r14={4d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={8d,5u} r25={1d,31u,1d} r26={1d,14u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r135={1d,1u} r136={1d,1u} r140={1d,1u} r141={2d,1u} r142={1d,8u} r143={2d,5u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} 
;;    total ref usage 535{398d,134u,3e} in 57{54 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238
0[0,4] 1[4,3] 2[7,3] 3[10,2] 12[12,2] 14[14,2] 15[16,2] 16[18,2] 17[20,2] 18[22,2] 19[24,2] 20[26,2] 21[28,2] 22[30,2] 23[32,2] 24[34,3] 27[37,2] 28[39,2] 29[41,2] 30[43,2] 31[45,2] 32[47,2] 33[49,2] 34[51,2] 35[53,2] 36[55,2] 37[57,2] 38[59,2] 39[61,2] 40[63,2] 41[65,2] 42[67,2] 43[69,2] 44[71,2] 45[73,2] 46[75,2] 47[77,2] 48[79,2] 49[81,2] 50[83,2] 51[85,2] 52[87,2] 53[89,2] 54[91,2] 55[93,2] 56[95,2] 57[97,2] 58[99,2] 59[101,2] 60[103,2] 61[105,2] 62[107,2] 63[109,2] 64[111,2] 65[113,2] 66[115,2] 67[117,2] 68[119,2] 69[121,2] 70[123,2] 71[125,2] 72[127,2] 73[129,2] 74[131,2] 75[133,2] 76[135,2] 77[137,2] 78[139,2] 79[141,2] 80[143,2] 81[145,2] 82[147,2] 83[149,2] 84[151,2] 85[153,2] 86[155,2] 87[157,2] 88[159,2] 89[161,2] 90[163,2] 91[165,2] 92[167,2] 93[169,2] 94[171,2] 95[173,2] 96[175,2] 97[177,2] 98[179,2] 99[181,2] 100[183,2] 101[185,2] 102[187,2] 103[189,2] 104[191,2] 105[193,2] 106[195,2] 107[197,2] 108[199,2] 109[201,2] 110[203,2] 111[205,2] 112[207,2] 113[209,2] 114[211,2] 115[213,2] 116[215,2] 117[217,2] 118[219,2] 119[221,2] 120[223,2] 121[225,2] 122[227,2] 123[229,2] 124[231,2] 125[233,2] 126[235,2] 127[237,2] 135[239,1] 136[240,1] 161[241,1] 162[242,1] 163[243,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 143 152
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 142 143 152
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 101 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 101 5 2 2 (set (reg:SI 152)
        (reg:SI 14 lr)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(insn 2 101 3 2 arch/arm/kernel/unwind.c:353 (set (reg/v/f:SI 142 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/unwind.c:353 (set (reg/v/f:SI 143 [ tsk ])
        (reg:SI 1 r1 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ tsk ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/unwind.c:359 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 143 [ tsk ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/unwind.c:359 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 101
;;      reg 14 { }
;;   UD chains for insn luid 1 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 7
;;      reg 143 { }
;;   UD chains for insn luid 4 uid 8
;;      reg 24 { }


;; Succ edge  3 [15.0%]  (fallthru)
;; Succ edge  4 [85.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143 144 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 143 144 145
;; live  kill	

;; Pred edge  2 [15.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 145)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 13 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 13 12 14 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/v/f:SI 143 [ tsk ])
        (mem/s/f/j:SI (plus:SI (reg:SI 144)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 11
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 12
;;      reg 145 { }
;;   eq_note reg 13 { }
;;   UD chains for insn luid 2 uid 13
;;      reg 144 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [85.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 14 13 15 4 94 "" [1 uses])

(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/unwind.c:362 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 142 [ regs ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 17 16 18 4 arch/arm/kernel/unwind.c:362 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 4 -> ( 5 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 16
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 17
;;      reg 24 { }


;; Succ edge  5 [69.8%]  (fallthru)
;; Succ edge  9 [30.2%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(11){ }u25(13){ }u26(25){ }u27(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 146 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 0 [r0] 24 [cc] 140 146 147 148
;; live  kill	 14 [lr]

;; Pred edge  4 [69.8%]  (fallthru)
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 5 arch/arm/kernel/unwind.c:363 (set (reg:SI 146 [ <variable>.uregs+44 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 5 arch/arm/kernel/unwind.c:363 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 frame.fp+0 S4 A64])
        (reg:SI 146 [ <variable>.uregs+44 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ <variable>.uregs+44 ])
        (nil)))

(insn 21 20 22 5 arch/arm/kernel/unwind.c:364 (set (reg:SI 147 [ <variable>.uregs+52 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 5 arch/arm/kernel/unwind.c:364 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 frame.sp+0 S4 A32])
        (reg:SI 147 [ <variable>.uregs+52 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147 [ <variable>.uregs+52 ])
        (nil)))

(insn 23 22 24 5 arch/arm/kernel/unwind.c:365 (set (reg:SI 148 [ <variable>.uregs+56 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 5 arch/arm/kernel/unwind.c:365 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 frame.lr+0 S4 A64])
        (reg:SI 148 [ <variable>.uregs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.uregs+56 ])
        (nil)))

(insn 25 24 26 5 arch/arm/kernel/unwind.c:367 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 26 25 27 5 arch/arm/kernel/unwind.c:367 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_text_address") [flags 0x41] <function_decl 0x10a58300 kernel_text_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 27 26 28 5 arch/arm/kernel/unwind.c:367 (set (reg:SI 140 [ D.15691 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 28 27 29 5 arch/arm/kernel/unwind.c:367 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.15691 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.15691 ])
        (nil)))

(jump_insn 29 28 30 5 arch/arm/kernel/unwind.c:367 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 19
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 20
;;      reg 25 { }
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 21
;;      reg 142 { }
;;   UD chains for insn luid 3 uid 22
;;      reg 25 { }
;;      reg 147 { }
;;   UD chains for insn luid 4 uid 23
;;      reg 142 { }
;;   UD chains for insn luid 5 uid 24
;;      reg 25 { }
;;      reg 148 { }
;;   UD chains for insn luid 6 uid 25
;;      reg 142 { }
;;   UD chains for insn luid 7 uid 26
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 27
;;      reg 0 { }
;;   UD chains for insn luid 9 uid 28
;;      reg 140 { }
;;   UD chains for insn luid 10 uid 29
;;      reg 24 { }


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 141
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 34 6 arch/arm/kernel/unwind.c:367 discrim 1 (set (reg:SI 141 [ iftmp.237 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ regs ])
        (nil)))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 31
;;      reg 142 { }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 141
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 34 31 35 7 96 "" [1 uses])

(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 7 arch/arm/kernel/unwind.c:367 discrim 2 (set (reg:SI 141 [ iftmp.237 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ regs ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 36
;;      reg 142 { }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 37 36 38 8 97 "" [0 uses])

(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 42 8 arch/arm/kernel/unwind.c:367 discrim 3 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 frame.pc+0 S4 A32])
        (reg:SI 141 [ iftmp.237 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ iftmp.237 ])
        (nil)))
;; End of basic block 8 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 39
;;      reg 25 { }
;;      reg 141 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 149 150 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  gen 	 24 [cc] 149 150 151
;; live  kill	

;; Pred edge  4 [30.2%] 
(code_label 42 39 43 9 95 "" [1 uses])

(note 43 42 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 45 43 46 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 46 45 47 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 149)
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 47 46 48 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 151 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 149)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 48 47 49 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 143 [ tsk ])
            (reg/f:SI 151 [ <variable>.task ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 151 [ <variable>.task ])
        (nil)))

(jump_insn 49 48 50 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 61)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 45
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 46
;;      reg 150 { }
;;   eq_note reg 13 { }
;;   UD chains for insn luid 2 uid 47
;;      reg 149 { }
;;   UD chains for insn luid 3 uid 48
;;      reg 143 { }
;;      reg 151 { }
;;   UD chains for insn luid 4 uid 49
;;      reg 24 { }


;; Succ edge  10 [6.7%]  (fallthru)
;; Succ edge  11 [93.3%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 153
;; live  kill	

;; Pred edge  9 [6.7%]  (fallthru)
(note 50 49 52 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 54 10 arch/arm/kernel/unwind.c:370 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 frame.fp+0 S4 A64])
        (reg/f:SI 11 fp)) 167 {*arm_movsi_insn} (nil))

(insn 54 52 56 10 arch/arm/kernel/unwind.c:371 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 frame.sp+0 S4 A32])
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 56 54 57 10 arch/arm/kernel/unwind.c:372 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 frame.lr+0 S4 A64])
        (reg:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 57 56 58 10 arch/arm/kernel/unwind.c:373 (set (reg/f:SI 153)
        (symbol_ref:SI ("unwind_backtrace") [flags 0x3] <function_decl 0x11039480 unwind_backtrace>)) 167 {*arm_movsi_insn} (nil))

(insn 58 57 61 10 arch/arm/kernel/unwind.c:373 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 frame.pc+0 S4 A32])
        (reg/f:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_EQUAL (symbol_ref:SI ("unwind_backtrace") [flags 0x3] <function_decl 0x11039480 unwind_backtrace>)
            (nil))))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 52
;;      reg 11 { }
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 54
;;      reg 13 { }
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 56
;;      reg 25 { }
;;      reg 152 { }
;;   UD chains for insn luid 4 uid 58
;;      reg 25 { }
;;      reg 153 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; lr  def 	 154 155 156 157 159 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; live  gen 	 154 155 156 157 159 160
;; live  kill	

;; Pred edge  9 [93.3%] 
(code_label 61 58 62 11 99 "" [1 uses])

(note 62 61 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 11 arch/arm/kernel/unwind.c:376 (set (reg/f:SI 154 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ tsk ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 11 arch/arm/kernel/unwind.c:376 (set (reg:SI 155 [ <variable>.cpu_context.fp ])
        (mem/s/j:SI (plus:SI (reg/f:SI 154 [ <variable>.stack ])
                (const_int 56 [0x38])) [0 <variable>.cpu_context.fp+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 154 [ <variable>.stack ])
        (nil)))

(insn 65 64 66 11 arch/arm/kernel/unwind.c:376 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 frame.fp+0 S4 A64])
        (reg:SI 155 [ <variable>.cpu_context.fp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ <variable>.cpu_context.fp ])
        (nil)))

(insn 66 65 67 11 arch/arm/kernel/unwind.c:377 (set (reg/f:SI 156 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ tsk ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 11 arch/arm/kernel/unwind.c:377 (set (reg:SI 157 [ <variable>.cpu_context.sp ])
        (mem/s/j:SI (plus:SI (reg/f:SI 156 [ <variable>.stack ])
                (const_int 60 [0x3c])) [0 <variable>.cpu_context.sp+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 156 [ <variable>.stack ])
        (nil)))

(insn 68 67 70 11 arch/arm/kernel/unwind.c:377 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 frame.sp+0 S4 A32])
        (reg:SI 157 [ <variable>.cpu_context.sp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 157 [ <variable>.cpu_context.sp ])
        (nil)))

(insn 70 68 71 11 arch/arm/kernel/unwind.c:382 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 frame.lr+0 S4 A64])
        (reg/v/f:SI 142 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ regs ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 71 70 72 11 arch/arm/kernel/unwind.c:383 (set (reg/f:SI 159 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ tsk ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 143 [ tsk ])
        (nil)))

(insn 72 71 73 11 arch/arm/kernel/unwind.c:383 (set (reg:SI 160 [ <variable>.cpu_context.pc ])
        (mem/s/j:SI (plus:SI (reg/f:SI 159 [ <variable>.stack ])
                (const_int 64 [0x40])) [0 <variable>.cpu_context.pc+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 159 [ <variable>.stack ])
        (nil)))

(insn 73 72 74 11 arch/arm/kernel/unwind.c:383 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 frame.pc+0 S4 A32])
        (reg:SI 160 [ <variable>.cpu_context.pc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 160 [ <variable>.cpu_context.pc ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 63
;;      reg 143 { }
;;   UD chains for insn luid 1 uid 64
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 65
;;      reg 25 { }
;;      reg 155 { }
;;   UD chains for insn luid 3 uid 66
;;      reg 143 { }
;;   UD chains for insn luid 4 uid 67
;;      reg 156 { }
;;   UD chains for insn luid 5 uid 68
;;      reg 25 { }
;;      reg 157 { }
;;   UD chains for insn luid 6 uid 70
;;      reg 25 { }
;;      reg 142 { }
;;   UD chains for insn luid 7 uid 71
;;      reg 143 { }
;;   UD chains for insn luid 8 uid 72
;;      reg 159 { }
;;   UD chains for insn luid 9 uid 73
;;      reg 25 { }
;;      reg 160 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 8 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 74 73 75 12 98 "" [0 uses])

(note 75 74 102 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 12 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 161
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 135 136 161
;; live  kill	 14 [lr]
;; rd  in  	(7)
3, 36, 239, 240, 241, 242, 243
;; rd  gen 	(5)
3, 36, 239, 240, 241
;; rd  kill	(12)
0, 1, 2, 3, 14, 15, 34, 35, 36, 239, 240, 241

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru,dfs_back)
(note 102 75 76 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 76 102 77 15 arch/arm/kernel/unwind.c:388 (set (reg/v:SI 135 [ where ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 frame.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 15 arch/arm/kernel/unwind.c:390 (set (reg/f:SI 161)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 78 77 79 15 arch/arm/kernel/unwind.c:390 (set (reg:SI 0 r0)
        (reg/f:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(call_insn 79 78 80 15 arch/arm/kernel/unwind.c:390 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_frame") [flags 0x3] <function_decl 0x11024e00 unwind_frame>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 80 79 81 15 arch/arm/kernel/unwind.c:390 (set (reg/v:SI 136 [ urc ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 81 80 82 15 arch/arm/kernel/unwind.c:391 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ urc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ urc ])
        (nil)))

(jump_insn 82 81 83 15 arch/arm/kernel/unwind.c:391 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 97)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil))))
;; End of basic block 15 -> ( 14 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(7)
3, 36, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 76
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 77
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 78
;;      reg 161 { d241(bb 15 insn 77) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 79
;;      reg 13 { }
;;      reg 0 { d2(bb 15 insn 78) }
;;   UD chains for insn luid 4 uid 80
;;      reg 0 { d3(bb 15 insn 79) }
;;   UD chains for insn luid 5 uid 81
;;      reg 136 { d240(bb 15 insn 80) }
;;   UD chains for insn luid 6 uid 82
;;      reg 24 { d36(bb 15 insn 81) }


;; Succ edge  14 [9.0%]  (loop_exit)
;; Succ edge  13 [91.0%]  (fallthru)

;; Start of basic block ( 15) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 162 163
;; live  in  	 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 162 163
;; live  kill	 14 [lr]
;; rd  in  	(7)
3, 36, 239, 240, 241, 242, 243
;; rd  gen 	(2)
242, 243
;; rd  kill	(4)
14, 15, 242, 243

;; Pred edge  15 [91.0%]  (fallthru)
(note 83 82 84 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 13 arch/arm/kernel/unwind.c:393 (set (reg:SI 163 [ frame.sp ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 frame.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 13 arch/arm/kernel/unwind.c:393 (set (reg:SI 162)
        (plus:SI (reg:SI 163 [ frame.sp ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 163 [ frame.sp ])
        (nil)))

(insn 86 85 87 13 arch/arm/kernel/unwind.c:393 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ where ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ where ])
        (nil)))

(insn 87 86 88 13 arch/arm/kernel/unwind.c:393 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 frame.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 13 arch/arm/kernel/unwind.c:393 (set (reg:SI 2 r2)
        (reg:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(call_insn 89 88 97 13 arch/arm/kernel/unwind.c:393 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_backtrace_entry") [flags 0x41] <function_decl 0x11039280 dump_backtrace_entry>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(7)
3, 36, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 84
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 85
;;      reg 163 { d243(bb 13 insn 84) }
;;   UD chains for insn luid 2 uid 86
;;      reg 135 { d239(bb 15 insn 76) }
;;   UD chains for insn luid 3 uid 87
;;      reg 25 { }
;;   UD chains for insn luid 4 uid 88
;;      reg 162 { d242(bb 13 insn 85) }
;;   UD chains for insn luid 5 uid 89
;;      reg 13 { }
;;      reg 0 { d0(bb 13 insn 86) }
;;      reg 1 { d4(bb 13 insn 87) }
;;      reg 2 { d7(bb 13 insn 88) }


;; Succ edge  15 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 15) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  15 [9.0%]  (loop_exit)
(code_label 97 89 100 14 101 "" [1 uses])

(note 100 97 0 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 14 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 77 is invariant (0), cost 24, depends on 
Set in insn 78 is invariant (1), cost 0, depends on 0
Decided to move invariant 0
deferring rescan insn with uid = 77.
deferring rescan insn with uid = 77.
deferring rescan insn with uid = 103.
changing bb of uid 77
  from 15 to 12
deferring rescan insn with uid = 78.


unwind_backtrace

Dataflow summary:
def_info->table_size = 244, use_info->table_size = 139
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 11[fp] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,6u} r1={5d,2u} r2={5d,1u} r3={4d} r11={1d,16u} r12={4d} r13={1d,21u,2d} r14={4d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={8d,5u} r25={1d,31u,1d} r26={1d,14u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r135={1d,1u} r136={1d,1u} r140={1d,1u} r141={2d,1u} r142={1d,8u} r143={2d,5u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} 
;;    total ref usage 535{398d,134u,3e} in 58{55 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238
0[0,4] 1[4,3] 2[7,3] 3[10,2] 12[12,2] 14[14,2] 15[16,2] 16[18,2] 17[20,2] 18[22,2] 19[24,2] 20[26,2] 21[28,2] 22[30,2] 23[32,2] 24[34,3] 27[37,2] 28[39,2] 29[41,2] 30[43,2] 31[45,2] 32[47,2] 33[49,2] 34[51,2] 35[53,2] 36[55,2] 37[57,2] 38[59,2] 39[61,2] 40[63,2] 41[65,2] 42[67,2] 43[69,2] 44[71,2] 45[73,2] 46[75,2] 47[77,2] 48[79,2] 49[81,2] 50[83,2] 51[85,2] 52[87,2] 53[89,2] 54[91,2] 55[93,2] 56[95,2] 57[97,2] 58[99,2] 59[101,2] 60[103,2] 61[105,2] 62[107,2] 63[109,2] 64[111,2] 65[113,2] 66[115,2] 67[117,2] 68[119,2] 69[121,2] 70[123,2] 71[125,2] 72[127,2] 73[129,2] 74[131,2] 75[133,2] 76[135,2] 77[137,2] 78[139,2] 79[141,2] 80[143,2] 81[145,2] 82[147,2] 83[149,2] 84[151,2] 85[153,2] 86[155,2] 87[157,2] 88[159,2] 89[161,2] 90[163,2] 91[165,2] 92[167,2] 93[169,2] 94[171,2] 95[173,2] 96[175,2] 97[177,2] 98[179,2] 99[181,2] 100[183,2] 101[185,2] 102[187,2] 103[189,2] 104[191,2] 105[193,2] 106[195,2] 107[197,2] 108[199,2] 109[201,2] 110[203,2] 111[205,2] 112[207,2] 113[209,2] 114[211,2] 115[213,2] 116[215,2] 117[217,2] 118[219,2] 119[221,2] 120[223,2] 121[225,2] 122[227,2] 123[229,2] 124[231,2] 125[233,2] 126[235,2] 127[237,2] 135[239,1] 136[240,1] 161[241,1] 162[242,1] 163[243,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 143 152
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 142 143 152
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 101 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 101 5 2 2 (set (reg:SI 152)
        (reg:SI 14 lr)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(insn 2 101 3 2 arch/arm/kernel/unwind.c:353 (set (reg/v/f:SI 142 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/unwind.c:353 (set (reg/v/f:SI 143 [ tsk ])
        (reg:SI 1 r1 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ tsk ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/unwind.c:359 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 143 [ tsk ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/unwind.c:359 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 101
;;      reg 14 { }
;;   UD chains for insn luid 1 uid 2
;;      reg 0 { }
;;   UD chains for insn luid 2 uid 3
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 7
;;      reg 143 { }
;;   UD chains for insn luid 4 uid 8
;;      reg 24 { }


;; Succ edge  3 [15.0%]  (fallthru)
;; Succ edge  4 [85.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 143 144 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 143 144 145
;; live  kill	

;; Pred edge  2 [15.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 9 12 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 145)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 13 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 13 12 14 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/current.h:10 (set (reg/v/f:SI 143 [ tsk ])
        (mem/s/f/j:SI (plus:SI (reg:SI 144)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 11
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 12
;;      reg 145 { }
;;   eq_note reg 13 { }
;;   UD chains for insn luid 2 uid 13
;;      reg 144 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [85.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 14 13 15 4 94 "" [1 uses])

(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/unwind.c:362 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 142 [ regs ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 17 16 18 4 arch/arm/kernel/unwind.c:362 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 4 -> ( 5 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 16
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 17
;;      reg 24 { }


;; Succ edge  5 [69.8%]  (fallthru)
;; Succ edge  9 [30.2%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(11){ }u25(13){ }u26(25){ }u27(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 146 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 0 [r0] 24 [cc] 140 146 147 148
;; live  kill	 14 [lr]

;; Pred edge  4 [69.8%]  (fallthru)
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 5 arch/arm/kernel/unwind.c:363 (set (reg:SI 146 [ <variable>.uregs+44 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 44 [0x2c])) [0 <variable>.uregs+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 5 arch/arm/kernel/unwind.c:363 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 frame.fp+0 S4 A64])
        (reg:SI 146 [ <variable>.uregs+44 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ <variable>.uregs+44 ])
        (nil)))

(insn 21 20 22 5 arch/arm/kernel/unwind.c:364 (set (reg:SI 147 [ <variable>.uregs+52 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 5 arch/arm/kernel/unwind.c:364 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 frame.sp+0 S4 A32])
        (reg:SI 147 [ <variable>.uregs+52 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147 [ <variable>.uregs+52 ])
        (nil)))

(insn 23 22 24 5 arch/arm/kernel/unwind.c:365 (set (reg:SI 148 [ <variable>.uregs+56 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 5 arch/arm/kernel/unwind.c:365 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 frame.lr+0 S4 A64])
        (reg:SI 148 [ <variable>.uregs+56 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.uregs+56 ])
        (nil)))

(insn 25 24 26 5 arch/arm/kernel/unwind.c:367 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 26 25 27 5 arch/arm/kernel/unwind.c:367 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_text_address") [flags 0x41] <function_decl 0x10a58300 kernel_text_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 27 26 28 5 arch/arm/kernel/unwind.c:367 (set (reg:SI 140 [ D.15691 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 28 27 29 5 arch/arm/kernel/unwind.c:367 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.15691 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.15691 ])
        (nil)))

(jump_insn 29 28 30 5 arch/arm/kernel/unwind.c:367 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 19
;;      reg 142 { }
;;   UD chains for insn luid 1 uid 20
;;      reg 25 { }
;;      reg 146 { }
;;   UD chains for insn luid 2 uid 21
;;      reg 142 { }
;;   UD chains for insn luid 3 uid 22
;;      reg 25 { }
;;      reg 147 { }
;;   UD chains for insn luid 4 uid 23
;;      reg 142 { }
;;   UD chains for insn luid 5 uid 24
;;      reg 25 { }
;;      reg 148 { }
;;   UD chains for insn luid 6 uid 25
;;      reg 142 { }
;;   UD chains for insn luid 7 uid 26
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 27
;;      reg 0 { }
;;   UD chains for insn luid 9 uid 28
;;      reg 140 { }
;;   UD chains for insn luid 10 uid 29
;;      reg 24 { }


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 141
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 34 6 arch/arm/kernel/unwind.c:367 discrim 1 (set (reg:SI 141 [ iftmp.237 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ regs ])
        (nil)))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 31
;;      reg 142 { }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 141
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 34 31 35 7 96 "" [1 uses])

(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 7 arch/arm/kernel/unwind.c:367 discrim 2 (set (reg:SI 141 [ iftmp.237 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ regs ])
                (const_int 56 [0x38])) [0 <variable>.uregs+56 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ regs ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 36
;;      reg 142 { }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 37 36 38 8 97 "" [0 uses])

(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 42 8 arch/arm/kernel/unwind.c:367 discrim 3 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 frame.pc+0 S4 A32])
        (reg:SI 141 [ iftmp.237 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ iftmp.237 ])
        (nil)))
;; End of basic block 8 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 39
;;      reg 25 { }
;;      reg 141 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 149 150 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  gen 	 24 [cc] 149 150 151
;; live  kill	

;; Pred edge  4 [30.2%] 
(code_label 42 39 43 9 95 "" [1 uses])

(note 43 42 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 45 43 46 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 46 45 47 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 149)
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 47 46 48 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 151 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 149)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 48 47 49 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 143 [ tsk ])
            (reg/f:SI 151 [ <variable>.task ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 151 [ <variable>.task ])
        (nil)))

(jump_insn 49 48 50 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 61)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 152
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 45
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 46
;;      reg 150 { }
;;   eq_note reg 13 { }
;;   UD chains for insn luid 2 uid 47
;;      reg 149 { }
;;   UD chains for insn luid 3 uid 48
;;      reg 143 { }
;;      reg 151 { }
;;   UD chains for insn luid 4 uid 49
;;      reg 24 { }


;; Succ edge  10 [6.7%]  (fallthru)
;; Succ edge  11 [93.3%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 153
;; live  kill	

;; Pred edge  9 [6.7%]  (fallthru)
(note 50 49 52 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 54 10 arch/arm/kernel/unwind.c:370 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 frame.fp+0 S4 A64])
        (reg/f:SI 11 fp)) 167 {*arm_movsi_insn} (nil))

(insn 54 52 56 10 arch/arm/kernel/unwind.c:371 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 frame.sp+0 S4 A32])
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 56 54 57 10 arch/arm/kernel/unwind.c:372 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 frame.lr+0 S4 A64])
        (reg:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 57 56 58 10 arch/arm/kernel/unwind.c:373 (set (reg/f:SI 153)
        (symbol_ref:SI ("unwind_backtrace") [flags 0x3] <function_decl 0x11039480 unwind_backtrace>)) 167 {*arm_movsi_insn} (nil))

(insn 58 57 61 10 arch/arm/kernel/unwind.c:373 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 frame.pc+0 S4 A32])
        (reg/f:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_EQUAL (symbol_ref:SI ("unwind_backtrace") [flags 0x3] <function_decl 0x11039480 unwind_backtrace>)
            (nil))))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 52
;;      reg 11 { }
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 54
;;      reg 13 { }
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 56
;;      reg 25 { }
;;      reg 152 { }
;;   UD chains for insn luid 4 uid 58
;;      reg 25 { }
;;      reg 153 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; lr  def 	 154 155 156 157 159 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; live  gen 	 154 155 156 157 159 160
;; live  kill	

;; Pred edge  9 [93.3%] 
(code_label 61 58 62 11 99 "" [1 uses])

(note 62 61 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 11 arch/arm/kernel/unwind.c:376 (set (reg/f:SI 154 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ tsk ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 11 arch/arm/kernel/unwind.c:376 (set (reg:SI 155 [ <variable>.cpu_context.fp ])
        (mem/s/j:SI (plus:SI (reg/f:SI 154 [ <variable>.stack ])
                (const_int 56 [0x38])) [0 <variable>.cpu_context.fp+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 154 [ <variable>.stack ])
        (nil)))

(insn 65 64 66 11 arch/arm/kernel/unwind.c:376 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 frame.fp+0 S4 A64])
        (reg:SI 155 [ <variable>.cpu_context.fp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ <variable>.cpu_context.fp ])
        (nil)))

(insn 66 65 67 11 arch/arm/kernel/unwind.c:377 (set (reg/f:SI 156 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ tsk ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 11 arch/arm/kernel/unwind.c:377 (set (reg:SI 157 [ <variable>.cpu_context.sp ])
        (mem/s/j:SI (plus:SI (reg/f:SI 156 [ <variable>.stack ])
                (const_int 60 [0x3c])) [0 <variable>.cpu_context.sp+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 156 [ <variable>.stack ])
        (nil)))

(insn 68 67 70 11 arch/arm/kernel/unwind.c:377 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 frame.sp+0 S4 A32])
        (reg:SI 157 [ <variable>.cpu_context.sp ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 157 [ <variable>.cpu_context.sp ])
        (nil)))

(insn 70 68 71 11 arch/arm/kernel/unwind.c:382 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 frame.lr+0 S4 A64])
        (reg/v/f:SI 142 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ regs ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 71 70 72 11 arch/arm/kernel/unwind.c:383 (set (reg/f:SI 159 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ tsk ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 143 [ tsk ])
        (nil)))

(insn 72 71 73 11 arch/arm/kernel/unwind.c:383 (set (reg:SI 160 [ <variable>.cpu_context.pc ])
        (mem/s/j:SI (plus:SI (reg/f:SI 159 [ <variable>.stack ])
                (const_int 64 [0x40])) [0 <variable>.cpu_context.pc+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 159 [ <variable>.stack ])
        (nil)))

(insn 73 72 74 11 arch/arm/kernel/unwind.c:383 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 frame.pc+0 S4 A32])
        (reg:SI 160 [ <variable>.cpu_context.pc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 160 [ <variable>.cpu_context.pc ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 63
;;      reg 143 { }
;;   UD chains for insn luid 1 uid 64
;;      reg 154 { }
;;   UD chains for insn luid 2 uid 65
;;      reg 25 { }
;;      reg 155 { }
;;   UD chains for insn luid 3 uid 66
;;      reg 143 { }
;;   UD chains for insn luid 4 uid 67
;;      reg 156 { }
;;   UD chains for insn luid 5 uid 68
;;      reg 25 { }
;;      reg 157 { }
;;   UD chains for insn luid 6 uid 70
;;      reg 25 { }
;;      reg 142 { }
;;   UD chains for insn luid 7 uid 71
;;      reg 143 { }
;;   UD chains for insn luid 8 uid 72
;;      reg 159 { }
;;   UD chains for insn luid 9 uid 73
;;      reg 25 { }
;;      reg 160 { }


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 8 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 74 73 75 12 98 "" [0 uses])

(note 75 74 77 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 77 75 102 12 arch/arm/kernel/unwind.c:390 (set (reg/f:SI 164)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))
;; End of basic block 12 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 77
;;      reg 25 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 161
;; live  in  	
;; live  gen 	 0 [r0] 24 [cc] 135 136 161
;; live  kill	 14 [lr]
;; rd  in  	(7)
3, 36, 239, 240, 241, 242, 243
;; rd  gen 	(5)
3, 36, 239, 240, 241
;; rd  kill	(12)
0, 1, 2, 3, 14, 15, 34, 35, 36, 239, 240, 241

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru,dfs_back)
(note 102 77 76 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 76 102 103 15 arch/arm/kernel/unwind.c:388 (set (reg/v:SI 135 [ where ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 frame.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 103 76 78 15 arch/arm/kernel/unwind.c:390 (set (reg/f:SI 161)
        (reg/f:SI 164)) -1 (nil))

(insn 78 103 79 15 arch/arm/kernel/unwind.c:390 (set (reg:SI 0 r0)
        (reg/f:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(call_insn 79 78 80 15 arch/arm/kernel/unwind.c:390 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_frame") [flags 0x3] <function_decl 0x11024e00 unwind_frame>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 80 79 81 15 arch/arm/kernel/unwind.c:390 (set (reg/v:SI 136 [ urc ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 81 80 82 15 arch/arm/kernel/unwind.c:391 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ urc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ urc ])
        (nil)))

(jump_insn 82 81 83 15 arch/arm/kernel/unwind.c:391 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 97)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil))))
;; End of basic block 15 -> ( 14 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(7)
3, 36, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 76
;;      reg 25 { }
;;   UD chains for insn luid 2 uid 78
;;      reg 161 { d241(bb 12 insn 77) }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 3 uid 79
;;      reg 13 { }
;;      reg 0 { d2(bb 15 insn 78) }
;;   UD chains for insn luid 4 uid 80
;;      reg 0 { d3(bb 15 insn 79) }
;;   UD chains for insn luid 5 uid 81
;;      reg 136 { d240(bb 15 insn 80) }
;;   UD chains for insn luid 6 uid 82
;;      reg 24 { d36(bb 15 insn 81) }


;; Succ edge  14 [9.0%]  (loop_exit)
;; Succ edge  13 [91.0%]  (fallthru)

;; Start of basic block ( 15) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 162 163
;; live  in  	 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 162 163
;; live  kill	 14 [lr]
;; rd  in  	(7)
3, 36, 239, 240, 241, 242, 243
;; rd  gen 	(2)
242, 243
;; rd  kill	(4)
14, 15, 242, 243

;; Pred edge  15 [91.0%]  (fallthru)
(note 83 82 84 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 13 arch/arm/kernel/unwind.c:393 (set (reg:SI 163 [ frame.sp ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 frame.sp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 13 arch/arm/kernel/unwind.c:393 (set (reg:SI 162)
        (plus:SI (reg:SI 163 [ frame.sp ])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 163 [ frame.sp ])
        (nil)))

(insn 86 85 87 13 arch/arm/kernel/unwind.c:393 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ where ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ where ])
        (nil)))

(insn 87 86 88 13 arch/arm/kernel/unwind.c:393 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 frame.pc+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 13 arch/arm/kernel/unwind.c:393 (set (reg:SI 2 r2)
        (reg:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(call_insn 89 88 97 13 arch/arm/kernel/unwind.c:393 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_backtrace_entry") [flags 0x41] <function_decl 0x11039280 dump_backtrace_entry>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(7)
3, 36, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 84
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 85
;;      reg 163 { d243(bb 13 insn 84) }
;;   UD chains for insn luid 2 uid 86
;;      reg 135 { d239(bb 15 insn 76) }
;;   UD chains for insn luid 3 uid 87
;;      reg 25 { }
;;   UD chains for insn luid 4 uid 88
;;      reg 162 { d242(bb 13 insn 85) }
;;   UD chains for insn luid 5 uid 89
;;      reg 13 { }
;;      reg 0 { d0(bb 13 insn 86) }
;;      reg 1 { d4(bb 13 insn 87) }
;;      reg 2 { d7(bb 13 insn 88) }


;; Succ edge  15 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 15) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  15 [9.0%]  (loop_exit)
(code_label 97 89 100 14 101 "" [1 uses])

(note 100 97 0 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 14 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 77.
deleting insn with uid = 77.
rescanning insn with uid = 78.
deleting insn with uid = 78.
rescanning insn with uid = 103.
deleting insn with uid = 103.
ending the processing of deferred insns
