{"core": {
  "data": [
    {"id": "node0","text":"Real Number Modeling Guide","parent":"#","href":"wrealTOC.html","pdfref":"wreal.pdf","type":"User Guide","state":{"selected":false,"opened":false}},
        {"id":"Real_Number_Modeling_in_Mixed-Signal_Designs.html","text":"Real Number Modeling in Mixed-Signal Designs","parent":"node0","href":"Real_Number_Modeling_in_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"Why_Real_Number_Modeling.html","text":"Why Real Number Modeling","parent":"Real_Number_Modeling_in_Mixed-Signal_Designs.html","href":"Why_Real_Number_Modeling.html","state":{"selected":false,"opened":false}},
            {"id":"Introduction_to_Real_Number_Modeling.html","text":"Introduction to Real Number Modeling","parent":"Real_Number_Modeling_in_Mixed-Signal_Designs.html","href":"Introduction_to_Real_Number_Modeling.html","state":{"selected":false,"opened":false}},
                {"id":"Introduction_to_Real_Number_Modeling.html#IntroductiontoRealNumberModeling-ModelVerification","text":"Model Verification","parent":"Introduction_to_Real_Number_Modeling.html","href":"Introduction_to_Real_Number_Modeling.html#IntroductiontoRealNumberModeling-ModelVerification","state":{"selected":false,"opened":false}},
            {"id":"Benefits_of_Using_Real_Number_Modeling.html","text":"Benefits of Using Real Number Modeling","parent":"Real_Number_Modeling_in_Mixed-Signal_Designs.html","href":"Benefits_of_Using_Real_Number_Modeling.html","state":{"selected":false,"opened":false}},
            {"id":"A_RVM-Based_Workflow.html","text":"A RVM-Based Workflow","parent":"Real_Number_Modeling_in_Mixed-Signal_Designs.html","href":"A_RVM-Based_Workflow.html","state":{"selected":false,"opened":false}},
        {"id":"Verilog-AMS_Real_Number_Modeling.html","text":"Verilog-AMS Real Number Modeling","parent":"node0","href":"Verilog-AMS_Real_Number_Modeling.html","state":{"selected":false,"opened":false}},
            {"id":"Real_Net_Declarations.html","text":"Real Net Declarations","parent":"Verilog-AMS_Real_Number_Modeling.html","href":"Real_Net_Declarations.html","state":{"selected":false,"opened":false}},
            {"id":"Verilog-AMS_Wreal_Examples.html","text":"Verilog-AMS Wreal Examples","parent":"Verilog-AMS_Real_Number_Modeling.html","href":"Verilog-AMS_Wreal_Examples.html","state":{"selected":false,"opened":false}},
                {"id":"Verilog-AMS_Wreal_Examples.html#VerilogAMSWrealExamples-Example1Example1","text":"Example 1","parent":"Verilog-AMS_Wreal_Examples.html","href":"Verilog-AMS_Wreal_Examples.html#VerilogAMSWrealExamples-Example1Example1","state":{"selected":false,"opened":false}},
                {"id":"Verilog-AMS_Wreal_Examples.html#VerilogAMSWrealExamples-Example2Example2","text":"Example 2","parent":"Verilog-AMS_Wreal_Examples.html","href":"Verilog-AMS_Wreal_Examples.html#VerilogAMSWrealExamples-Example2Example2","state":{"selected":false,"opened":false}},
                {"id":"Verilog-AMS_Wreal_Examples.html#VerilogAMSWrealExamples-Example3","text":"Example 3","parent":"Verilog-AMS_Wreal_Examples.html","href":"Verilog-AMS_Wreal_Examples.html#VerilogAMSWrealExamples-Example3","state":{"selected":false,"opened":false}},
            {"id":"Advanced_Wreal_Modeling_Features.html","text":"Advanced Wreal Modeling Features","parent":"Verilog-AMS_Real_Number_Modeling.html","href":"Advanced_Wreal_Modeling_Features.html","state":{"selected":false,"opened":false}},
                {"id":"Wreal_Arrays.html","text":"Wreal Arrays","parent":"Advanced_Wreal_Modeling_Features.html","href":"Wreal_Arrays.html","state":{"selected":false,"opened":false}},
                    {"id":"Wreal_Arrays.html#WrealArrays-AssigningaCompleteArraytoAnotherArray","text":"Assigning a Complete Array to Another Array","parent":"Wreal_Arrays.html","href":"Wreal_Arrays.html#WrealArrays-AssigningaCompleteArraytoAnotherArray","state":{"selected":false,"opened":false}},
                    {"id":"Wreal_Arrays.html#WrealArrays-ConnectingWireVectorstoWrealArrays","text":"Connecting Wire Vectors to Wreal Arrays","parent":"Wreal_Arrays.html","href":"Wreal_Arrays.html#WrealArrays-ConnectingWireVectorstoWrealArrays","state":{"selected":false,"opened":false}},
                {"id":"Wreal_X_and_Z_State.html","text":"Wreal X and Z State","parent":"Advanced_Wreal_Modeling_Features.html","href":"Wreal_X_and_Z_State.html","state":{"selected":false,"opened":false}},
                {"id":"Multiple_Driven_Wreals.html","text":"Multiple Driven Wreals","parent":"Advanced_Wreal_Modeling_Features.html","href":"Multiple_Driven_Wreals.html","state":{"selected":false,"opened":false}},
                    {"id":"Multiple_Driven_Wreals.html#MultipleDrivenWreals-Syntax","text":"Syntax","parent":"Multiple_Driven_Wreals.html","href":"Multiple_Driven_Wreals.html#MultipleDrivenWreals-Syntax","state":{"selected":false,"opened":false}},
                    {"id":"Multiple_Driven_Wreals.html#MultipleDrivenWreals-Example","text":"Example","parent":"Multiple_Driven_Wreals.html","href":"Multiple_Driven_Wreals.html#MultipleDrivenWreals-Example","state":{"selected":false,"opened":false}},
                {"id":"Wreal_Coercion.html","text":"Wreal Coercion","parent":"Advanced_Wreal_Modeling_Features.html","href":"Wreal_Coercion.html","state":{"selected":false,"opened":false}},
                {"id":"Wreal_Table_Models.html","text":"Wreal Table Models","parent":"Advanced_Wreal_Modeling_Features.html","href":"Wreal_Table_Models.html","state":{"selected":false,"opened":false}},
            {"id":"Wreal_Connections_to_VHDL_real_and_SystemVerilog_real.html","text":"Wreal Connections to VHDL real and SystemVerilog real","parent":"Verilog-AMS_Real_Number_Modeling.html","href":"Wreal_Connections_to_VHDL_real_and_SystemVerilog_real.html","state":{"selected":false,"opened":false}},
            {"id":"Wreal_Connections_to_the_Electrical_Domain.html","text":"Wreal Connections to the Electrical Domain","parent":"Verilog-AMS_Real_Number_Modeling.html","href":"Wreal_Connections_to_the_Electrical_Domain.html","state":{"selected":false,"opened":false}},
            {"id":"Connection_to_the_Digital_Domain.html","text":"Connection to the Digital Domain","parent":"Verilog-AMS_Real_Number_Modeling.html","href":"Connection_to_the_Digital_Domain.html","state":{"selected":false,"opened":false}},
            {"id":"Working_with_Disciplines.html","text":"Working with Disciplines","parent":"Verilog-AMS_Real_Number_Modeling.html","href":"Working_with_Disciplines.html","state":{"selected":false,"opened":false}},
                {"id":"Specifying_Disciplines_to_a_Design.html","text":"Specifying Disciplines to a Design","parent":"Working_with_Disciplines.html","href":"Specifying_Disciplines_to_a_Design.html","state":{"selected":false,"opened":false}},
                {"id":"Defining_New_Disciplines.html","text":"Defining New Disciplines","parent":"Working_with_Disciplines.html","href":"Defining_New_Disciplines.html","state":{"selected":false,"opened":false}},
                {"id":"Specifying_Connect_Module_and_Discipline_Definitions.html","text":"Specifying Connect Module and Discipline Definitions","parent":"Working_with_Disciplines.html","href":"Specifying_Connect_Module_and_Discipline_Definitions.html","state":{"selected":false,"opened":false}},
                {"id":"Local_Resolution_Functions_for_Disciplines.html","text":"Local Resolution Functions for Disciplines","parent":"Working_with_Disciplines.html","href":"Local_Resolution_Functions_for_Disciplines.html","state":{"selected":false,"opened":false}},
            {"id":"Real_Value_Probe_Filtering.html","text":"Real Value Probe Filtering","parent":"Verilog-AMS_Real_Number_Modeling.html","href":"Real_Value_Probe_Filtering.html","state":{"selected":false,"opened":false}},
                {"id":"Real_Value_Probe_Filtering.html#RealValueProbeFiltering-EnablingRealValueProbeFilteringRealValueProbeFiltering","text":"Enabling Real Value Probe Filtering","parent":"Real_Value_Probe_Filtering.html","href":"Real_Value_Probe_Filtering.html#RealValueProbeFiltering-EnablingRealValueProbeFilteringRealValueProbeFiltering","state":{"selected":false,"opened":false}},
        {"id":"SystemVerilog_Real_Number_Modeling.html","text":"SystemVerilog Real Number Modeling","parent":"node0","href":"SystemVerilog_Real_Number_Modeling.html","state":{"selected":false,"opened":false}},
            {"id":"SystemVerilog_Real_Variables.html","text":"SystemVerilog Real Variables","parent":"SystemVerilog_Real_Number_Modeling.html","href":"SystemVerilog_Real_Variables.html","state":{"selected":false,"opened":false}},
                {"id":"SystemVerilog_Real_Variables.html#SystemVerilogRealVariables-Example","text":"Example","parent":"SystemVerilog_Real_Variables.html","href":"SystemVerilog_Real_Variables.html#SystemVerilogRealVariables-Example","state":{"selected":false,"opened":false}},
                {"id":"SystemVerilog_Real_Variables.html#SystemVerilogRealVariables-Limitations","text":"Limitations","parent":"SystemVerilog_Real_Variables.html","href":"SystemVerilog_Real_Variables.html#SystemVerilogRealVariables-Limitations","state":{"selected":false,"opened":false}},
            {"id":"SystemVerilog_User-Defined_Nettype.html","text":"SystemVerilog User-Defined Nettype","parent":"SystemVerilog_Real_Number_Modeling.html","href":"SystemVerilog_User-Defined_Nettype.html","state":{"selected":false,"opened":false}},
                {"id":"Built-In_Real_Nettypes.html","text":"Built-In Real Nettypes","parent":"SystemVerilog_User-Defined_Nettype.html","href":"Built-In_Real_Nettypes.html","state":{"selected":false,"opened":false}},
                {"id":"Built-In_Electrical_Nettypes.html","text":"Built-In Electrical Nettypes","parent":"SystemVerilog_User-Defined_Nettype.html","href":"Built-In_Electrical_Nettypes.html","state":{"selected":false,"opened":false}},
                    {"id":"EEnet_for_Network_Evaluation.html","text":"EEnet for Network Evaluation","parent":"Built-In_Electrical_Nettypes.html","href":"EEnet_for_Network_Evaluation.html","state":{"selected":false,"opened":false}},
                {"id":"Declaring_Nettypes.html","text":"Declaring Nettypes","parent":"SystemVerilog_User-Defined_Nettype.html","href":"Declaring_Nettypes.html","state":{"selected":false,"opened":false}},
                {"id":"Examples_of_Using_Built-In_Nettypes.html","text":"Examples of Using Built-In Nettypes","parent":"SystemVerilog_User-Defined_Nettype.html","href":"Examples_of_Using_Built-In_Nettypes.html","state":{"selected":false,"opened":false}},
                    {"id":"Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:EEnetDriverModule","text":"Example:&#160;EEnet Driver Module","parent":"Examples_of_Using_Built-In_Nettypes.html","href":"Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:EEnetDriverModule","state":{"selected":false,"opened":false}},
                    {"id":"Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:Single-ValueRealwithoutResolutionFunction","text":"Example:&#160;Single-Value Real without Resolution Function","parent":"Examples_of_Using_Built-In_Nettypes.html","href":"Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:Single-ValueRealwithoutResolutionFunction","state":{"selected":false,"opened":false}},
                    {"id":"Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:ScalarRealwithBuilt-InResolutionFunction","text":"Example: Scalar Real with Built-In Resolution Function","parent":"Examples_of_Using_Built-In_Nettypes.html","href":"Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:ScalarRealwithBuilt-InResolutionFunction","state":{"selected":false,"opened":false}},
                    {"id":"Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:TypedefRealwithBuilt-InResolutionFunction","text":"Example: Typedef Real with Built-In Resolution Function","parent":"Examples_of_Using_Built-In_Nettypes.html","href":"Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:TypedefRealwithBuilt-InResolutionFunction","state":{"selected":false,"opened":false}},
                    {"id":"Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:Built-InNettypeswithXandZStates","text":"Example: Built-In Nettypes with X and Z States","parent":"Examples_of_Using_Built-In_Nettypes.html","href":"Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:Built-InNettypeswithXandZStates","state":{"selected":false,"opened":false}},
            {"id":"Connect_Modules_for_SV-RNM_Connections.html","text":"Connect Modules for SV-RNM Connections","parent":"SystemVerilog_Real_Number_Modeling.html","href":"Connect_Modules_for_SV-RNM_Connections.html","state":{"selected":false,"opened":false}},
                {"id":"Connect_Modules_for_SV-RNM_Connections.html#ConnectModulesforSVRNMConnections-ConnectModulesforSystemVerilogUserDefinedNettype(SV-UDN)toElectricalConnections","text":"Connect Modules for SystemVerilog User Defined Nettype (SV-UDN) to Electrical&#160;Connections","parent":"Connect_Modules_for_SV-RNM_Connections.html","href":"Connect_Modules_for_SV-RNM_Connections.html#ConnectModulesforSVRNMConnections-ConnectModulesforSystemVerilogUserDefinedNettype(SV-UDN)toElectricalConnections","state":{"selected":false,"opened":false}},
                {"id":"Connect_Modules_for_SV-RNM_Connections.html#ConnectModulesforSVRNMConnections-SV-AMSConnectModulesforUDNUDN,UDN-Logic,andUDN-RealConnections","text":"SV-AMS Connect Modules for UDNUDN,&#160;UDN-Logic, and UDN-Real Connections","parent":"Connect_Modules_for_SV-RNM_Connections.html","href":"Connect_Modules_for_SV-RNM_Connections.html#ConnectModulesforSVRNMConnections-SV-AMSConnectModulesforUDNUDN,UDN-Logic,andUDN-RealConnections","state":{"selected":false,"opened":false}},
            {"id":"SystemVerilog_Interconnects.html","text":"SystemVerilog Interconnects","parent":"SystemVerilog_Real_Number_Modeling.html","href":"SystemVerilog_Interconnects.html","state":{"selected":false,"opened":false}},
                {"id":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-PortConnectionRules","text":"Port Connection Rules","parent":"SystemVerilog_Interconnects.html","href":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-PortConnectionRules","state":{"selected":false,"opened":false}},
        {"id":"Modeling_with_Wreal.html","text":"Modeling with Wreal","parent":"node0","href":"Modeling_with_Wreal.html","state":{"selected":false,"opened":false}},
            {"id":"Modeling_with_Wreal.html#ModelingwithWreal-SampleModelLibrary","text":"Sample Model Library","parent":"Modeling_with_Wreal.html","href":"Modeling_with_Wreal.html#ModelingwithWreal-SampleModelLibrary","state":{"selected":false,"opened":false}},
            {"id":"Analog_Functions_Translated_to_Wreal.html","text":"Analog Functions Translated to Wreal","parent":"Modeling_with_Wreal.html","href":"Analog_Functions_Translated_to_Wreal.html","state":{"selected":false,"opened":false}},
                {"id":"Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-WrealValueSourceswreal_value_sources","text":"Wreal Value Sources","parent":"Analog_Functions_Translated_to_Wreal.html","href":"Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-WrealValueSourceswreal_value_sources","state":{"selected":false,"opened":false}},
                {"id":"Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-IntegrationandDifferentiationint_diff","text":"Integration and Differentiation","parent":"Analog_Functions_Translated_to_Wreal.html","href":"Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-IntegrationandDifferentiationint_diff","state":{"selected":false,"opened":false}},
                {"id":"Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-ValueSamplingvalue_sampling","text":"Value Sampling","parent":"Analog_Functions_Translated_to_Wreal.html","href":"Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-ValueSamplingvalue_sampling","state":{"selected":false,"opened":false}},
                {"id":"Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-SlewLimitingslew_limiting","text":"Slew Limiting","parent":"Analog_Functions_Translated_to_Wreal.html","href":"Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-SlewLimitingslew_limiting","state":{"selected":false,"opened":false}},
            {"id":"Modeling_Examples.html","text":"Modeling Examples","parent":"Modeling_with_Wreal.html","href":"Modeling_Examples.html","state":{"selected":false,"opened":false}},
                {"id":"Modeling_Examples.html#ModelingExamples-VoltageControlledOscillator","text":"Voltage Controlled Oscillator","parent":"Modeling_Examples.html","href":"Modeling_Examples.html#ModelingExamples-VoltageControlledOscillator","state":{"selected":false,"opened":false}},
                {"id":"Modeling_Examples.html#ModelingExamples-LowPassFilterlow_pass_filter","text":"Low Pass Filter","parent":"Modeling_Examples.html","href":"Modeling_Examples.html#ModelingExamples-LowPassFilterlow_pass_filter","state":{"selected":false,"opened":false}},
                {"id":"Modeling_Examples.html#ModelingExamples-Event-basedandFixedSamplingTime","text":"Event-based and Fixed Sampling Time","parent":"Modeling_Examples.html","href":"Modeling_Examples.html#ModelingExamples-Event-basedandFixedSamplingTime","state":{"selected":false,"opened":false}},
                {"id":"Modeling_Examples.html#ModelingExamples-ADC/DACExample","text":"ADC/DAC Example","parent":"Modeling_Examples.html","href":"Modeling_Examples.html#ModelingExamples-ADC/DACExample","state":{"selected":false,"opened":false}},
            {"id":"Case_Study_of_Using_Wreal_Modeling.html","text":"Case Study of Using Wreal Modeling","parent":"Modeling_with_Wreal.html","href":"Case_Study_of_Using_Wreal_Modeling.html","state":{"selected":false,"opened":false}},
        {"id":"Appendix_A__Advanced_Digital_Verification_Methodology.html","text":"Appendix A: Advanced Digital Verification Methodology","parent":"node0","href":"Appendix_A__Advanced_Digital_Verification_Methodology.html","state":{"selected":false,"opened":false}},
            {"id":"Appendix_A__Advanced_Digital_Verification_Methodology.html#AppendixA:AdvancedDigitalVerificationMethodology-VerificationPlanandMetric-DrivenVerification","text":"Verification Plan and Metric-Driven Verification","parent":"Appendix_A__Advanced_Digital_Verification_Methodology.html","href":"Appendix_A__Advanced_Digital_Verification_Methodology.html#AppendixA:AdvancedDigitalVerificationMethodology-VerificationPlanandMetric-DrivenVerification","state":{"selected":false,"opened":false}},
            {"id":"Appendix_A__Advanced_Digital_Verification_Methodology.html#AppendixA:AdvancedDigitalVerificationMethodology-Metric-DrivenVerificationandAdvancedTestbench","text":"Metric-Driven Verification and Advanced Testbench","parent":"Appendix_A__Advanced_Digital_Verification_Methodology.html","href":"Appendix_A__Advanced_Digital_Verification_Methodology.html#AppendixA:AdvancedDigitalVerificationMethodology-Metric-DrivenVerificationandAdvancedTestbench","state":{"selected":false,"opened":false}},
        {"id":"Appendix_B__Mixed-Signal_Simulation.html","text":"Appendix B: Mixed-Signal Simulation","parent":"node0","href":"Appendix_B__Mixed-Signal_Simulation.html","state":{"selected":false,"opened":false}},
        {"id":"Related_Documents.html","text":"Related Documents","parent":"node0","href":"Related_Documents.html","state":{"selected":false,"opened":false}}
  ]
 }
}