
---------- Begin Simulation Statistics ----------
final_tick                                 1160468400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169048                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406860                       # Number of bytes of host memory used
host_op_rate                                   299612                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.42                       # Real time elapsed on the host
host_tick_rate                               86463407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2268861                       # Number of instructions simulated
sim_ops                                       4021238                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001160                       # Number of seconds simulated
sim_ticks                                  1160468400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               473096                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24308                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            496684                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             255152                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          473096                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           217944                       # Number of indirect misses.
system.cpu.branchPred.lookups                  529612                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14779                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12032                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2608283                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2055105                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24456                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     383864                       # Number of branches committed
system.cpu.commit.bw_lim_events                672041                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          896678                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2268861                       # Number of instructions committed
system.cpu.commit.committedOps                4021238                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2491370                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.614067                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.733260                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1180090     47.37%     47.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       196250      7.88%     55.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       192143      7.71%     62.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       250846     10.07%     73.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       672041     26.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2491370                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     100121                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12819                       # Number of function calls committed.
system.cpu.commit.int_insts                   3945327                       # Number of committed integer instructions.
system.cpu.commit.loads                        546498                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22595      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3137488     78.02%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2424      0.06%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      0.95%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3924      0.10%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.16%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           15433      0.38%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           16358      0.41%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15879      0.39%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1218      0.03%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          524032     13.03%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200384      4.98%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        22466      0.56%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13355      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4021238                       # Class of committed instruction
system.cpu.commit.refs                         760237                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2268861                       # Number of Instructions Simulated
system.cpu.committedOps                       4021238                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.278691                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.278691                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7740                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32196                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47095                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4361                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1036568                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5133911                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   326601                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1257775                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24523                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90444                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      631525                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2052                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      232774                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           162                       # TLB misses on write requests
system.cpu.fetch.Branches                      529612                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    268639                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2350297                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4709                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3044149                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  185                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1037                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49046                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182551                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             359845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             269931                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.049282                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2735911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.978273                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1267968     46.35%     46.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    81405      2.98%     49.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    65160      2.38%     51.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    84857      3.10%     54.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1236521     45.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2735911                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    164715                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    89361                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    238355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    238355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    238355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    238355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    238355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    238355600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8949600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8949200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       677600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       677200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       677200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      6350400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      6356800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      6169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6314000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     87955200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     87807200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     87882400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     87803600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1827381200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28889                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   415475                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.572789                       # Inst execution rate
system.cpu.iew.exec_refs                       865952                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     232762                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690509                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                663508                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                968                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               462                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               242790                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4917833                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                633190                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34302                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4562930                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3313                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10566                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24523                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16705                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           599                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            47251                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117008                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29050                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20596                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8293                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6304504                       # num instructions consuming a value
system.cpu.iew.wb_count                       4540692                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569621                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3591175                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.565123                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4547760                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7044496                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3880772                       # number of integer regfile writes
system.cpu.ipc                               0.782050                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.782050                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28779      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3575336     77.77%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2459      0.05%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42288      0.92%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5484      0.12%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1290      0.03%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6938      0.15%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19121      0.42%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                18175      0.40%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16483      0.36%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2260      0.05%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               614742     13.37%     94.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              220636      4.80%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28595      0.62%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14650      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4597236                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  117128                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              235596                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       113473                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             159175                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4451329                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11712999                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4427219                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5655319                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4916666                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4597236                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1167                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          896584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18216                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            407                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1323789                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2735911                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.680331                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671412                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1186324     43.36%     43.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              186626      6.82%     50.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              331302     12.11%     62.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              378630     13.84%     76.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              653029     23.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2735911                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.584613                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      268809                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           424                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             14339                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7832                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               663508                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              242790                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1735937                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2901172                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  845408                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5386850                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               27                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46640                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   376956                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  21651                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4557                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13191669                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5058894                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6798056                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1289267                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73353                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24523                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                179587                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1411180                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            201253                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7990004                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20170                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                900                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    209203                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            951                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6737245                       # The number of ROB reads
system.cpu.rob.rob_writes                    10081306                       # The number of ROB writes
system.cpu.timesIdled                            1637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          438                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38220                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          681                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            681                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              123                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23006                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1356                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8087                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1360                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12203                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       954816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       954816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  954816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13563                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13563    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13563                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11398367                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29410233                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17654                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4106                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23892                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                962                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2096                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2096                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17654                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8404                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49564                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57968                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       184640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1255168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1439808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10494                       # Total snoops (count)
system.l2bus.snoopTraffic                       86976                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30242                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014781                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120676                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29795     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      447      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30242                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20235997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18861288                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3465600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1160468400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       265033                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           265033                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       265033                       # number of overall hits
system.cpu.icache.overall_hits::total          265033                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3605                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3605                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3605                       # number of overall misses
system.cpu.icache.overall_misses::total          3605                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    180178000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180178000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    180178000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180178000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       268638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       268638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       268638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       268638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013420                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013420                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013420                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013420                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49980.027739                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49980.027739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49980.027739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49980.027739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          717                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          717                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          717                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          717                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2888                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2888                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2888                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2888                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144794800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144794800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144794800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144794800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010751                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010751                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010751                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010751                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50136.703601                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50136.703601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50136.703601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50136.703601                       # average overall mshr miss latency
system.cpu.icache.replacements                   2631                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       265033                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          265033                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3605                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3605                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180178000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180178000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       268638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       268638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49980.027739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49980.027739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          717                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          717                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2888                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2888                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144794800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144794800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010751                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010751                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50136.703601                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50136.703601                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.631276                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              249578                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2632                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             94.824468                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.631276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            540164                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           540164                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       761392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           761392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       761392                       # number of overall hits
system.cpu.dcache.overall_hits::total          761392                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35485                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35485                       # number of overall misses
system.cpu.dcache.overall_misses::total         35485                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1726025599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1726025599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1726025599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1726025599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       796877                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       796877                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       796877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       796877                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48640.991940                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48640.991940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48640.991940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48640.991940                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28432                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          534                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               757                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.558785                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          178                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1728                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2750                       # number of writebacks
system.cpu.dcache.writebacks::total              2750                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22796                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16863                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    585308799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    585308799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    585308799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    236753571                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    822062370                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015923                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015923                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015923                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021161                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46127.259753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46127.259753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46127.259753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56721.028031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48749.473403                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15838                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       549776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          549776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1620410000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1620410000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       583129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       583129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48583.635655                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48583.635655                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22761                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22761                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    482672000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    482672000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45569.486405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45569.486405                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105615599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105615599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49538.273452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49538.273452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102636799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102636799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48944.587029                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48944.587029                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4174                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4174                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    236753571                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    236753571                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56721.028031                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56721.028031                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.776262                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637748                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15838                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.266953                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149200                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   757.168286                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   221.607976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.739422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.216414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955836                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          544                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.203125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1610616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1610616                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             903                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4920                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          908                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6731                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            903                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4920                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          908                       # number of overall hits
system.l2cache.overall_hits::total               6731                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1982                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7768                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3266                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13016                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1982                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7768                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3266                       # number of overall misses
system.l2cache.overall_misses::total            13016                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133715200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    528465600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    226791052                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    888971852                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133715200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    528465600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    226791052                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    888971852                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2885                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12688                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4174                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19747                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2885                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12688                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4174                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19747                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.687002                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612232                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.782463                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659138                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.687002                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612232                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.782463                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659138                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67464.783047                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68031.101957                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69440.003674                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68298.390596                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67464.783047                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68031.101957                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69440.003674                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68298.390596                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1356                       # number of writebacks
system.l2cache.writebacks::total                 1356                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             23                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            23                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1982                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7759                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3252                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12993                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1982                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7759                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3252                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          570                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13563                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117859200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    466092400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    200244271                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    784195871                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117859200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    466092400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    200244271                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33659465                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    817855336                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.687002                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.611523                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.779109                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.657973                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.687002                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.611523                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.779109                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686839                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59464.783047                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60071.194742                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61575.729090                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60355.258293                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59464.783047                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60071.194742                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61575.729090                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59051.692982                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60300.474526                       # average overall mshr miss latency
system.l2cache.replacements                      9529                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2750                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2750                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2750                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2750                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          570                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          570                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33659465                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33659465                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59051.692982                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59051.692982                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          735                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              735                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1361                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1361                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93878800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93878800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2096                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2096                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649332                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649332                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68977.810434                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68977.810434                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1360                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1360                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82976000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82976000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648855                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648855                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61011.764706                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61011.764706                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          903                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4185                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          908                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5996                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1982                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6407                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3266                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11655                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133715200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434586800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    226791052                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    795093052                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2885                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10592                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4174                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17651                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.687002                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.604890                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.782463                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.660303                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67464.783047                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67829.998439                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69440.003674                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68219.052081                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           22                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1982                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6399                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3252                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11633                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117859200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    383116400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    200244271                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    701219871                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.687002                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.604135                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.779109                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659056                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59464.783047                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59871.292389                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61575.729090                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60278.506920                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3728.253615                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26020                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9529                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.730612                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.905438                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   327.480376                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2392.210181                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   849.663915                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.993705                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003395                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.079951                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.584036                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.207437                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035399                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910218                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1053                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3043                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          996                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2542                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.257080                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.742920                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               319313                       # Number of tag accesses
system.l2cache.tags.data_accesses              319313                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1160468400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          496576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       208128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              868032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86784                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86784                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1982                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7759                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3252                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          570                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13563                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1356                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1356                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          109307586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          427909972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    179348270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31435582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              748001410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     109307586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         109307586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        74783596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              74783596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        74783596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         109307586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         427909972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    179348270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31435582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             822785006                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1203585600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5495768                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407884                       # Number of bytes of host memory used
host_op_rate                                  9681620                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.43                       # Real time elapsed on the host
host_tick_rate                              100005654                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2369038                       # Number of instructions simulated
sim_ops                                       4174067                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000043                       # Number of seconds simulated
sim_ticks                                    43117200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5925                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               162                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6409                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4524                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5925                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1401                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6554                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      67                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          126                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    256781                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    87409                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               162                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5849                       # Number of branches committed
system.cpu.commit.bw_lim_events                 11804                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3960                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               100177                       # Number of instructions committed
system.cpu.commit.committedOps                 152829                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       103997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.469552                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.212637                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        17502     16.83%     16.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        54366     52.28%     69.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9728      9.35%     78.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10597     10.19%     88.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        11804     11.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       103997                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                    151834                       # Number of committed integer instructions.
system.cpu.commit.loads                         14854                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          745      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           135666     88.77%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.04%     89.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.02%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.03%     89.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.03%     89.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.04%     89.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.06%     89.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.03%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.02%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14660      9.59%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1043      0.68%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.13%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            152829                       # Class of committed instruction
system.cpu.commit.refs                          16005                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      100177                       # Number of Instructions Simulated
system.cpu.committedOps                        152829                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.076025                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.076025                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           25                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           19                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 55271                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 158284                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     9936                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16316                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    162                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 23394                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       15196                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1233                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        6554                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     10489                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         93582                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    55                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         103603                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     324                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.060802                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              11335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4591                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.961129                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             105079                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.523444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.828143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    57842     55.05%     55.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5581      5.31%     60.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3921      3.73%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4281      4.07%     68.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    33454     31.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               105079                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1279                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      793                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9156400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9156400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9156400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9156400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9156000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9156000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        13600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        13200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        13200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        13600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        13600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        50000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1648400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1650400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1649200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1647600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       61809200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  213                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6006                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.439741                       # Inst execution rate
system.cpu.iew.exec_refs                        16425                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1233                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2503                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 15366                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                16                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1285                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              156790                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 15192                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               199                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                155194                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    162                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    27                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               92                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          512                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          135                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          178                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             35                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    353381                       # num instructions consuming a value
system.cpu.iew.wb_count                        155087                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.398168                       # average fanout of values written-back
system.cpu.iew.wb_producers                    140705                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.438748                       # insts written-back per cycle
system.cpu.iew.wb_sent                         155124                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   316169                       # number of integer regfile reads
system.cpu.int_regfile_writes                  146561                       # number of integer regfile writes
system.cpu.ipc                               0.929346                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.929346                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               870      0.56%      0.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                137345     88.39%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    69      0.04%     88.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  76      0.05%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  58      0.04%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   65      0.04%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  140      0.09%     89.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  137      0.09%     89.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  63      0.04%     89.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 82      0.05%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                14897      9.59%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1134      0.73%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             346      0.22%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            110      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 155392                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1087                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2207                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1010                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2091                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 153435                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             413741                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       154077                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            158659                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     156758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    155392                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                84                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5427                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        105079                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.478811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.020277                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17858     16.99%     16.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               37973     36.14%     53.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               35124     33.43%     86.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9325      8.87%     95.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4799      4.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          105079                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.441578                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       10489                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                21                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                15366                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1285                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28191                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                           107793                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   14474                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                232274                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  32574                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    19286                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     51                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                610153                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 157763                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              238196                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     29190                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    686                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    162                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 41273                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5923                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2133                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           320206                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            694                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     64081                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       248982                       # The number of ROB reads
system.cpu.rob.rob_writes                      314665                       # The number of ROB writes
system.cpu.timesIdled                              28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            213                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           52                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 44                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               48                       # Transaction distribution
system.membus.trans_dist::ReadExReq                10                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            45                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                55                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      55    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  55                       # Request fanout histogram
system.membus.reqLayer2.occupancy               49200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             115800                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  96                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            26                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               134                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             97                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          151                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     319                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                54                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                161                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037267                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.190007                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      155     96.27%     96.27% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      3.73%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  161                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               67200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               103596                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               60000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        43117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        10420                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10420                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        10420                       # number of overall hits
system.cpu.icache.overall_hits::total           10420                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           69                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             69                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           69                       # number of overall misses
system.cpu.icache.overall_misses::total            69                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2731600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2731600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2731600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2731600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10489                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10489                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10489                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10489                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006578                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006578                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006578                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006578                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39588.405797                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39588.405797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39588.405797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39588.405797                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2076400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2076400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2076400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2076400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004862                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004862                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004862                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004862                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40713.725490                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40713.725490                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40713.725490                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40713.725490                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        10420                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10420                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           69                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2731600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2731600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39588.405797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39588.405797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2076400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2076400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004862                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004862                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40713.725490                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40713.725490                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                50                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21028                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21028                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        16149                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            16149                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        16149                       # number of overall hits
system.cpu.dcache.overall_hits::total           16149                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          104                       # number of overall misses
system.cpu.dcache.overall_misses::total           104                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3608800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3608800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3608800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3608800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        16253                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        16253                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        16253                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        16253                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006399                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006399                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006399                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006399                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        34700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        34700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        34700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        34700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           51                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           53                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           53                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2048400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2048400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2048400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2076396                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003261                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003261                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003261                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003446                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38649.056604                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38649.056604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38649.056604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37078.500000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     56                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        15008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2939600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2939600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        15102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        15102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31272.340426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31272.340426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           43                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1387200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1387200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32260.465116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32260.465116                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       669200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       669200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        66920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        66920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       661200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       661200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008688                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008688                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        66120                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        66120                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17704                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                56                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            316.142857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   829.245174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   194.754826                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.809810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.190190                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          714                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             32562                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            32562                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              22                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              27                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  52                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             22                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             27                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 52                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            29                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            26                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                55                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           29                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           26                       # number of overall misses
system.l2cache.overall_misses::total               55                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1830400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1754800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3585200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1830400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1754800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3585200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           51                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           53                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             107                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           51                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           53                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            107                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.568627                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.490566                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.514019                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.568627                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.490566                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.514019                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 63117.241379                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67492.307692                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65185.454545                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 63117.241379                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67492.307692                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65185.454545                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           26                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           26                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1606400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1546800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3153200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1606400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1546800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3153200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.568627                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.490566                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.514019                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.568627                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.490566                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.514019                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 55393.103448                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59492.307692                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57330.909091                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 55393.103448                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59492.307692                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57330.909091                       # average overall mshr miss latency
system.l2cache.replacements                        54                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           22                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           22                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data           10                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             10                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       649200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       649200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           10                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       569200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       569200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56920                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56920                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           22                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           52                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           45                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1830400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1105600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2936000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           97                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.568627                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.372093                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.463918                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 63117.241379                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        69100                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65244.444444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           45                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1606400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       977600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2584000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.568627                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.372093                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.463918                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 55393.103448                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        61100                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57422.222222                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    169                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   54                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.129630                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.054558                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1067.522576                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1951.259210                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   886.156661                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   152.006995                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009535                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.260626                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476382                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.216347                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037111                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1039                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3057                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1019                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2779                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.253662                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.746338                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1750                       # Number of tag accesses
system.l2cache.tags.data_accesses                1750                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     43117200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               26                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   54                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           41561140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           38592487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               80153628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      41561140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          41561140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5937306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5937306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5937306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          41561140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          38592487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              86090934                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1231284800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9274185                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413004                       # Number of bytes of host memory used
host_op_rate                                 16360785                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              107382199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2391508                       # Number of instructions simulated
sim_ops                                       4220023                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27699200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8032                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               960                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7642                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2666                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8032                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5366                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8621                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     378                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          798                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     30400                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19933                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               982                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4900                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7539                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19322                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22470                       # Number of instructions committed
system.cpu.commit.committedOps                  45956                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41980                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.094712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.585922                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        25992     61.92%     61.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3481      8.29%     70.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2585      6.16%     76.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2383      5.68%     82.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7539     17.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41980                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     44805                       # Number of committed integer instructions.
system.cpu.commit.loads                          6504                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            34388     74.83%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              18      0.04%     75.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.49%     75.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.31%     76.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.49%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.24%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.44%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.67%     78.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.57%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.18%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5654     12.30%     91.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2647      5.76%     96.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.85%     98.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45956                       # Class of committed instruction
system.cpu.commit.refs                           9713                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22470                       # Number of Instructions Simulated
system.cpu.committedOps                         45956                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.081798                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.081798                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           63                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          193                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          328                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16509                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  72626                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11097                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17620                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    989                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1337                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8259                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            91                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3968                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        8621                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4171                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         33650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   362                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          38704                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           143                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1978                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.124495                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3044                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.558919                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.670845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26084     54.85%     54.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1042      2.19%     57.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1114      2.34%     59.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1066      2.24%     61.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18246     38.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47552                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3798                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2317                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2919600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2919600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2919200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2919200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2919600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2919600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       124800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       124400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       127600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1261600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1260800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1265600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1266400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       23369200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1199                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5678                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.832140                       # Inst execution rate
system.cpu.iew.exec_refs                        12192                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3959                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10085                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9167                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                44                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4487                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               65263                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8233                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1409                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 57624                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    989                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    64                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              339                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2665                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1278                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1060                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            139                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     67090                       # num instructions consuming a value
system.cpu.iew.wb_count                         56930                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609867                       # average fanout of values written-back
system.cpu.iew.wb_producers                     40916                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.822118                       # insts written-back per cycle
system.cpu.iew.wb_sent                          57213                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    82033                       # number of integer regfile reads
system.cpu.int_regfile_writes                   45208                       # number of integer regfile writes
system.cpu.ipc                               0.324486                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.324486                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               610      1.03%      1.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 43789     74.18%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   19      0.03%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   269      0.46%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 205      0.35%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 244      0.41%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  134      0.23%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  332      0.56%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  387      0.66%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 285      0.48%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                120      0.20%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7393     12.52%     91.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3475      5.89%     97.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1135      1.92%     98.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            633      1.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  59030                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3533                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7106                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3363                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5332                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  54887                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             158844                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        53567                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             79256                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      64951                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     59030                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 312                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               335                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            184                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26408                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47552                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.241378                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.615037                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27164     57.12%     57.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3511      7.38%     64.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3844      8.08%     72.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4301      9.04%     81.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8732     18.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47552                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.852443                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4196                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               181                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              165                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9167                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4487                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   24689                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            69248                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11331                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 55621                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    500                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12015                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    373                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   147                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                178107                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  70126                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               83247                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     17940                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1530                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    989                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2668                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    27651                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5195                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           102894                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2609                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                145                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2556                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            158                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        99719                       # The number of ROB reads
system.cpu.rob.rob_writes                      136169                       # The number of ROB writes
system.cpu.timesIdled                             272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           46                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1454                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               46                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              338                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           379                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 386                       # Request fanout histogram
system.membus.reqLayer2.occupancy              330036                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             834464                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 717                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           107                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1015                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            717                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1365                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          816                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2181                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               398                       # Total snoops (count)
system.l2bus.snoopTraffic                        1280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1125                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.045333                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.208127                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1074     95.47%     95.47% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      4.53%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1125                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              326400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               665155                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              546399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27699200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3609                       # number of overall hits
system.cpu.icache.overall_hits::total            3609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          562                       # number of overall misses
system.cpu.icache.overall_misses::total           562                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23213600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23213600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23213600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23213600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4171                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4171                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4171                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4171                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.134740                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.134740                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.134740                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.134740                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41305.338078                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41305.338078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41305.338078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41305.338078                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          455                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18108800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18108800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18108800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18108800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.109087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.109087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.109087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.109087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39799.560440                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39799.560440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39799.560440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39799.560440                       # average overall mshr miss latency
system.cpu.icache.replacements                    455                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           562                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23213600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23213600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4171                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4171                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.134740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.134740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41305.338078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41305.338078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18108800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18108800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.109087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.109087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39799.560440                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39799.560440                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               31802                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               711                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             44.728551                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8797                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8797                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10652                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10652                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10652                       # number of overall hits
system.cpu.dcache.overall_hits::total           10652                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          450                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            450                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          450                       # number of overall misses
system.cpu.dcache.overall_misses::total           450                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18015200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18015200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18015200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18015200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11102                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11102                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11102                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11102                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040533                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040533                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040533                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040533                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40033.777778                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40033.777778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40033.777778                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40033.777778                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                21                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           87                       # number of writebacks
system.cpu.dcache.writebacks::total                87                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          220                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           42                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          272                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8904400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8904400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8904400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2486355                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11390755                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020717                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020717                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020717                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024500                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38714.782609                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38714.782609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38714.782609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59198.928571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41877.775735                       # average overall mshr miss latency
system.cpu.dcache.replacements                    272                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17527600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17527600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39835.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39835.454545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          220                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          220                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8424800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8424800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027894                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027894                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38294.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38294.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       487600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       487600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        48760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        48760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       479600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       479600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003110                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003110                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        47960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        47960                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           42                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           42                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2486355                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2486355                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59198.928571                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59198.928571                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              149932                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1296                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.688272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   845.177204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   178.822796                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.825368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.174632                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          576                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22476                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             222                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             114                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 341                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            222                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            114                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                341                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           233                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           116                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               386                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          233                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          116                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              386                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15691200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7658400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2422361                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25771961                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15691200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7658400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2422361                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25771961                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          455                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          230                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             727                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          455                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          230                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           42                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            727                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.512088                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.504348                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.880952                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.530949                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.512088                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.504348                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.880952                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.530949                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67344.206009                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66020.689655                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65469.216216                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66766.738342                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67344.206009                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66020.689655                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65469.216216                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66766.738342                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             20                       # number of writebacks
system.l2cache.writebacks::total                   20                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          116                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          116                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           36                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13827200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6730400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2122762                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22680362                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13827200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6730400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2122762                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       129997                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22810359                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.512088                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.504348                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.857143                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.529574                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.512088                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.504348                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.857143                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.532325                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59344.206009                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58020.689655                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58965.611111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58910.031169                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59344.206009                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58020.689655                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58965.611111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 64998.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58941.496124                       # average overall mshr miss latency
system.l2cache.replacements                       395                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           87                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           87                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           87                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           87                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       129997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       129997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 64998.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 64998.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       442400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       442400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        63200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        63200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       386400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       386400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        55200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        55200                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          222                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          111                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          338                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          233                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          379                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15691200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7216000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2422361                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25329561                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          455                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          220                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          717                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.512088                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.495455                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.880952                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.528591                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67344.206009                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66201.834862                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65469.216216                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66832.614776                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          233                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          378                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13827200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6344000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2122762                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22293962                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.512088                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.495455                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.857143                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.527197                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59344.206009                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58201.834862                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58965.611111                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58978.735450                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13870                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4491                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.088399                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.307850                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1143.770221                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1907.172971                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   857.813624                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.935334                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010329                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.279241                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.465618                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.209427                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035385                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          948                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3148                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          887                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2511                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.231445                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.768555                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12019                       # Number of tag accesses
system.l2cache.tags.data_accesses               12019                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27699200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              233                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              116                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  387                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  20                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          538354898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          268022181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     83179298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4621072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              894177449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     538354898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         538354898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        46210721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              46210721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        46210721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         538354898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         268022181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     83179298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4621072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             940388170                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
