// Seed: 1543526697
module module_0 ();
  logic id_1;
  wire  id_2;
  assign module_2.id_15 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd69
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  wire [1 'b0 : id_3] id_8;
endmodule
module module_2 (
    input uwire id_0,
    output uwire id_1,
    output wire id_2,
    output wand id_3,
    input tri0 id_4,
    input wor id_5,
    output wand id_6,
    input uwire id_7,
    output supply0 id_8,
    output wire id_9,
    input tri0 id_10,
    output wand id_11,
    output wand id_12,
    input tri0 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input tri0 id_16,
    output tri0 id_17,
    output supply1 id_18
);
  supply0 id_20 = -1;
  wire id_21;
  module_0 modCall_1 ();
  assign id_6 = -1;
endmodule
