============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  03:20:34 am
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-12159 ps) Setup Check with Pin U4/alu_result_reg[21]/CK->D
          Group: CLK
     Startpoint: (R) U4/U0_rs2_data_internal_reg[2]/CK
          Clock: (R) CLK
       Endpoint: (F) U4/alu_result_reg[21]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    9000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    9200          200     
                                              
             Setup:-     889                  
       Uncertainty:-     300                  
     Required Time:=    8011                  
      Launch Clock:-     200                  
         Data Path:-   19970                  
             Slack:=  -12159                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  U4/U0_rs2_data_internal_reg[2]/CK -       -     R     (arrival)   1466     -     0     0     200    (-,-) 
  U4/U0_rs2_data_internal_reg[2]/Q  -       CK->Q F     DFFX1          1  34.7   564  2611    2811    (-,-) 
  U4/g440600/Y                      -       A->Y  F     BUFX3          2 184.8   209  1160    3971    (-,-) 
  U4/g440602/Y                      -       A->Y  R     INVX3          2 132.2   176   434    4406    (-,-) 
  U4/g440601/Y                      -       A->Y  F     INVX3          2 159.8   138   317    4723    (-,-) 
  U4/g267502/Y                      -       B->Y  R     NAND2X3        2 111.6   215   406    5129    (-,-) 
  U4/fopt437963/Y                   -       A->Y  F     INVX3          5 214.9   191   380    5508    (-,-) 
  U4/g457282/Y                      -       A->Y  R     NAND2X2        2 136.9   302   546    6054    (-,-) 
  U4/g457281/Y                      -       B->Y  F     NOR2X3         5 227.2   243   474    6528    (-,-) 
  U4/g453905/Y                      -       A->Y  R     NAND2X2        1  34.7   136   378    6906    (-,-) 
  U4/g453904/Y                      -       A->Y  F     NAND4X1        1  54.7   700  1049    7955    (-,-) 
  U4/g265221__2346/Y                -       A->Y  R     NOR2X2         1  56.9   322   803    8758    (-,-) 
  U4/g438109/Y                      -       B->Y  F     NAND2X2        1  79.0   277   423    9182    (-,-) 
  U4/g438107/Y                      -       B->Y  R     NOR2X3         2 116.6   343   603    9785    (-,-) 
  U4/g455640/Y                      -       A->Y  F     NAND2X3        2 129.2   250   444   10229    (-,-) 
  U4/fopt74/Y                       -       A->Y  R     INVX3          4 248.6   308   614   10843    (-,-) 
  U4/g455639/Y                      -       A->Y  F     NAND2X3        2 114.7   225   413   11256    (-,-) 
  U4/g455678/Y                      -       B->Y  R     NOR2X3         2 117.6   347   574   11830    (-,-) 
  U4/g455677/Y                      -       A->Y  F     NAND2X3        3 122.0   240   431   12261    (-,-) 
  U4/g440139/Y                      -       A->Y  R     NAND2X1        1  56.9   288   577   12838    (-,-) 
  U4/g440303/Y                      -       B->Y  F     NAND2X2        3 126.2   326   534   13372    (-,-) 
  U4/g455342/Y                      -       A->Y  R     INVX1          1  81.7   325   644   14016    (-,-) 
  U4/g455341/Y                      -       A->Y  F     NAND2X3        2 149.4   273   477   14493    (-,-) 
  U4/g111_1/Y                       -       A->Y  R     INVX3          2 164.4   216   520   15012    (-,-) 
  U4/g455345/Y                      -       B->Y  F     NAND2X3        2 134.3   245   430   15442    (-,-) 
  U4/g455213/Y                      -       A->Y  R     NOR2X3         2 137.7   388   792   16234    (-,-) 
  U4/g455216/Y                      -       B->Y  F     NOR2X3         4 177.6   207   448   16682    (-,-) 
  U4/g453628/Y                      -       B->Y  R     OAI21X1        1  55.5   504   799   17481    (-,-) 
  U4/g435223/Y                      -       A->Y  F     NAND2X2        1  54.5   217   371   17852    (-,-) 
  U4/g439600/Y                      -       A->Y  R     NAND2X2        2  90.4   224   473   18325    (-,-) 
  U4/g2005/Y                        -       A->Y  F     NAND2X2        1  32.4   184   287   18613    (-,-) 
  U4/g439688/Y                      -       C->Y  R     AOI21X1        1  36.3   472   838   19451    (-,-) 
  U4/g453927/Y                      -       D->Y  F     NAND4X1        1  30.6   510   718   20170    (-,-) 
  U4/alu_result_reg[21]/D           <<<     -     F     DFFX1          1     -     -     0   20170    (-,-) 
#-----------------------------------------------------------------------------------------------------------

