{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664480871421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664480871429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 29 15:47:51 2022 " "Processing started: Thu Sep 29 15:47:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664480871429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480871429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480871429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664480871845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664480871845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_to_1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_to_1 " "Found entity 1: mux_8_to_1" {  } { { "mux_8_to_1.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/mux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880781 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4_to_1 " "Found entity 2: mux_4_to_1" {  } { { "mux_8_to_1.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/mux_8_to_1.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cout cout add_substract.v(5) " "Verilog HDL Declaration information at add_substract.v(5): object \"Cout\" differs only in case from object \"cout\" in the same scope" {  } { { "add_substract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/add_substract.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664480880789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_substract.v 1 1 " "Found 1 design units, including 1 entities, in source file add_substract.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_subtract " "Found entity 1: add_subtract" {  } { { "add_substract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/add_substract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_16bit " "Found entity 1: CSA_16bit" {  } { { "CSA_16bit.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_32bit " "Found entity 1: CSA_32bit" {  } { { "CSA_32bit.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/CSA_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cout cout RCA_8bit.v(6) " "Verilog HDL Declaration information at RCA_8bit.v(6): object \"Cout\" differs only in case from object \"cout\" in the same scope" {  } { { "RCA_8bit.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664480880797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_8bit " "Found entity 1: RCA_8bit" {  } { { "RCA_8bit.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_array.v 1 1 " "Found 1 design units, including 1 entities, in source file or_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_array " "Found entity 1: or_array" {  } { { "or_array.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/or_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_array.v 1 1 " "Found 1 design units, including 1 entities, in source file and_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_array " "Found entity 1: and_array" {  } { { "and_array.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/and_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isequalornot.v 1 1 " "Found 1 design units, including 1 entities, in source file isequalornot.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEqualOrNot " "Found entity 1: isEqualOrNot" {  } { { "isEqualOrNot.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/isEqualOrNot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lls.v 1 1 " "Found 1 design units, including 1 entities, in source file lls.v" { { "Info" "ISGN_ENTITY_NAME" "1 LLS " "Found entity 1: LLS" {  } { { "LLS.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/LLS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ars.v 1 1 " "Found 1 design units, including 1 entities, in source file ars.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARS " "Found entity 1: ARS" {  } { { "ARS.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/ARS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "islessthanornot.v 1 1 " "Found 1 design units, including 1 entities, in source file islessthanornot.v" { { "Info" "ISGN_ENTITY_NAME" "1 isLessThanOrNot " "Found entity 1: isLessThanOrNot" {  } { { "isLessThanOrNot.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/isLessThanOrNot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664480880817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480880817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664480880865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_subtract add_subtract:add_1 " "Elaborating entity \"add_subtract\" for hierarchy \"add_subtract:add_1\"" {  } { { "alu.v" "add_1" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_32bit add_subtract:add_1\|CSA_32bit:csa_1 " "Elaborating entity \"CSA_32bit\" for hierarchy \"add_subtract:add_1\|CSA_32bit:csa_1\"" {  } { { "add_substract.v" "csa_1" { Text "C:/Users/adolf/Desktop/master/550D/project2/add_substract.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_16bit add_subtract:add_1\|CSA_32bit:csa_1\|CSA_16bit:csa15_0 " "Elaborating entity \"CSA_16bit\" for hierarchy \"add_subtract:add_1\|CSA_32bit:csa_1\|CSA_16bit:csa15_0\"" {  } { { "CSA_32bit.v" "csa15_0" { Text "C:/Users/adolf/Desktop/master/550D/project2/CSA_32bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_8bit add_subtract:add_1\|CSA_32bit:csa_1\|CSA_16bit:csa15_0\|RCA_8bit:rca7_0 " "Elaborating entity \"RCA_8bit\" for hierarchy \"add_subtract:add_1\|CSA_32bit:csa_1\|CSA_16bit:csa15_0\|RCA_8bit:rca7_0\"" {  } { { "CSA_16bit.v" "rca7_0" { Text "C:/Users/adolf/Desktop/master/550D/project2/CSA_16bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder add_subtract:add_1\|CSA_32bit:csa_1\|CSA_16bit:csa15_0\|RCA_8bit:rca7_0\|adder:p0 " "Elaborating entity \"adder\" for hierarchy \"add_subtract:add_1\|CSA_32bit:csa_1\|CSA_16bit:csa15_0\|RCA_8bit:rca7_0\|adder:p0\"" {  } { { "RCA_8bit.v" "p0" { Text "C:/Users/adolf/Desktop/master/550D/project2/RCA_8bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isEqualOrNot isEqualOrNot:equal " "Elaborating entity \"isEqualOrNot\" for hierarchy \"isEqualOrNot:equal\"" {  } { { "alu.v" "equal" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isLessThanOrNot isLessThanOrNot:lessthan " "Elaborating entity \"isLessThanOrNot\" for hierarchy \"isLessThanOrNot:lessthan\"" {  } { { "alu.v" "lessthan" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_array or_array:or_bus " "Elaborating entity \"or_array\" for hierarchy \"or_array:or_bus\"" {  } { { "alu.v" "or_bus" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_array and_array:and_bus " "Elaborating entity \"and_array\" for hierarchy \"and_array:and_bus\"" {  } { { "alu.v" "and_bus" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LLS LLS:sll " "Elaborating entity \"LLS\" for hierarchy \"LLS:sll\"" {  } { { "alu.v" "sll" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 LLS:sll\|mux_2_to_1:label1\[0\].mux_1 " "Elaborating entity \"mux_2_to_1\" for hierarchy \"LLS:sll\|mux_2_to_1:label1\[0\].mux_1\"" {  } { { "LLS.v" "label1\[0\].mux_1" { Text "C:/Users/adolf/Desktop/master/550D/project2/LLS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARS ARS:sra " "Elaborating entity \"ARS\" for hierarchy \"ARS:sra\"" {  } { { "alu.v" "sra" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480880995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_to_1 mux_8_to_1:mux1 " "Elaborating entity \"mux_8_to_1\" for hierarchy \"mux_8_to_1:mux1\"" {  } { { "alu.v" "mux1" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480881019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_to_1 mux_8_to_1:mux1\|mux_4_to_1:mux_1 " "Elaborating entity \"mux_4_to_1\" for hierarchy \"mux_8_to_1:mux1\|mux_4_to_1:mux_1\"" {  } { { "mux_8_to_1.v" "mux_1" { Text "C:/Users/adolf/Desktop/master/550D/project2/mux_8_to_1.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480881021 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664480881891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664480882381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adolf/Desktop/master/550D/project2/output_files/alu.map.smsg " "Generated suppressed messages file C:/Users/adolf/Desktop/master/550D/project2/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480883393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664480883560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664480883560 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664480883669 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project2/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664480883669 "|alu|ctrl_ALUopcode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1664480883669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "753 " "Implemented 753 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664480883670 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664480883670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "644 " "Implemented 644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664480883670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664480883670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664480883686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 29 15:48:03 2022 " "Processing ended: Thu Sep 29 15:48:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664480883686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664480883686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664480883686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664480883686 ""}
