module wideexpr_00168(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s4;
  assign y1 = (((ctrl[7]?(6'sb011111)&($signed(s4)):s5))^~((ctrl[1]?$signed((3'sb010)<=(6'sb101010)):+({6'sb110110,5'sb00100,5'sb11111,u4}))))<<<(s7);
  assign y2 = (((-(+({1{1'b1}})))<<((&((ctrl[5]?2'sb01:u4)))<=($unsigned(s6))))|(+(+(($signed(2'sb01))<<(2'sb11)))))&((5'sb10100)>>((s0)^~(s2)));
  assign y3 = (((((-(4'sb0010))<=($signed((3'sb010)&(s3))))!=($unsigned(4'sb1011)))!=(({({2{((ctrl[6]?s0:2'sb10))<<<((1'sb1)>(s5))}})^(s0),((ctrl[6]?($signed(1'sb0))^(s1):(s1)+(+(5'sb10111))))>>(({4{(4'sb1101)&(1'sb0)}})>(~|($unsigned(3'sb101)))),$signed({2{2'sb01}})})<<<(1'sb0)))&(&(($unsigned(((s3)<<($signed(4'b1101)))<<<(u7)))-({s2,4'sb0000,$unsigned((((ctrl[4]?4'sb1001:s6))<<<((u7)<<(1'sb0)))>=($signed((ctrl[2]?5'sb01000:6'sb001110)))),$signed($signed(u5))}))))<<<({(ctrl[4]?s5:-(~&((-($unsigned((ctrl[2]?s0:2'sb10))))<<(((ctrl[5]?2'sb01:5'sb00101))>>((s4)<<($signed(1'sb1))))))),($signed((s7)<<<((ctrl[0]?$signed((-(s5))&((s3)^(s7))):-({s2})))))>>>(u4),(((s1)-(2'sb01))>>>(((+(2'b01))<(({2{u1}})<<(s5)))>>(-((~|(2'sb11))<<(((ctrl[2]?s4:s5))<<((ctrl[2]?s7:s1)))))))-((((s6)^~(s1))<<(4'sb1011))>>>((ctrl[7]?((-($signed(s0)))&((3'sb011)+((s6)>>>(3'b001))))-($signed((~(3'b111))-((6'sb111111)&(4'b0110)))):$signed(+(((6'sb011100)>=(1'sb1))>>>(3'sb011)))))),|(($signed({3{(~^((4'sb0010)<<<(s1)))>>(((ctrl[1]?4'sb1001:s3))^((ctrl[6]?s4:s4)))}}))^~((u5)^((ctrl[4]?4'b1111:u5))))});
  assign y4 = {1{(1'sb1)<<<(s6)}};
  assign y5 = 3'sb000;
  assign y6 = 1'sb0;
  assign y7 = u7;
endmodule
