<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon May  3 15:04:28 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top_level
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets cpu_fpga_clk_c]
            1539 items scored, 844 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.295ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             address_i0_i1  (from cpu_fpga_clk_c +)
   Destination:    FD1P3AX    SP             BUFF[14]_i0_i15  (to cpu_fpga_clk_c +)

   Delay:                   6.036ns  (21.5% logic, 78.5% route), 3 logic levels.

 Constraint Details:

      6.036ns data_path address_i0_i1 to BUFF[14]_i0_i15 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 1.295ns

 Path Details: address_i0_i1 to BUFF[14]_i0_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              address_i0_i1 (from cpu_fpga_clk_c)
Route        78   e 2.101                                  address[1]
LUT4        ---     0.448              B to Z              equal_337_i5_2_lut
Route         4   e 1.120                                  n5_adj_2
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut_4_lut_adj_17
Route        16   e 1.516                                  cpu_fpga_clk_c_enable_260
                  --------
                    6.036  (21.5% logic, 78.5% route), 3 logic levels.


Error:  The following path violates requirements by 1.295ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             address_i0_i1  (from cpu_fpga_clk_c +)
   Destination:    FD1P3AX    SP             BUFF[14]_i0_i14  (to cpu_fpga_clk_c +)

   Delay:                   6.036ns  (21.5% logic, 78.5% route), 3 logic levels.

 Constraint Details:

      6.036ns data_path address_i0_i1 to BUFF[14]_i0_i14 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 1.295ns

 Path Details: address_i0_i1 to BUFF[14]_i0_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              address_i0_i1 (from cpu_fpga_clk_c)
Route        78   e 2.101                                  address[1]
LUT4        ---     0.448              B to Z              equal_337_i5_2_lut
Route         4   e 1.120                                  n5_adj_2
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut_4_lut_adj_17
Route        16   e 1.516                                  cpu_fpga_clk_c_enable_260
                  --------
                    6.036  (21.5% logic, 78.5% route), 3 logic levels.


Error:  The following path violates requirements by 1.295ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             address_i0_i1  (from cpu_fpga_clk_c +)
   Destination:    FD1P3AX    SP             BUFF[14]_i0_i13  (to cpu_fpga_clk_c +)

   Delay:                   6.036ns  (21.5% logic, 78.5% route), 3 logic levels.

 Constraint Details:

      6.036ns data_path address_i0_i1 to BUFF[14]_i0_i13 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 1.295ns

 Path Details: address_i0_i1 to BUFF[14]_i0_i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              address_i0_i1 (from cpu_fpga_clk_c)
Route        78   e 2.101                                  address[1]
LUT4        ---     0.448              B to Z              equal_337_i5_2_lut
Route         4   e 1.120                                  n5_adj_2
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut_4_lut_adj_17
Route        16   e 1.516                                  cpu_fpga_clk_c_enable_260
                  --------
                    6.036  (21.5% logic, 78.5% route), 3 logic levels.

Warning: 6.295 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets cpu_fpga_clk_c]          |     5.000 ns|     6.295 ns|     3 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
address[1]                              |      78|     330|     39.10%
                                        |        |        |
address[0]                              |     122|     256|     30.33%
                                        |        |        |
n1790                                   |       2|     256|     30.33%
                                        |        |        |
n3534                                   |      17|     256|     30.33%
                                        |        |        |
n5                                      |       4|     128|     15.17%
                                        |        |        |
n5_adj_1                                |       4|     128|     15.17%
                                        |        |        |
n5_adj_2                                |       4|     128|     15.17%
                                        |        |        |
n2692                                   |       4|     128|     15.17%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 844  Score: 546318

Constraints cover  1806 paths, 533 nets, and 1383 connections (66.9% coverage)


Peak memory: 209494016 bytes, TRCE: 2920448 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
