Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 20:16:18 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_23/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.074        0.000                      0                 3185        0.002        0.000                      0                 3185        2.087        0.000                       0                  3186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.362}        4.724           211.685         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.074        0.000                      0                 3185        0.002        0.000                      0                 3185        2.087        0.000                       0                  3186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.362ns period=4.724ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.362ns period=4.724ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.724ns  (vclock rise@4.724ns - vclock rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.857ns (41.572%)  route 2.610ns (58.428%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 6.444 - 4.724 ) 
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.171ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.155ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3185, routed)        1.239     2.200    demux/CLK
    SLICE_X120Y540       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y540       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.279 r  demux/sel_reg[1]/Q
                         net (fo=86, routed)          0.221     2.500    demux/sel[1]
    SLICE_X120Y537       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.738 f  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, routed)          0.280     3.018    demux/p_1_in[5]
    SLICE_X121Y537       LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     3.056 f  demux/sel[8]_i_240/O
                         net (fo=1, routed)           0.211     3.267    demux/sel[8]_i_240_n_0
    SLICE_X120Y535       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.358 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, routed)           0.026     3.384    demux/sel_reg[8]_i_213_n_0
    SLICE_X120Y536       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.461 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.243     3.704    demux_n_9
    SLICE_X119Y537       LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.105     3.809 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.240     4.049    sel[8]_i_136_n_0
    SLICE_X119Y537       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     4.101 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.016     4.117    demux/sel[8]_i_73_0[5]
    SLICE_X119Y537       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.234 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.260    demux/sel_reg[8]_i_81_n_0
    SLICE_X119Y538       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.336 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.201     4.537    demux_n_89
    SLICE_X118Y538       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     4.675 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.180     4.855    sel[8]_i_32_n_0
    SLICE_X118Y538       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.904 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     4.915    demux/sel[8]_i_25_0[5]
    SLICE_X118Y538       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.070 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.096    demux/sel_reg[8]_i_19_n_0
    SLICE_X118Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.152 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.320     5.472    demux_n_104
    SLICE_X117Y540       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.678 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.172     5.850    sel_reg[8]_i_18_n_11
    SLICE_X118Y541       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.901 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.010     5.911    demux/sel_reg[5]_0[6]
    SLICE_X118Y541       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.026 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.052    demux/sel_reg[8]_i_4_n_0
    SLICE_X118Y542       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.108 r  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.205     6.313    demux/sel_reg[8]_i_5_n_15
    SLICE_X120Y540       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.348 r  demux/sel[1]_i_2/O
                         net (fo=2, routed)           0.150     6.498    demux/sel[1]_i_2_n_0
    SLICE_X120Y539       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     6.621 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.046     6.667    demux/sel20_in[0]
    SLICE_X120Y539       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.724     4.724 r  
    AR14                                              0.000     4.724 r  clk (IN)
                         net (fo=0)                   0.000     4.724    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.083 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.083    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.083 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.370    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.394 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3185, routed)        1.050     6.444    demux/CLK
    SLICE_X120Y539       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.307     6.751    
                         clock uncertainty           -0.035     6.716    
    SLICE_X120Y539       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.741    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 demux/genblk1[95].z_reg[95][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.362ns period=4.724ns})
  Destination:            genblk1[95].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.362ns period=4.724ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.061ns (34.857%)  route 0.114ns (65.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.067ns (routing 0.155ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.171ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3185, routed)        1.067     1.737    demux/CLK
    SLICE_X126Y509       FDRE                                         r  demux/genblk1[95].z_reg[95][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y509       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.798 r  demux/genblk1[95].z_reg[95][3]/Q
                         net (fo=1, routed)           0.114     1.912    genblk1[95].reg_in/D[3]
    SLICE_X126Y512       FDRE                                         r  genblk1[95].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3185, routed)        1.248     2.209    genblk1[95].reg_in/CLK
    SLICE_X126Y512       FDRE                                         r  genblk1[95].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.361     1.849    
    SLICE_X126Y512       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.911    genblk1[95].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.002    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.362 }
Period(ns):         4.724
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.724       3.434      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.362       2.087      SLICE_X128Y514  demux/genblk1[103].z_reg[103][6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.362       2.087      SLICE_X132Y498  demux/genblk1[280].z_reg[280][0]/C



